
Game_Start2_STM32F411CE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007090  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006708  08007230  08007230  00008230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d938  0800d938  0000f080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d938  0800d938  0000e938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d940  0800d940  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d940  0800d940  0000e940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d944  0800d944  0000e944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800d948  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cf0  20000080  0800d9c8  0000f080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d70  0800d9c8  0000fd70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a50  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e7b  00000000  00000000  00028b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  0002c980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001181  00000000  00000000  0002e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000634a  00000000  00000000  0002f1f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ac8c  00000000  00000000  0003553b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4cac  00000000  00000000  000501c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4e73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061e0  00000000  00000000  000f4eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000fb098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007218 	.word	0x08007218

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08007218 	.word	0x08007218

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * FunÁ„o que passa o valor "semente" para a variavel utilizada na funÁ„o prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 8000514:	4a04      	ldr	r2, [pc, #16]	@ (8000528 <init_LFSR+0x1c>)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	6013      	str	r3, [r2, #0]
}
 800051a:	bf00      	nop
 800051c:	370c      	adds	r7, #12
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	2000009c 	.word	0x2000009c

0800052c <InitObject>:
#include "game_entities.h"
#include "game_map.h" // Para checar colis√µes com o mapa
#include "st7735.h"   // Para fun√ß√µes de desenho

// Fun√ß√£o para inicializar um objeto
void InitObject(GameObject *obj, int32_t start_x, int32_t start_y, int32_t vel_x, int32_t vel_y, uint16_t obj_width, uint16_t obj_height, uint16_t obj_color) {
 800052c:	b480      	push	{r7}
 800052e:	b085      	sub	sp, #20
 8000530:	af00      	add	r7, sp, #0
 8000532:	60f8      	str	r0, [r7, #12]
 8000534:	60b9      	str	r1, [r7, #8]
 8000536:	607a      	str	r2, [r7, #4]
 8000538:	603b      	str	r3, [r7, #0]
    obj->x = start_x;
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	68ba      	ldr	r2, [r7, #8]
 800053e:	601a      	str	r2, [r3, #0]
    obj->y = start_y;
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	605a      	str	r2, [r3, #4]
    obj->dx = vel_x;
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	683a      	ldr	r2, [r7, #0]
 800054a:	609a      	str	r2, [r3, #8]
    obj->dy = vel_y;
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	69ba      	ldr	r2, [r7, #24]
 8000550:	60da      	str	r2, [r3, #12]
    obj->width = obj_width;
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	8bba      	ldrh	r2, [r7, #28]
 8000556:	821a      	strh	r2, [r3, #16]
    obj->height = obj_height;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	8c3a      	ldrh	r2, [r7, #32]
 800055c:	825a      	strh	r2, [r3, #18]
    obj->color = obj_color;
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000562:	829a      	strh	r2, [r3, #20]
    // Se voc√™ tiver sprites, inicializaria obj->sprite aqui
}
 8000564:	bf00      	nop
 8000566:	3714      	adds	r7, #20
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <UpdateObject>:

// Fun√ß√£o para atualizar a posi√ß√£o de um objeto
void UpdateObject(GameObject *obj) {
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af02      	add	r7, sp, #8
 8000576:	6078      	str	r0, [r7, #4]
    // 1. Apaga o objeto na posi√ß√£o antiga (necess√°rio se o fundo n√£o for preto)
    // Para um fundo preto, ST7735_FillRectangle(old_x, old_y, width, height, ST7735_BLACK) funciona.
    // Para mapas com cores, voc√™ precisa redesenhar os tiles que estavam por baixo.
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, ST7735_BLACK); // Apaga
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	b298      	uxth	r0, r3
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	b299      	uxth	r1, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	8a1a      	ldrh	r2, [r3, #16]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	8a5b      	ldrh	r3, [r3, #18]
 800058c:	2400      	movs	r4, #0
 800058e:	9400      	str	r4, [sp, #0]
 8000590:	f001 f880 	bl	8001694 <ST7735_FillRectangle>

    // 2. Calcula a nova posi√ß√£o
    obj->x += obj->dx;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	441a      	add	r2, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]
    obj->y += obj->dy;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	68db      	ldr	r3, [r3, #12]
 80005aa:	441a      	add	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	605a      	str	r2, [r3, #4]

    // 3. L√≥gica de Colis√£o com as Bordas da Tela (exemplo)
    if (obj->x < 0 || obj->x + obj->width > ST7735_WIDTH) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	db06      	blt.n	80005c6 <UpdateObject+0x56>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	8a12      	ldrh	r2, [r2, #16]
 80005c0:	4413      	add	r3, r2
 80005c2:	2ba0      	cmp	r3, #160	@ 0xa0
 80005c4:	dd18      	ble.n	80005f8 <UpdateObject+0x88>
        obj->dx *= -1; // Inverte a dire√ß√£o X
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	425a      	negs	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	609a      	str	r2, [r3, #8]
        // Ajusta a posi√ß√£o para n√£o ficar fora da tela
        if (obj->x < 0) obj->x = 0;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	da02      	bge.n	80005de <UpdateObject+0x6e>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
        if (obj->x + obj->width > ST7735_WIDTH) obj->x = ST7735_WIDTH - obj->width;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	8a12      	ldrh	r2, [r2, #16]
 80005e6:	4413      	add	r3, r2
 80005e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80005ea:	dd05      	ble.n	80005f8 <UpdateObject+0x88>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	8a1b      	ldrh	r3, [r3, #16]
 80005f0:	f1c3 02a0 	rsb	r2, r3, #160	@ 0xa0
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
    }
    if (obj->y < 0 || obj->y + obj->height > ST7735_HEIGHT) {
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	685b      	ldr	r3, [r3, #4]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db06      	blt.n	800060e <UpdateObject+0x9e>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	8a52      	ldrh	r2, [r2, #18]
 8000608:	4413      	add	r3, r2
 800060a:	2b80      	cmp	r3, #128	@ 0x80
 800060c:	dd18      	ble.n	8000640 <UpdateObject+0xd0>
        obj->dy *= -1; // Inverte a dire√ß√£o Y
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	68db      	ldr	r3, [r3, #12]
 8000612:	425a      	negs	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	60da      	str	r2, [r3, #12]
        // Ajusta a posi√ß√£o para n√£o ficar fora da tela
        if (obj->y < 0) obj->y = 0;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	2b00      	cmp	r3, #0
 800061e:	da02      	bge.n	8000626 <UpdateObject+0xb6>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
        if (obj->y + obj->height > ST7735_HEIGHT) obj->y = ST7735_HEIGHT - obj->height;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	8a52      	ldrh	r2, [r2, #18]
 800062e:	4413      	add	r3, r2
 8000630:	2b80      	cmp	r3, #128	@ 0x80
 8000632:	dd05      	ble.n	8000640 <UpdateObject+0xd0>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	8a5b      	ldrh	r3, [r3, #18]
 8000638:	f1c3 0280 	rsb	r2, r3, #128	@ 0x80
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	605a      	str	r2, [r3, #4]

    // 4. L√≥gica de Colis√£o com o Mapa (Paredes, etc.)
    // Voc√™ pode usar suas fun√ß√µes CheckWallCollision, CheckDanger aqui, mas para o objeto.
    // Isso √© mais complexo, pois pode precisar de um "ricochete" ou um caminho predefinido.
    // Exemplo simplificado de colis√£o com parede:
    if (CheckWallCollision(obj->x, obj->y, obj->width, obj->height)) {
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6859      	ldr	r1, [r3, #4]
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	8a1b      	ldrh	r3, [r3, #16]
 800064c:	461a      	mov	r2, r3
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	8a5b      	ldrh	r3, [r3, #18]
 8000652:	f000 f84e 	bl	80006f2 <CheckWallCollision>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d017      	beq.n	800068c <UpdateObject+0x11c>
        obj->dx *= -1; // Inverte a dire√ß√£o
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	425a      	negs	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	609a      	str	r2, [r3, #8]
        obj->dy *= -1; // Inverte a dire√ß√£o
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	68db      	ldr	r3, [r3, #12]
 800066a:	425a      	negs	r2, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	60da      	str	r2, [r3, #12]
        // Recua um pouco para n√£o ficar preso na parede
        obj->x -= obj->dx;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	1ad2      	subs	r2, r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	601a      	str	r2, [r3, #0]
        obj->y -= obj->dy;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	1ad2      	subs	r2, r2, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	605a      	str	r2, [r3, #4]
    }
}
 800068c:	bf00      	nop
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	bd90      	pop	{r4, r7, pc}

08000694 <DrawObject>:

// Fun√ß√£o para desenhar um objeto
void DrawObject(GameObject *obj) {
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b085      	sub	sp, #20
 8000698:	af02      	add	r7, sp, #8
 800069a:	6078      	str	r0, [r7, #4]
    // Desenha o objeto na sua nova posi√ß√£o
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, obj->color);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	b298      	uxth	r0, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	b299      	uxth	r1, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	8a1a      	ldrh	r2, [r3, #16]
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	8a5c      	ldrh	r4, [r3, #18]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	8a9b      	ldrh	r3, [r3, #20]
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	4623      	mov	r3, r4
 80006b8:	f000 ffec 	bl	8001694 <ST7735_FillRectangle>
    // Se voc√™ estiver usando um sprite:
    // ST7735_draw_figure(obj->x, obj->y, *(obj->sprite), obj->color);
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd90      	pop	{r4, r7, pc}

080006c4 <CheckTileAt>:
extern const uint8_t PLAYER_SIZE;

// --- FUN√á√ïES DE L√ìGICA DO JOGO ---

// Helper para verificar um √∫nico pixel do jogador contra um tipo de tile
static uint8_t CheckTileAt(int32_t px, int32_t py, uint8_t tile_type_to_check) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	4613      	mov	r3, r2
 80006d0:	71fb      	strb	r3, [r7, #7]
    if (GetTileType(px, py) == tile_type_to_check) {
 80006d2:	68b9      	ldr	r1, [r7, #8]
 80006d4:	68f8      	ldr	r0, [r7, #12]
 80006d6:	f000 f9e7 	bl	8000aa8 <GetTileType>
 80006da:	4603      	mov	r3, r0
 80006dc:	461a      	mov	r2, r3
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d101      	bne.n	80006e8 <CheckTileAt+0x24>
        return 1;
 80006e4:	2301      	movs	r3, #1
 80006e6:	e000      	b.n	80006ea <CheckTileAt+0x26>
    }
    return 0;
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <CheckWallCollision>:

// Verifica se o jogador (caixa) colide com um tile de parede.
// Verifica os 4 cantos do quadrado do jogador.
uint8_t CheckWallCollision(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b084      	sub	sp, #16
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	60f8      	str	r0, [r7, #12]
 80006fa:	60b9      	str	r1, [r7, #8]
 80006fc:	4611      	mov	r1, r2
 80006fe:	461a      	mov	r2, r3
 8000700:	460b      	mov	r3, r1
 8000702:	71fb      	strb	r3, [r7, #7]
 8000704:	4613      	mov	r3, r2
 8000706:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_WALL)) return 1;
 8000708:	2201      	movs	r2, #1
 800070a:	68b9      	ldr	r1, [r7, #8]
 800070c:	68f8      	ldr	r0, [r7, #12]
 800070e:	f7ff ffd9 	bl	80006c4 <CheckTileAt>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <CheckWallCollision+0x2a>
 8000718:	2301      	movs	r3, #1
 800071a:	e02d      	b.n	8000778 <CheckWallCollision+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_WALL)) return 1;
 800071c:	79fa      	ldrb	r2, [r7, #7]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4413      	add	r3, r2
 8000722:	3b01      	subs	r3, #1
 8000724:	2201      	movs	r2, #1
 8000726:	68b9      	ldr	r1, [r7, #8]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff ffcb 	bl	80006c4 <CheckTileAt>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <CheckWallCollision+0x46>
 8000734:	2301      	movs	r3, #1
 8000736:	e01f      	b.n	8000778 <CheckWallCollision+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_WALL)) return 1;
 8000738:	79ba      	ldrb	r2, [r7, #6]
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	4413      	add	r3, r2
 800073e:	3b01      	subs	r3, #1
 8000740:	2201      	movs	r2, #1
 8000742:	4619      	mov	r1, r3
 8000744:	68f8      	ldr	r0, [r7, #12]
 8000746:	f7ff ffbd 	bl	80006c4 <CheckTileAt>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <CheckWallCollision+0x62>
 8000750:	2301      	movs	r3, #1
 8000752:	e011      	b.n	8000778 <CheckWallCollision+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_WALL)) return 1;
 8000754:	79fa      	ldrb	r2, [r7, #7]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	1e58      	subs	r0, r3, #1
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	4413      	add	r3, r2
 8000762:	3b01      	subs	r3, #1
 8000764:	2201      	movs	r2, #1
 8000766:	4619      	mov	r1, r3
 8000768:	f7ff ffac 	bl	80006c4 <CheckTileAt>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <CheckWallCollision+0x84>
 8000772:	2301      	movs	r3, #1
 8000774:	e000      	b.n	8000778 <CheckWallCollision+0x86>

    return 0; // Nenhuma colis√£o com parede
 8000776:	2300      	movs	r3, #0
}
 8000778:	4618      	mov	r0, r3
 800077a:	3710      	adds	r7, #16
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <CheckGoal>:

// Verifica se o jogador (caixa) colide com um tile de objetivo.
uint8_t CheckGoal(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	4611      	mov	r1, r2
 800078c:	461a      	mov	r2, r3
 800078e:	460b      	mov	r3, r1
 8000790:	71fb      	strb	r3, [r7, #7]
 8000792:	4613      	mov	r3, r2
 8000794:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_GOAL)) return 1;
 8000796:	2202      	movs	r2, #2
 8000798:	68b9      	ldr	r1, [r7, #8]
 800079a:	68f8      	ldr	r0, [r7, #12]
 800079c:	f7ff ff92 	bl	80006c4 <CheckTileAt>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <CheckGoal+0x2a>
 80007a6:	2301      	movs	r3, #1
 80007a8:	e02d      	b.n	8000806 <CheckGoal+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_GOAL)) return 1;
 80007aa:	79fa      	ldrb	r2, [r7, #7]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	4413      	add	r3, r2
 80007b0:	3b01      	subs	r3, #1
 80007b2:	2202      	movs	r2, #2
 80007b4:	68b9      	ldr	r1, [r7, #8]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff84 	bl	80006c4 <CheckTileAt>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <CheckGoal+0x46>
 80007c2:	2301      	movs	r3, #1
 80007c4:	e01f      	b.n	8000806 <CheckGoal+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_GOAL)) return 1;
 80007c6:	79ba      	ldrb	r2, [r7, #6]
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	4413      	add	r3, r2
 80007cc:	3b01      	subs	r3, #1
 80007ce:	2202      	movs	r2, #2
 80007d0:	4619      	mov	r1, r3
 80007d2:	68f8      	ldr	r0, [r7, #12]
 80007d4:	f7ff ff76 	bl	80006c4 <CheckTileAt>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <CheckGoal+0x62>
 80007de:	2301      	movs	r3, #1
 80007e0:	e011      	b.n	8000806 <CheckGoal+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_GOAL)) return 1;
 80007e2:	79fa      	ldrb	r2, [r7, #7]
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	4413      	add	r3, r2
 80007e8:	1e58      	subs	r0, r3, #1
 80007ea:	79ba      	ldrb	r2, [r7, #6]
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	4413      	add	r3, r2
 80007f0:	3b01      	subs	r3, #1
 80007f2:	2202      	movs	r2, #2
 80007f4:	4619      	mov	r1, r3
 80007f6:	f7ff ff65 	bl	80006c4 <CheckTileAt>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <CheckGoal+0x84>
 8000800:	2301      	movs	r3, #1
 8000802:	e000      	b.n	8000806 <CheckGoal+0x86>

    return 0; // Nenhuma colis√£o com objetivo
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}

0800080e <CheckDanger>:

// Verifica se o jogador (caixa) colide com um tile de perigo.
uint8_t CheckDanger(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 800080e:	b580      	push	{r7, lr}
 8000810:	b084      	sub	sp, #16
 8000812:	af00      	add	r7, sp, #0
 8000814:	60f8      	str	r0, [r7, #12]
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	4611      	mov	r1, r2
 800081a:	461a      	mov	r2, r3
 800081c:	460b      	mov	r3, r1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	4613      	mov	r3, r2
 8000822:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_DANGER)) return 1;
 8000824:	2204      	movs	r2, #4
 8000826:	68b9      	ldr	r1, [r7, #8]
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f7ff ff4b 	bl	80006c4 <CheckTileAt>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <CheckDanger+0x2a>
 8000834:	2301      	movs	r3, #1
 8000836:	e02d      	b.n	8000894 <CheckDanger+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_DANGER)) return 1;
 8000838:	79fa      	ldrb	r2, [r7, #7]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	4413      	add	r3, r2
 800083e:	3b01      	subs	r3, #1
 8000840:	2204      	movs	r2, #4
 8000842:	68b9      	ldr	r1, [r7, #8]
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff3d 	bl	80006c4 <CheckTileAt>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <CheckDanger+0x46>
 8000850:	2301      	movs	r3, #1
 8000852:	e01f      	b.n	8000894 <CheckDanger+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_DANGER)) return 1;
 8000854:	79ba      	ldrb	r2, [r7, #6]
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	4413      	add	r3, r2
 800085a:	3b01      	subs	r3, #1
 800085c:	2204      	movs	r2, #4
 800085e:	4619      	mov	r1, r3
 8000860:	68f8      	ldr	r0, [r7, #12]
 8000862:	f7ff ff2f 	bl	80006c4 <CheckTileAt>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <CheckDanger+0x62>
 800086c:	2301      	movs	r3, #1
 800086e:	e011      	b.n	8000894 <CheckDanger+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_DANGER)) return 1;
 8000870:	79fa      	ldrb	r2, [r7, #7]
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	4413      	add	r3, r2
 8000876:	1e58      	subs	r0, r3, #1
 8000878:	79ba      	ldrb	r2, [r7, #6]
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	4413      	add	r3, r2
 800087e:	3b01      	subs	r3, #1
 8000880:	2204      	movs	r2, #4
 8000882:	4619      	mov	r1, r3
 8000884:	f7ff ff1e 	bl	80006c4 <CheckTileAt>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <CheckDanger+0x84>
 800088e:	2301      	movs	r3, #1
 8000890:	e000      	b.n	8000894 <CheckDanger+0x86>

    return 0; // Nenhuma colis√£o com perigo
 8000892:	2300      	movs	r3, #0
}
 8000894:	4618      	mov	r0, r3
 8000896:	3710      	adds	r7, #16
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}

0800089c <Game_RestartLevel>:

// --- FUN√á√ïES DE GERENCIAMENTO DE ESTADO DO JOGO ---

void Game_RestartLevel(void) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af04      	add	r7, sp, #16
    // Mostra mensagem e reinicia o jogador para a posi√ß√£o inicial.
    ST7735_FillScreen(ST7735_BLACK);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f000 ff6a 	bl	800177c <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Reiniciando...", Font_7x10, ST7735_RED, ST7735_BLACK);
 80008a8:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <Game_RestartLevel+0x48>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	9202      	str	r2, [sp, #8]
 80008ae:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80008b2:	9201      	str	r2, [sp, #4]
 80008b4:	685a      	ldr	r2, [r3, #4]
 80008b6:	9200      	str	r2, [sp, #0]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a0b      	ldr	r2, [pc, #44]	@ (80008e8 <Game_RestartLevel+0x4c>)
 80008bc:	2136      	movs	r1, #54	@ 0x36
 80008be:	2014      	movs	r0, #20
 80008c0:	f000 feb8 	bl	8001634 <ST7735_WriteString>
    HAL_Delay(500); // Pequena pausa para a mensagem
 80008c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008c8:	f001 f9f2 	bl	8001cb0 <HAL_Delay>
    player_x = PLAYER_START_X;
 80008cc:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <Game_RestartLevel+0x50>)
 80008ce:	2214      	movs	r2, #20
 80008d0:	601a      	str	r2, [r3, #0]
    player_y = PLAYER_START_Y;
 80008d2:	4b07      	ldr	r3, [pc, #28]	@ (80008f0 <Game_RestartLevel+0x54>)
 80008d4:	223c      	movs	r2, #60	@ 0x3c
 80008d6:	601a      	str	r2, [r3, #0]
    DrawGameMap(); // Redesenha o mapa completo
 80008d8:	f000 f890 	bl	80009fc <DrawGameMap>
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000010 	.word	0x20000010
 80008e8:	08007230 	.word	0x08007230
 80008ec:	200001ac 	.word	0x200001ac
 80008f0:	200001b0 	.word	0x200001b0

080008f4 <Game_NextLevel>:

void Game_NextLevel(void) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af04      	add	r7, sp, #16
    // L√≥gica para avan√ßar para o pr√≥ximo n√≠vel.
    // Por enquanto, apenas mostra uma mensagem e reinicia o n√≠vel atual.
    ST7735_FillScreen(ST7735_BLACK);
 80008fa:	2000      	movs	r0, #0
 80008fc:	f000 ff3e 	bl	800177c <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Nivel Completo!", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000900:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <Game_NextLevel+0x3c>)
 8000902:	2200      	movs	r2, #0
 8000904:	9202      	str	r2, [sp, #8]
 8000906:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800090a:	9201      	str	r2, [sp, #4]
 800090c:	685a      	ldr	r2, [r3, #4]
 800090e:	9200      	str	r2, [sp, #0]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <Game_NextLevel+0x40>)
 8000914:	2136      	movs	r1, #54	@ 0x36
 8000916:	2014      	movs	r0, #20
 8000918:	f000 fe8c 	bl	8001634 <ST7735_WriteString>
    HAL_Delay(1000); // Pausa para a mensagem
 800091c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000920:	f001 f9c6 	bl	8001cb0 <HAL_Delay>
    Game_RestartLevel(); // Por enquanto, apenas reinicia o n√≠vel atual
 8000924:	f7ff ffba 	bl	800089c <Game_RestartLevel>
    // No futuro, carregar um novo mapa e novos inimigos.
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000010 	.word	0x20000010
 8000934:	08007240 	.word	0x08007240

08000938 <Game_GameOver>:

void Game_GameOver(void) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af04      	add	r7, sp, #16
    // L√≥gica para Game Over.
    ST7735_FillScreen(ST7735_BLACK);
 800093e:	2000      	movs	r0, #0
 8000940:	f000 ff1c 	bl	800177c <ST7735_FillScreen>
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 20, "GAME OVER", Font_11x18, ST7735_RED, ST7735_BLACK);
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <Game_GameOver+0x58>)
 8000946:	2200      	movs	r2, #0
 8000948:	9202      	str	r2, [sp, #8]
 800094a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800094e:	9201      	str	r2, [sp, #4]
 8000950:	685a      	ldr	r2, [r3, #4]
 8000952:	9200      	str	r2, [sp, #0]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <Game_GameOver+0x5c>)
 8000958:	212c      	movs	r1, #44	@ 0x2c
 800095a:	2014      	movs	r0, #20
 800095c:	f000 fe6a 	bl	8001634 <ST7735_WriteString>
    ST7735_WriteString(10, (ST7735_HEIGHT / 2), "Tocou no Perigo!", Font_7x10, ST7735_RED, ST7735_BLACK);
 8000960:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <Game_GameOver+0x60>)
 8000962:	2200      	movs	r2, #0
 8000964:	9202      	str	r2, [sp, #8]
 8000966:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800096a:	9201      	str	r2, [sp, #4]
 800096c:	685a      	ldr	r2, [r3, #4]
 800096e:	9200      	str	r2, [sp, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <Game_GameOver+0x64>)
 8000974:	2140      	movs	r1, #64	@ 0x40
 8000976:	200a      	movs	r0, #10
 8000978:	f000 fe5c 	bl	8001634 <ST7735_WriteString>
    HAL_Delay(2000); // Pausa para a mensagem
 800097c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000980:	f001 f996 	bl	8001cb0 <HAL_Delay>
    Game_RestartLevel(); // Reinicia o n√≠vel ap√≥s Game Over
 8000984:	f7ff ff8a 	bl	800089c <Game_RestartLevel>
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000018 	.word	0x20000018
 8000994:	08007250 	.word	0x08007250
 8000998:	20000010 	.word	0x20000010
 800099c:	0800725c 	.word	0x0800725c

080009a0 <CheckCollision>:

uint8_t CheckCollision(int32_t x1, int32_t y1, uint16_t w1, uint16_t h1,
                       int32_t x2, int32_t y2, uint16_t w2, uint16_t h2)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	4611      	mov	r1, r2
 80009ac:	461a      	mov	r2, r3
 80009ae:	460b      	mov	r3, r1
 80009b0:	80fb      	strh	r3, [r7, #6]
 80009b2:	4613      	mov	r3, r2
 80009b4:	80bb      	strh	r3, [r7, #4]
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 80009b6:	88fa      	ldrh	r2, [r7, #6]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	4413      	add	r3, r2
 80009bc:	69ba      	ldr	r2, [r7, #24]
 80009be:	429a      	cmp	r2, r3
 80009c0:	da13      	bge.n	80009ea <CheckCollision+0x4a>
 80009c2:	8c3a      	ldrh	r2, [r7, #32]
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	4413      	add	r3, r2
 80009c8:	68fa      	ldr	r2, [r7, #12]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	da0d      	bge.n	80009ea <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 80009ce:	88ba      	ldrh	r2, [r7, #4]
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 80009d4:	69fa      	ldr	r2, [r7, #28]
 80009d6:	429a      	cmp	r2, r3
 80009d8:	da07      	bge.n	80009ea <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 80009da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 80009e0:	68ba      	ldr	r2, [r7, #8]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	da01      	bge.n	80009ea <CheckCollision+0x4a>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e000      	b.n	80009ec <CheckCollision+0x4c>
 80009ea:	2300      	movs	r3, #0
 80009ec:	b2db      	uxtb	r3, r3
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
	...

080009fc <DrawGameMap>:
*/


// --- IMPLEMENTA√á√ÉO DAS FUN√á√ïES DO MAPA (mant√™m-se as mesmas) ---

void DrawGameMap(void) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	e044      	b.n	8000a92 <DrawGameMap+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	e03b      	b.n	8000a86 <DrawGameMap+0x8a>
            uint8_t tile_type = game_map[y][x]; // Obt√©m o tipo de tile
 8000a0e:	4925      	ldr	r1, [pc, #148]	@ (8000aa4 <DrawGameMap+0xa8>)
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	4613      	mov	r3, r2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	4413      	add	r3, r2
 8000a18:	015b      	lsls	r3, r3, #5
 8000a1a:	18ca      	adds	r2, r1, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	4413      	add	r3, r2
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000a24:	797b      	ldrb	r3, [r7, #5]
 8000a26:	2b04      	cmp	r3, #4
 8000a28:	d81e      	bhi.n	8000a68 <DrawGameMap+0x6c>
 8000a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a30 <DrawGameMap+0x34>)
 8000a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a30:	08000a45 	.word	0x08000a45
 8000a34:	08000a4b 	.word	0x08000a4b
 8000a38:	08000a53 	.word	0x08000a53
 8000a3c:	08000a59 	.word	0x08000a59
 8000a40:	08000a61 	.word	0x08000a61
                case TILE_EMPTY:   color = ST7735_BLACK;   break;
 8000a44:	2300      	movs	r3, #0
 8000a46:	80fb      	strh	r3, [r7, #6]
 8000a48:	e012      	b.n	8000a70 <DrawGameMap+0x74>
                case TILE_WALL:    color = ST7735_WHITE;   break;
 8000a4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a4e:	80fb      	strh	r3, [r7, #6]
 8000a50:	e00e      	b.n	8000a70 <DrawGameMap+0x74>
                case TILE_GOAL:    color = ST7735_BLUE;    break;
 8000a52:	231f      	movs	r3, #31
 8000a54:	80fb      	strh	r3, [r7, #6]
 8000a56:	e00b      	b.n	8000a70 <DrawGameMap+0x74>
                case TILE_START:   color = ST7735_GREEN;   break;
 8000a58:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000a5c:	80fb      	strh	r3, [r7, #6]
 8000a5e:	e007      	b.n	8000a70 <DrawGameMap+0x74>
                case TILE_DANGER:  color = ST7735_RED;     break;
 8000a60:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000a64:	80fb      	strh	r3, [r7, #6]
 8000a66:	e003      	b.n	8000a70 <DrawGameMap+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000a68:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000a6c:	80fb      	strh	r3, [r7, #6]
 8000a6e:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	b29b      	uxth	r3, r3
 8000a74:	68fa      	ldr	r2, [r7, #12]
 8000a76:	b291      	uxth	r1, r2
 8000a78:	88fa      	ldrh	r2, [r7, #6]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 fd2c 	bl	80014d8 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	3301      	adds	r3, #1
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	2b9f      	cmp	r3, #159	@ 0x9f
 8000a8a:	ddc0      	ble.n	8000a0e <DrawGameMap+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a96:	ddb7      	ble.n	8000a08 <DrawGameMap+0xc>
        }
    }
}
 8000a98:	bf00      	nop
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	0800887c 	.word	0x0800887c

08000aa8 <GetTileType>:

uint8_t GetTileType(int x, int y) {
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	6039      	str	r1, [r7, #0]
    // Retorna o tipo de tile na coordenada especificada.
    if (x >= 0 && x < ST7735_WIDTH && y >= 0 && y < ST7735_HEIGHT) {
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	db13      	blt.n	8000ae0 <GetTileType+0x38>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b9f      	cmp	r3, #159	@ 0x9f
 8000abc:	dc10      	bgt.n	8000ae0 <GetTileType+0x38>
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	db0d      	blt.n	8000ae0 <GetTileType+0x38>
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ac8:	dc0a      	bgt.n	8000ae0 <GetTileType+0x38>
        return game_map[y][x];
 8000aca:	4909      	ldr	r1, [pc, #36]	@ (8000af0 <GetTileType+0x48>)
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	015b      	lsls	r3, r3, #5
 8000ad6:	18ca      	adds	r2, r1, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4413      	add	r3, r2
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	e000      	b.n	8000ae2 <GetTileType+0x3a>
    }
    // Fora dos limites do mapa √© considerado parede para evitar que o jogador saia.
    return TILE_WALL;
 8000ae0:	2301      	movs	r3, #1
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	0800887c 	.word	0x0800887c

08000af4 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
	    valor_ADC[0]=ADC_buffer[0];
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <HAL_ADC_ConvCpltCallback+0x24>)
 8000afe:	881a      	ldrh	r2, [r3, #0]
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_ADC_ConvCpltCallback+0x28>)
 8000b02:	801a      	strh	r2, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8000b04:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <HAL_ADC_ConvCpltCallback+0x24>)
 8000b06:	885a      	ldrh	r2, [r3, #2]
 8000b08:	4b04      	ldr	r3, [pc, #16]	@ (8000b1c <HAL_ADC_ConvCpltCallback+0x28>)
 8000b0a:	805a      	strh	r2, [r3, #2]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	200001a4 	.word	0x200001a4
 8000b1c:	200001a8 	.word	0x200001a8

08000b20 <vTask_Move_Balls>:

//---------------------------------------------------------------------------------------------------

void vTask_Move_Balls(void *pvParameters)
{
 8000b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b22:	b089      	sub	sp, #36	@ 0x24
 8000b24:	af04      	add	r7, sp, #16
 8000b26:	6078      	str	r0, [r7, #4]
    while (1)
    {
        for (int i = 0; i < NUM_BALLS; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	e052      	b.n	8000bd4 <vTask_Move_Balls+0xb4>
        {
            UpdateObject(&red_balls[i]);
 8000b2e:	68fa      	ldr	r2, [r7, #12]
 8000b30:	4613      	mov	r3, r2
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	4413      	add	r3, r2
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4a2a      	ldr	r2, [pc, #168]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b3a:	4413      	add	r3, r2
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fd17 	bl	8000570 <UpdateObject>
            DrawObject(&red_balls[i]);
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	00db      	lsls	r3, r3, #3
 8000b4c:	4a25      	ldr	r2, [pc, #148]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b4e:	4413      	add	r3, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fd9f 	bl	8000694 <DrawObject>

            if (CheckCollision(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE,
 8000b56:	4b24      	ldr	r3, [pc, #144]	@ (8000be8 <vTask_Move_Balls+0xc8>)
 8000b58:	681d      	ldr	r5, [r3, #0]
 8000b5a:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <vTask_Move_Balls+0xcc>)
 8000b5c:	681e      	ldr	r6, [r3, #0]
 8000b5e:	2308      	movs	r3, #8
 8000b60:	469c      	mov	ip, r3
 8000b62:	2308      	movs	r3, #8
 8000b64:	469e      	mov	lr, r3
 8000b66:	491f      	ldr	r1, [pc, #124]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b68:	68fa      	ldr	r2, [r7, #12]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	4413      	add	r3, r2
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	440b      	add	r3, r1
 8000b74:	6819      	ldr	r1, [r3, #0]
 8000b76:	481b      	ldr	r0, [pc, #108]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	4413      	add	r3, r2
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	4403      	add	r3, r0
 8000b84:	3304      	adds	r3, #4
 8000b86:	6818      	ldr	r0, [r3, #0]
 8000b88:	4c16      	ldr	r4, [pc, #88]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	4613      	mov	r3, r2
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	4413      	add	r3, r2
 8000b92:	00db      	lsls	r3, r3, #3
 8000b94:	4423      	add	r3, r4
 8000b96:	3310      	adds	r3, #16
 8000b98:	881c      	ldrh	r4, [r3, #0]
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <vTask_Move_Balls+0xc4>)
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	4413      	add	r3, r2
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	3312      	adds	r3, #18
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	9303      	str	r3, [sp, #12]
 8000bb2:	9402      	str	r4, [sp, #8]
 8000bb4:	9001      	str	r0, [sp, #4]
 8000bb6:	9100      	str	r1, [sp, #0]
 8000bb8:	4673      	mov	r3, lr
 8000bba:	4662      	mov	r2, ip
 8000bbc:	4631      	mov	r1, r6
 8000bbe:	4628      	mov	r0, r5
 8000bc0:	f7ff feee 	bl	80009a0 <CheckCollision>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <vTask_Move_Balls+0xae>
                               red_balls[i].x, red_balls[i].y, red_balls[i].width, red_balls[i].height))
            {
                Game_GameOver();
 8000bca:	f7ff feb5 	bl	8000938 <Game_GameOver>
        for (int i = 0; i < NUM_BALLS; i++)
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	dda9      	ble.n	8000b2e <vTask_Move_Balls+0xe>
            }
        }
        vTaskDelay(20);
 8000bda:	2014      	movs	r0, #20
 8000bdc:	f004 fd14 	bl	8005608 <vTaskDelay>
        for (int i = 0; i < NUM_BALLS; i++)
 8000be0:	e7a2      	b.n	8000b28 <vTask_Move_Balls+0x8>
 8000be2:	bf00      	nop
 8000be4:	200001b4 	.word	0x200001b4
 8000be8:	200001ac 	.word	0x200001ac
 8000bec:	200001b0 	.word	0x200001b0

08000bf0 <vTask_Move_Soldado>:
    }
}


void vTask_Move_Soldado(void *pvParameters)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b08b      	sub	sp, #44	@ 0x2c
 8000bf4:	af02      	add	r7, sp, #8
 8000bf6:	6078      	str	r0, [r7, #4]
	int32_t current_player_x, current_player_y; // Guarda a posi√ß√£o atual do jogador
	int32_t next_player_x, next_player_y;     // Posi√ß√£o para onde o jogador tentar√° se mover

	while(1)
	{
		current_player_x = player_x; // Salva a posi√ß√£o X atual antes de calcular a pr√≥xima
 8000bf8:	4b51      	ldr	r3, [pc, #324]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	617b      	str	r3, [r7, #20]
		current_player_y = player_y; // Salva a posi√ß√£o Y atual antes de calcular a pr√≥xima
 8000bfe:	4b51      	ldr	r3, [pc, #324]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	613b      	str	r3, [r7, #16]

		next_player_x = player_x; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000c04:	4b4e      	ldr	r3, [pc, #312]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	61fb      	str	r3, [r7, #28]
		next_player_y = player_y; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000c0a:	4b4e      	ldr	r3, [pc, #312]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	61bb      	str	r3, [r7, #24]

		// Apaga o player na posi√ß√£o anterior (pinta de preto).
		ST7735_FillRectangle(current_player_x, current_player_y, PLAYER_SIZE, PLAYER_SIZE, ST7735_BLACK);
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	b298      	uxth	r0, r3
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	b299      	uxth	r1, r3
 8000c18:	2308      	movs	r3, #8
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	2308      	movs	r3, #8
 8000c1e:	461c      	mov	r4, r3
 8000c20:	2300      	movs	r3, #0
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	4623      	mov	r3, r4
 8000c26:	f000 fd35 	bl	8001694 <ST7735_FillRectangle>

		// Leitura do Joystick
		uint32_t dif_eixoX = valor_ADC[1];
 8000c2a:	4b47      	ldr	r3, [pc, #284]	@ (8000d48 <vTask_Move_Soldado+0x158>)
 8000c2c:	885b      	ldrh	r3, [r3, #2]
 8000c2e:	60fb      	str	r3, [r7, #12]
		uint32_t dif_eixoY = valor_ADC[0];
 8000c30:	4b45      	ldr	r3, [pc, #276]	@ (8000d48 <vTask_Move_Soldado+0x158>)
 8000c32:	881b      	ldrh	r3, [r3, #0]
 8000c34:	60bb      	str	r3, [r7, #8]

		// Ajuste os thresholds (1800, 3800) conforme a sensibilidade do seu joystick
		if(dif_eixoX < 1800)
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000c3c:	d203      	bcs.n	8000c46 <vTask_Move_Soldado+0x56>
		{
			next_player_x--;
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	3b01      	subs	r3, #1
 8000c42:	61fb      	str	r3, [r7, #28]
 8000c44:	e007      	b.n	8000c56 <vTask_Move_Soldado+0x66>
		}
		else if(dif_eixoX > 3800)
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d902      	bls.n	8000c56 <vTask_Move_Soldado+0x66>
		{
			next_player_x++;
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	3301      	adds	r3, #1
 8000c54:	61fb      	str	r3, [r7, #28]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < 1800)
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000c5c:	d203      	bcs.n	8000c66 <vTask_Move_Soldado+0x76>
		{
			next_player_y--;
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	61bb      	str	r3, [r7, #24]
 8000c64:	e007      	b.n	8000c76 <vTask_Move_Soldado+0x86>
		}
		else if(dif_eixoY > 3800)
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d902      	bls.n	8000c76 <vTask_Move_Soldado+0x86>
		{
			next_player_y++;
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	3301      	adds	r3, #1
 8000c74:	61bb      	str	r3, [r7, #24]
		}
		// ------------------------------------------------------------------------

		// Limites da Tela: Garante que o jogador n√£o tente sair da √°rea vis√≠vel do LCD
		if (next_player_x < 0) next_player_x = 0;
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	da01      	bge.n	8000c80 <vTask_Move_Soldado+0x90>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
		if (next_player_x > (ST7735_WIDTH - PLAYER_SIZE)) next_player_x = (ST7735_WIDTH - PLAYER_SIZE);
 8000c80:	2308      	movs	r3, #8
 8000c82:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000c86:	69fa      	ldr	r2, [r7, #28]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dd03      	ble.n	8000c94 <vTask_Move_Soldado+0xa4>
 8000c8c:	2308      	movs	r3, #8
 8000c8e:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000c92:	61fb      	str	r3, [r7, #28]
		if (next_player_y < 0) next_player_y = 0;
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	da01      	bge.n	8000c9e <vTask_Move_Soldado+0xae>
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
		if (next_player_y > (ST7735_HEIGHT - PLAYER_SIZE)) next_player_y = (ST7735_HEIGHT - PLAYER_SIZE);
 8000c9e:	2308      	movs	r3, #8
 8000ca0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	dd03      	ble.n	8000cb2 <vTask_Move_Soldado+0xc2>
 8000caa:	2308      	movs	r3, #8
 8000cac:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000cb0:	61bb      	str	r3, [r7, #24]

        // --- L√ìGICA DE JOGO: COLIS√ïES E ESTADO ---
		// Paredes bloqueiam o movimento.
		if (CheckWallCollision(next_player_x, next_player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	2308      	movs	r3, #8
 8000cb6:	69b9      	ldr	r1, [r7, #24]
 8000cb8:	69f8      	ldr	r0, [r7, #28]
 8000cba:	f7ff fd1a 	bl	80006f2 <CheckWallCollision>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d006      	beq.n	8000cd2 <vTask_Move_Soldado+0xe2>
			player_x = current_player_x; // Volta para a posi√ß√£o anterior
 8000cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	6013      	str	r3, [r2, #0]
			player_y = current_player_y; // Volta para a posi√ß√£o anterior
 8000cca:	4a1e      	ldr	r2, [pc, #120]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	6013      	str	r3, [r2, #0]
 8000cd0:	e005      	b.n	8000cde <vTask_Move_Soldado+0xee>
		} else {
			// Se n√£o colidir com parede, a nova posi√ß√£o √© v√°lida
			player_x = next_player_x;
 8000cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	6013      	str	r3, [r2, #0]
			player_y = next_player_y;
 8000cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	6013      	str	r3, [r2, #0]
		}

        // 2. Colis√£o com √Åreas de Perigo (Tiles vermelhos)
		UpdateObject(red_balls);
 8000cde:	481b      	ldr	r0, [pc, #108]	@ (8000d4c <vTask_Move_Soldado+0x15c>)
 8000ce0:	f7ff fc46 	bl	8000570 <UpdateObject>
		DrawObject(red_balls);
 8000ce4:	4819      	ldr	r0, [pc, #100]	@ (8000d4c <vTask_Move_Soldado+0x15c>)
 8000ce6:	f7ff fcd5 	bl	8000694 <DrawObject>
		// A colis√£o com esses objetos causa o Game Over.
        if (CheckDanger(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000cec:	6818      	ldr	r0, [r3, #0]
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000cf0:	6819      	ldr	r1, [r3, #0]
 8000cf2:	2208      	movs	r2, #8
 8000cf4:	2308      	movs	r3, #8
 8000cf6:	f7ff fd8a 	bl	800080e <CheckDanger>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <vTask_Move_Soldado+0x114>
            Game_GameOver();
 8000d00:	f7ff fe1a 	bl	8000938 <Game_GameOver>
        }

        // 3. Chegou ao Objetivo (Tiles azuis)
        // A colis√£o com esses objetos passa o jogador para outro n√≠vel
        if (CheckGoal(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000d04:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000d06:	6818      	ldr	r0, [r3, #0]
 8000d08:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000d0a:	6819      	ldr	r1, [r3, #0]
 8000d0c:	2208      	movs	r2, #8
 8000d0e:	2308      	movs	r3, #8
 8000d10:	f7ff fd36 	bl	8000780 <CheckGoal>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <vTask_Move_Soldado+0x12e>
            Game_NextLevel();
 8000d1a:	f7ff fdeb 	bl	80008f4 <Game_NextLevel>
        }

		// Redesenha o soldado na nova posi√ß√£o
		ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000d1e:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <vTask_Move_Soldado+0x150>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4618      	mov	r0, r3
 8000d24:	4b07      	ldr	r3, [pc, #28]	@ (8000d44 <vTask_Move_Soldado+0x154>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <vTask_Move_Soldado+0x160>)
 8000d2c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000d30:	9200      	str	r2, [sp, #0]
 8000d32:	cb0c      	ldmia	r3, {r2, r3}
 8000d34:	f000 fd33 	bl	800179e <ST7735_draw_figure>

		vTaskDelay(20); // 50 quadros por segundo (ajuste para fluidez vs. processamento)
 8000d38:	2014      	movs	r0, #20
 8000d3a:	f004 fc65 	bl	8005608 <vTaskDelay>
	{
 8000d3e:	e75b      	b.n	8000bf8 <vTask_Move_Soldado+0x8>
 8000d40:	200001ac 	.word	0x200001ac
 8000d44:	200001b0 	.word	0x200001b0
 8000d48:	200001a8 	.word	0x200001a8
 8000d4c:	200001b4 	.word	0x200001b4
 8000d50:	20000008 	.word	0x20000008

08000d54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08c      	sub	sp, #48	@ 0x30
 8000d58:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  uint32_t semente_PRNG=1;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d5e:	f000 ff65 	bl	8001c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d62:	f000 f8f3 	bl	8000f4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d66:	f000 fa0f 	bl	8001188 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d6a:	f000 f9ed 	bl	8001148 <MX_DMA_Init>
  MX_SPI1_Init();
 8000d6e:	f000 f9b5 	bl	80010dc <MX_SPI1_Init>
  MX_ADC1_Init();
 8000d72:	f000 f953 	bl	800101c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	// inicializa LCD

  HAL_Delay(100);
 8000d76:	2064      	movs	r0, #100	@ 0x64
 8000d78:	f000 ff9a 	bl	8001cb0 <HAL_Delay>
  ST7735_Init();
 8000d7c:	f000 fb92 	bl	80014a4 <ST7735_Init>

  // --- PREPARA√á√ÉO DO JOGO ---
  ST7735_FillScreen(ST7735_BLACK); // Limpa a tela antes de desenhar o mapa
 8000d80:	2000      	movs	r0, #0
 8000d82:	f000 fcfb 	bl	800177c <ST7735_FillScreen>

  // Voc√™ pode ter uma tela de introdu√ß√£o antes do jogo come√ßar.
  ST7735_draw_figure(0, 8, fig_campo_minado, ST7735_WHITE); // Sua figura existente
 8000d86:	4b5e      	ldr	r3, [pc, #376]	@ (8000f00 <main+0x1ac>)
 8000d88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d8c:	9200      	str	r2, [sp, #0]
 8000d8e:	cb0c      	ldmia	r3, {r2, r3}
 8000d90:	2108      	movs	r1, #8
 8000d92:	2000      	movs	r0, #0
 8000d94:	f000 fd03 	bl	800179e <ST7735_draw_figure>
  //ST7735_WriteString(20, 28,"World's Hardest Game", Font_7x10, ST7735_CYAN, ST7735_BLACK);
  ST7735_WriteString(32, 48,"Pressione Start!", Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000d98:	4b5a      	ldr	r3, [pc, #360]	@ (8000f04 <main+0x1b0>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	9202      	str	r2, [sp, #8]
 8000d9e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000da2:	9201      	str	r2, [sp, #4]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	9200      	str	r2, [sp, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a57      	ldr	r2, [pc, #348]	@ (8000f08 <main+0x1b4>)
 8000dac:	2130      	movs	r1, #48	@ 0x30
 8000dae:	2020      	movs	r0, #32
 8000db0:	f000 fc40 	bl	8001634 <ST7735_WriteString>


  // --------------------------------------------------------------------------------------
  // inicializa nr. aleatorio e segue program√ß√£o

  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000db4:	e002      	b.n	8000dbc <main+0x68>
  {
	  semente_PRNG++;
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	3301      	adds	r3, #1
 8000dba:	61fb      	str	r3, [r7, #28]
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000dbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dc0:	4852      	ldr	r0, [pc, #328]	@ (8000f0c <main+0x1b8>)
 8000dc2:	f002 f967 	bl	8003094 <HAL_GPIO_ReadPin>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d1f4      	bne.n	8000db6 <main+0x62>
  }
  init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8000dcc:	69f8      	ldr	r0, [r7, #28]
 8000dce:	f7ff fb9d 	bl	800050c <init_LFSR>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	494e      	ldr	r1, [pc, #312]	@ (8000f10 <main+0x1bc>)
 8000dd6:	484f      	ldr	r0, [pc, #316]	@ (8000f14 <main+0x1c0>)
 8000dd8:	f000 ffd2 	bl	8001d80 <HAL_ADC_Start_DMA>
  // --- INICIA O JOGO AQUI ---
  // O mapa 'game_map' j√° est√° pronto porque foi inicializado como 'const' na Flash.
  // N√£o h√° necessidade de chamar InitGameMap() aqui.

  // Desenha o mapa do jogo pela primeira vez
  DrawGameMap();
 8000ddc:	f7ff fe0e 	bl	80009fc <DrawGameMap>
  // Inicializa bolinhas vermelhas
  InitObject(&red_balls[0], 60, 60,  1,  1, 8, 8, ST7735_RED);
 8000de0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000de4:	9303      	str	r3, [sp, #12]
 8000de6:	2308      	movs	r3, #8
 8000de8:	9302      	str	r3, [sp, #8]
 8000dea:	2308      	movs	r3, #8
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	2301      	movs	r3, #1
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	2301      	movs	r3, #1
 8000df4:	223c      	movs	r2, #60	@ 0x3c
 8000df6:	213c      	movs	r1, #60	@ 0x3c
 8000df8:	4847      	ldr	r0, [pc, #284]	@ (8000f18 <main+0x1c4>)
 8000dfa:	f7ff fb97 	bl	800052c <InitObject>
  InitObject(&red_balls[1], 50, 60, -1,  1, 8, 8, ST7735_RED);
 8000dfe:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e02:	9303      	str	r3, [sp, #12]
 8000e04:	2308      	movs	r3, #8
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	2308      	movs	r3, #8
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	f04f 33ff 	mov.w	r3, #4294967295
 8000e14:	223c      	movs	r2, #60	@ 0x3c
 8000e16:	2132      	movs	r1, #50	@ 0x32
 8000e18:	4840      	ldr	r0, [pc, #256]	@ (8000f1c <main+0x1c8>)
 8000e1a:	f7ff fb87 	bl	800052c <InitObject>
  InitObject(&red_balls[2], 80, 60,  1, -1, 8, 8, ST7735_RED);
 8000e1e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e22:	9303      	str	r3, [sp, #12]
 8000e24:	2308      	movs	r3, #8
 8000e26:	9302      	str	r3, [sp, #8]
 8000e28:	2308      	movs	r3, #8
 8000e2a:	9301      	str	r3, [sp, #4]
 8000e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2301      	movs	r3, #1
 8000e34:	223c      	movs	r2, #60	@ 0x3c
 8000e36:	2150      	movs	r1, #80	@ 0x50
 8000e38:	4839      	ldr	r0, [pc, #228]	@ (8000f20 <main+0x1cc>)
 8000e3a:	f7ff fb77 	bl	800052c <InitObject>


  // Define a posi√ß√£o inicial do jogador
  player_x = PLAYER_START_X;
 8000e3e:	4b39      	ldr	r3, [pc, #228]	@ (8000f24 <main+0x1d0>)
 8000e40:	2214      	movs	r2, #20
 8000e42:	601a      	str	r2, [r3, #0]
  player_y = PLAYER_START_Y;
 8000e44:	4b38      	ldr	r3, [pc, #224]	@ (8000f28 <main+0x1d4>)
 8000e46:	223c      	movs	r2, #60	@ 0x3c
 8000e48:	601a      	str	r2, [r3, #0]

  ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000e4a:	4b36      	ldr	r3, [pc, #216]	@ (8000f24 <main+0x1d0>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	4b35      	ldr	r3, [pc, #212]	@ (8000f28 <main+0x1d4>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4619      	mov	r1, r3
 8000e56:	4b35      	ldr	r3, [pc, #212]	@ (8000f2c <main+0x1d8>)
 8000e58:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000e5c:	9200      	str	r2, [sp, #0]
 8000e5e:	cb0c      	ldmia	r3, {r2, r3}
 8000e60:	f000 fc9d 	bl	800179e <ST7735_draw_figure>

  DrawObject(red_balls);
 8000e64:	482c      	ldr	r0, [pc, #176]	@ (8000f18 <main+0x1c4>)
 8000e66:	f7ff fc15 	bl	8000694 <DrawObject>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e6a:	f003 fb35 	bl	80044d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e6e:	4a30      	ldr	r2, [pc, #192]	@ (8000f30 <main+0x1dc>)
 8000e70:	2100      	movs	r1, #0
 8000e72:	4830      	ldr	r0, [pc, #192]	@ (8000f34 <main+0x1e0>)
 8000e74:	f003 fb7a 	bl	800456c <osThreadNew>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f38 <main+0x1e4>)
 8000e7c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // --- CRIA√á√ÉO DAS TASKS ---

  xTaskCreate(vTask_Move_Soldado, "SoldadoAnda", 256, NULL, osPriorityAboveNormal, NULL);
 8000e7e:	2300      	movs	r3, #0
 8000e80:	9301      	str	r3, [sp, #4]
 8000e82:	2320      	movs	r3, #32
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2300      	movs	r3, #0
 8000e88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e8c:	492b      	ldr	r1, [pc, #172]	@ (8000f3c <main+0x1e8>)
 8000e8e:	482c      	ldr	r0, [pc, #176]	@ (8000f40 <main+0x1ec>)
 8000e90:	f004 fa5c 	bl	800534c <xTaskCreate>
  xTaskCreate(vTask_Move_Balls, "Bolinhas", 256, NULL, osPriorityNormal, NULL);
 8000e94:	2300      	movs	r3, #0
 8000e96:	9301      	str	r3, [sp, #4]
 8000e98:	2318      	movs	r3, #24
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ea2:	4928      	ldr	r1, [pc, #160]	@ (8000f44 <main+0x1f0>)
 8000ea4:	4828      	ldr	r0, [pc, #160]	@ (8000f48 <main+0x1f4>)
 8000ea6:	f004 fa51 	bl	800534c <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000eaa:	f003 fb39 	bl	8004520 <osKernelStart>

  // Declara√ß√£o de objetos (como fizemos para enemy_balls)
  GameObject meuObjeto;

  // No in√≠cio da task (ap√≥s InitGameMap e DrawGameMap):
  InitObject(&meuObjeto, 50, 50, 2, 1, 10, 10, ST7735_RED); // Inicializa um quadrado vermelho 10x10
 8000eae:	1d38      	adds	r0, r7, #4
 8000eb0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000eb4:	9303      	str	r3, [sp, #12]
 8000eb6:	230a      	movs	r3, #10
 8000eb8:	9302      	str	r3, [sp, #8]
 8000eba:	230a      	movs	r3, #10
 8000ebc:	9301      	str	r3, [sp, #4]
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	2232      	movs	r2, #50	@ 0x32
 8000ec6:	2132      	movs	r1, #50	@ 0x32
 8000ec8:	f7ff fb30 	bl	800052c <InitObject>
	    // 1. Apaga a posi√ß√£o antiga do jogador (j√° est√° l√°)
	    // 2. Apaga a posi√ß√£o antiga do(s) objeto(s) em movimento
	    //    (UpdateObject() j√° faz isso, mas se tiver muitos, pode ser melhor antes de todos updates)

	    // 3. Atualiza a l√≥gica de cada objeto em movimento
	    UpdateObject(&meuObjeto); // Atualiza a posi√ß√£o da bolinha/objeto
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fb4e 	bl	8000570 <UpdateObject>

	    // 4. Desenha o objeto em sua nova posi√ß√£o
	    DrawObject(&meuObjeto); // Desenha a bolinha/objeto
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fbdc 	bl	8000694 <DrawObject>
	    // }

	    // ... (Suas outras verifica√ß√µes de colis√£o do jogador) ...

	    // Redesenha o jogador (j√° est√° l√°)
	    ST7735_draw_figure(player_x, player_y, soldado, ST7735_GREEN);
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <main+0x1d0>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <main+0x1d4>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <main+0x1d8>)
 8000eea:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000eee:	9200      	str	r2, [sp, #0]
 8000ef0:	cb0c      	ldmia	r3, {r2, r3}
 8000ef2:	f000 fc54 	bl	800179e <ST7735_draw_figure>

	    vTaskDelay(20);
 8000ef6:	2014      	movs	r0, #20
 8000ef8:	f004 fb86 	bl	8005608 <vTaskDelay>
	    UpdateObject(&meuObjeto); // Atualiza a posi√ß√£o da bolinha/objeto
 8000efc:	bf00      	nop
 8000efe:	e7e5      	b.n	8000ecc <main+0x178>
 8000f00:	20000000 	.word	0x20000000
 8000f04:	20000010 	.word	0x20000010
 8000f08:	08007284 	.word	0x08007284
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	200001a4 	.word	0x200001a4
 8000f14:	200000a0 	.word	0x200000a0
 8000f18:	200001b4 	.word	0x200001b4
 8000f1c:	200001cc 	.word	0x200001cc
 8000f20:	200001e4 	.word	0x200001e4
 8000f24:	200001ac 	.word	0x200001ac
 8000f28:	200001b0 	.word	0x200001b0
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	0800d87c 	.word	0x0800d87c
 8000f34:	08001291 	.word	0x08001291
 8000f38:	200001a0 	.word	0x200001a0
 8000f3c:	08007298 	.word	0x08007298
 8000f40:	08000bf1 	.word	0x08000bf1
 8000f44:	080072a4 	.word	0x080072a4
 8000f48:	08000b21 	.word	0x08000b21

08000f4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b094      	sub	sp, #80	@ 0x50
 8000f50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f52:	f107 0320 	add.w	r3, r7, #32
 8000f56:	2230      	movs	r2, #48	@ 0x30
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f006 f878 	bl	8007050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	4b27      	ldr	r3, [pc, #156]	@ (8001014 <SystemClock_Config+0xc8>)
 8000f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f78:	4a26      	ldr	r2, [pc, #152]	@ (8001014 <SystemClock_Config+0xc8>)
 8000f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f80:	4b24      	ldr	r3, [pc, #144]	@ (8001014 <SystemClock_Config+0xc8>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	4b21      	ldr	r3, [pc, #132]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a20      	ldr	r2, [pc, #128]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001018 <SystemClock_Config+0xcc>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb0:	2310      	movs	r3, #16
 8000fb2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fbc:	2310      	movs	r3, #16
 8000fbe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000fc0:	23c0      	movs	r3, #192	@ 0xc0
 8000fc2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fc8:	2304      	movs	r3, #4
 8000fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0320 	add.w	r3, r7, #32
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f002 f8ab 	bl	800312c <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000fdc:	f000 f97a 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ff0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ff6:	f107 030c 	add.w	r3, r7, #12
 8000ffa:	2103      	movs	r1, #3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 fb0d 	bl	800361c <HAL_RCC_ClockConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001008:	f000 f964 	bl	80012d4 <Error_Handler>
  }
}
 800100c:	bf00      	nop
 800100e:	3750      	adds	r7, #80	@ 0x50
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40023800 	.word	0x40023800
 8001018:	40007000 	.word	0x40007000

0800101c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001022:	463b      	mov	r3, r7
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800102e:	4b28      	ldr	r3, [pc, #160]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001030:	4a28      	ldr	r2, [pc, #160]	@ (80010d4 <MX_ADC1_Init+0xb8>)
 8001032:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001034:	4b26      	ldr	r3, [pc, #152]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001036:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800103a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800103c:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001042:	4b23      	ldr	r3, [pc, #140]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001044:	2201      	movs	r2, #1
 8001046:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001048:	4b21      	ldr	r3, [pc, #132]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800104a:	2201      	movs	r2, #1
 800104c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800104e:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001050:	2200      	movs	r2, #0
 8001052:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1e      	ldr	r3, [pc, #120]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001058:	2200      	movs	r2, #0
 800105a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800105c:	4b1c      	ldr	r3, [pc, #112]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800105e:	4a1e      	ldr	r2, [pc, #120]	@ (80010d8 <MX_ADC1_Init+0xbc>)
 8001060:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001062:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001068:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800106a:	2202      	movs	r2, #2
 800106c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800106e:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001070:	2201      	movs	r2, #1
 8001072:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001076:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 8001078:	2201      	movs	r2, #1
 800107a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800107c:	4814      	ldr	r0, [pc, #80]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800107e:	f000 fe3b 	bl	8001cf8 <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001088:	f000 f924 	bl	80012d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800108c:	2300      	movs	r3, #0
 800108e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001090:	2301      	movs	r3, #1
 8001092:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001094:	2307      	movs	r3, #7
 8001096:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001098:	463b      	mov	r3, r7
 800109a:	4619      	mov	r1, r3
 800109c:	480c      	ldr	r0, [pc, #48]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 800109e:	f000 ff73 	bl	8001f88 <HAL_ADC_ConfigChannel>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010a8:	f000 f914 	bl	80012d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80010b0:	2302      	movs	r3, #2
 80010b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b4:	463b      	mov	r3, r7
 80010b6:	4619      	mov	r1, r3
 80010b8:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <MX_ADC1_Init+0xb4>)
 80010ba:	f000 ff65 	bl	8001f88 <HAL_ADC_ConfigChannel>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010c4:	f000 f906 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	200000a0 	.word	0x200000a0
 80010d4:	40012000 	.word	0x40012000
 80010d8:	0f000001 	.word	0x0f000001

080010dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <MX_SPI1_Init+0x64>)
 80010e2:	4a18      	ldr	r2, [pc, #96]	@ (8001144 <MX_SPI1_Init+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <MX_SPI1_Init+0x64>)
 80010e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80010ee:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <MX_SPI1_Init+0x64>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010f4:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <MX_SPI1_Init+0x64>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010fa:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <MX_SPI1_Init+0x64>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001100:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001102:	2200      	movs	r2, #0
 8001104:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001106:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001108:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800110c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001110:	2210      	movs	r2, #16
 8001112:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001116:	2200      	movs	r2, #0
 8001118:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <MX_SPI1_Init+0x64>)
 800111c:	2200      	movs	r2, #0
 800111e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001120:	4b07      	ldr	r3, [pc, #28]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001122:	2200      	movs	r2, #0
 8001124:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001126:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <MX_SPI1_Init+0x64>)
 8001128:	220a      	movs	r2, #10
 800112a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_SPI1_Init+0x64>)
 800112e:	f002 fc73 	bl	8003a18 <HAL_SPI_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001138:	f000 f8cc 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000148 	.word	0x20000148
 8001144:	40013000 	.word	0x40013000

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001158:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2105      	movs	r1, #5
 800116e:	2038      	movs	r0, #56	@ 0x38
 8001170:	f001 fa72 	bl	8002658 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001174:	2038      	movs	r0, #56	@ 0x38
 8001176:	f001 fa8b 	bl	8002690 <HAL_NVIC_EnableIRQ>

}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800

08001188 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	@ 0x28
 800118c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	4b38      	ldr	r3, [pc, #224]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a37      	ldr	r2, [pc, #220]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011a8:	f043 0304 	orr.w	r3, r3, #4
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b35      	ldr	r3, [pc, #212]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	4b31      	ldr	r3, [pc, #196]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a30      	ldr	r2, [pc, #192]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	4b2a      	ldr	r3, [pc, #168]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a29      	ldr	r2, [pc, #164]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b27      	ldr	r3, [pc, #156]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	4b23      	ldr	r3, [pc, #140]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a22      	ldr	r2, [pc, #136]	@ (8001284 <MX_GPIO_Init+0xfc>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b20      	ldr	r3, [pc, #128]	@ (8001284 <MX_GPIO_Init+0xfc>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001214:	481c      	ldr	r0, [pc, #112]	@ (8001288 <MX_GPIO_Init+0x100>)
 8001216:	f001 ff55 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|DC_Pin, GPIO_PIN_RESET);
 800121a:	2200      	movs	r2, #0
 800121c:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001220:	481a      	ldr	r0, [pc, #104]	@ (800128c <MX_GPIO_Init+0x104>)
 8001222:	f001 ff4f 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001226:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	4812      	ldr	r0, [pc, #72]	@ (8001288 <MX_GPIO_Init+0x100>)
 8001240:	f001 fda4 	bl	8002d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001244:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001248:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124a:	2300      	movs	r3, #0
 800124c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800124e:	2301      	movs	r3, #1
 8001250:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	4619      	mov	r1, r3
 8001258:	480b      	ldr	r0, [pc, #44]	@ (8001288 <MX_GPIO_Init+0x100>)
 800125a:	f001 fd97 	bl	8002d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin;
 800125e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001264:	2301      	movs	r3, #1
 8001266:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126c:	2300      	movs	r3, #0
 800126e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	4805      	ldr	r0, [pc, #20]	@ (800128c <MX_GPIO_Init+0x104>)
 8001278:	f001 fd88 	bl	8002d8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800127c:	bf00      	nop
 800127e:	3728      	adds	r7, #40	@ 0x28
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40023800 	.word	0x40023800
 8001288:	40020800 	.word	0x40020800
 800128c:	40020400 	.word	0x40020400

08001290 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	while(1)
	{
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001298:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800129c:	4803      	ldr	r0, [pc, #12]	@ (80012ac <StartDefaultTask+0x1c>)
 800129e:	f001 ff2a 	bl	80030f6 <HAL_GPIO_TogglePin>

		  osDelay(200);
 80012a2:	20c8      	movs	r0, #200	@ 0xc8
 80012a4:	f003 f9f4 	bl	8004690 <osDelay>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80012a8:	bf00      	nop
 80012aa:	e7f5      	b.n	8001298 <StartDefaultTask+0x8>
 80012ac:	40020800 	.word	0x40020800

080012b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a04      	ldr	r2, [pc, #16]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d101      	bne.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012c2:	f000 fcd5 	bl	8001c70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40000800 	.word	0x40000800

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <Error_Handler+0x8>

080012e0 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012ea:	4802      	ldr	r0, [pc, #8]	@ (80012f4 <ST7735_Select+0x14>)
 80012ec:	f001 feea 	bl	80030c4 <HAL_GPIO_WritePin>
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40020400 	.word	0x40020400

080012f8 <ST7735_Unselect>:

void ST7735_Unselect() {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80012fc:	2201      	movs	r2, #1
 80012fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001302:	4802      	ldr	r0, [pc, #8]	@ (800130c <ST7735_Unselect+0x14>)
 8001304:	f001 fede 	bl	80030c4 <HAL_GPIO_WritePin>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40020400 	.word	0x40020400

08001310 <ST7735_Reset>:

static void ST7735_Reset() {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131a:	4807      	ldr	r0, [pc, #28]	@ (8001338 <ST7735_Reset+0x28>)
 800131c:	f001 fed2 	bl	80030c4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001320:	2005      	movs	r0, #5
 8001322:	f000 fcc5 	bl	8001cb0 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <ST7735_Reset+0x28>)
 800132e:	f001 fec9 	bl	80030c4 <HAL_GPIO_WritePin>
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40020400 	.word	0x40020400

0800133c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800134c:	4806      	ldr	r0, [pc, #24]	@ (8001368 <ST7735_WriteCommand+0x2c>)
 800134e:	f001 feb9 	bl	80030c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001352:	1df9      	adds	r1, r7, #7
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	2201      	movs	r2, #1
 800135a:	4804      	ldr	r0, [pc, #16]	@ (800136c <ST7735_WriteCommand+0x30>)
 800135c:	f002 fbe5 	bl	8003b2a <HAL_SPI_Transmit>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40020400 	.word	0x40020400
 800136c:	20000148 	.word	0x20000148

08001370 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800137a:	2201      	movs	r2, #1
 800137c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001380:	4807      	ldr	r0, [pc, #28]	@ (80013a0 <ST7735_WriteData+0x30>)
 8001382:	f001 fe9f 	bl	80030c4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	b29a      	uxth	r2, r3
 800138a:	f04f 33ff 	mov.w	r3, #4294967295
 800138e:	6879      	ldr	r1, [r7, #4]
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <ST7735_WriteData+0x34>)
 8001392:	f002 fbca 	bl	8003b2a <HAL_SPI_Transmit>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40020400 	.word	0x40020400
 80013a4:	20000148 	.word	0x20000148

080013a8 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80013ba:	e034      	b.n	8001426 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	607a      	str	r2, [r7, #4]
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 80013c6:	7afb      	ldrb	r3, [r7, #11]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff ffb7 	bl	800133c <ST7735_WriteCommand>

        numArgs = *addr++;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	607a      	str	r2, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80013d8:	7abb      	ldrb	r3, [r7, #10]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013e0:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80013e2:	7abb      	ldrb	r3, [r7, #10]
 80013e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013e8:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80013ea:	7abb      	ldrb	r3, [r7, #10]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d008      	beq.n	8001402 <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80013f0:	7abb      	ldrb	r3, [r7, #10]
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ffbb 	bl	8001370 <ST7735_WriteData>
            addr += numArgs;
 80013fa:	7abb      	ldrb	r3, [r7, #10]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	4413      	add	r3, r2
 8001400:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001402:	89bb      	ldrh	r3, [r7, #12]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d00e      	beq.n	8001426 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001412:	89bb      	ldrh	r3, [r7, #12]
 8001414:	2bff      	cmp	r3, #255	@ 0xff
 8001416:	d102      	bne.n	800141e <ST7735_ExecuteCommandList+0x76>
 8001418:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800141c:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800141e:	89bb      	ldrh	r3, [r7, #12]
 8001420:	4618      	mov	r0, r3
 8001422:	f000 fc45 	bl	8001cb0 <HAL_Delay>
    while(numCommands--) {
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	1e5a      	subs	r2, r3, #1
 800142a:	73fa      	strb	r2, [r7, #15]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d1c5      	bne.n	80013bc <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800143a:	b590      	push	{r4, r7, lr}
 800143c:	b085      	sub	sp, #20
 800143e:	af00      	add	r7, sp, #0
 8001440:	4604      	mov	r4, r0
 8001442:	4608      	mov	r0, r1
 8001444:	4611      	mov	r1, r2
 8001446:	461a      	mov	r2, r3
 8001448:	4623      	mov	r3, r4
 800144a:	71fb      	strb	r3, [r7, #7]
 800144c:	4603      	mov	r3, r0
 800144e:	71bb      	strb	r3, [r7, #6]
 8001450:	460b      	mov	r3, r1
 8001452:	717b      	strb	r3, [r7, #5]
 8001454:	4613      	mov	r3, r2
 8001456:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001458:	202a      	movs	r0, #42	@ 0x2a
 800145a:	f7ff ff6f 	bl	800133c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800145e:	2300      	movs	r3, #0
 8001460:	733b      	strb	r3, [r7, #12]
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	737b      	strb	r3, [r7, #13]
 8001466:	2300      	movs	r3, #0
 8001468:	73bb      	strb	r3, [r7, #14]
 800146a:	797b      	ldrb	r3, [r7, #5]
 800146c:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800146e:	f107 030c 	add.w	r3, r7, #12
 8001472:	2104      	movs	r1, #4
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff7b 	bl	8001370 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800147a:	202b      	movs	r0, #43	@ 0x2b
 800147c:	f7ff ff5e 	bl	800133c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001484:	793b      	ldrb	r3, [r7, #4]
 8001486:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001488:	f107 030c 	add.w	r3, r7, #12
 800148c:	2104      	movs	r1, #4
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff ff6e 	bl	8001370 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001494:	202c      	movs	r0, #44	@ 0x2c
 8001496:	f7ff ff51 	bl	800133c <ST7735_WriteCommand>
}
 800149a:	bf00      	nop
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}
	...

080014a4 <ST7735_Init>:

void ST7735_Init() {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
    ST7735_Select();
 80014a8:	f7ff ff1a 	bl	80012e0 <ST7735_Select>
    ST7735_Reset();
 80014ac:	f7ff ff30 	bl	8001310 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80014b0:	4806      	ldr	r0, [pc, #24]	@ (80014cc <ST7735_Init+0x28>)
 80014b2:	f7ff ff79 	bl	80013a8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80014b6:	4806      	ldr	r0, [pc, #24]	@ (80014d0 <ST7735_Init+0x2c>)
 80014b8:	f7ff ff76 	bl	80013a8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80014bc:	4805      	ldr	r0, [pc, #20]	@ (80014d4 <ST7735_Init+0x30>)
 80014be:	f7ff ff73 	bl	80013a8 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 80014c2:	f7ff ff19 	bl	80012f8 <ST7735_Unselect>
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	0800d8a0 	.word	0x0800d8a0
 80014d0:	0800d8dc 	.word	0x0800d8dc
 80014d4:	0800d8ec 	.word	0x0800d8ec

080014d8 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	80fb      	strh	r3, [r7, #6]
 80014e2:	460b      	mov	r3, r1
 80014e4:	80bb      	strh	r3, [r7, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	2b9f      	cmp	r3, #159	@ 0x9f
 80014ee:	d823      	bhi.n	8001538 <ST7735_DrawPixel+0x60>
 80014f0:	88bb      	ldrh	r3, [r7, #4]
 80014f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80014f4:	d820      	bhi.n	8001538 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 80014f6:	f7ff fef3 	bl	80012e0 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	b2d8      	uxtb	r0, r3
 80014fe:	88bb      	ldrh	r3, [r7, #4]
 8001500:	b2d9      	uxtb	r1, r3
 8001502:	88fb      	ldrh	r3, [r7, #6]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	3301      	adds	r3, #1
 8001508:	b2da      	uxtb	r2, r3
 800150a:	88bb      	ldrh	r3, [r7, #4]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	3301      	adds	r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	f7ff ff92 	bl	800143a <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	b29b      	uxth	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	733b      	strb	r3, [r7, #12]
 8001520:	887b      	ldrh	r3, [r7, #2]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8001526:	f107 030c 	add.w	r3, r7, #12
 800152a:	2102      	movs	r1, #2
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff1f 	bl	8001370 <ST7735_WriteData>

    ST7735_Unselect();
 8001532:	f7ff fee1 	bl	80012f8 <ST7735_Unselect>
 8001536:	e000      	b.n	800153a <ST7735_DrawPixel+0x62>
        return;
 8001538:	bf00      	nop
}
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001540:	b082      	sub	sp, #8
 8001542:	b590      	push	{r4, r7, lr}
 8001544:	b089      	sub	sp, #36	@ 0x24
 8001546:	af00      	add	r7, sp, #0
 8001548:	637b      	str	r3, [r7, #52]	@ 0x34
 800154a:	4603      	mov	r3, r0
 800154c:	80fb      	strh	r3, [r7, #6]
 800154e:	460b      	mov	r3, r1
 8001550:	80bb      	strh	r3, [r7, #4]
 8001552:	4613      	mov	r3, r2
 8001554:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_Select();
 8001556:	f7ff fec3 	bl	80012e0 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	b2d8      	uxtb	r0, r3
 800155e:	88bb      	ldrh	r3, [r7, #4]
 8001560:	b2d9      	uxtb	r1, r3
 8001562:	88fb      	ldrh	r3, [r7, #6]
 8001564:	b2da      	uxtb	r2, r3
 8001566:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800156a:	4413      	add	r3, r2
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3b01      	subs	r3, #1
 8001570:	b2dc      	uxtb	r4, r3
 8001572:	88bb      	ldrh	r3, [r7, #4]
 8001574:	b2da      	uxtb	r2, r3
 8001576:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800157a:	4413      	add	r3, r2
 800157c:	b2db      	uxtb	r3, r3
 800157e:	3b01      	subs	r3, #1
 8001580:	b2db      	uxtb	r3, r3
 8001582:	4622      	mov	r2, r4
 8001584:	f7ff ff59 	bl	800143a <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
 800158c:	e043      	b.n	8001616 <ST7735_WriteChar+0xd6>
        b = font.data[(ch - 32) * font.height + i];
 800158e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001590:	78fb      	ldrb	r3, [r7, #3]
 8001592:	3b20      	subs	r3, #32
 8001594:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8001598:	fb01 f303 	mul.w	r3, r1, r3
 800159c:	4619      	mov	r1, r3
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	440b      	add	r3, r1
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	4413      	add	r3, r2
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80015aa:	2300      	movs	r3, #0
 80015ac:	61bb      	str	r3, [r7, #24]
 80015ae:	e029      	b.n	8001604 <ST7735_WriteChar+0xc4>
            if((b << j) & 0x8000)  {
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d00e      	beq.n	80015de <ST7735_WriteChar+0x9e>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80015c0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80015c2:	0a1b      	lsrs	r3, r3, #8
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	743b      	strb	r3, [r7, #16]
 80015ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	2102      	movs	r1, #2
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff feca 	bl	8001370 <ST7735_WriteData>
 80015dc:	e00f      	b.n	80015fe <ST7735_WriteChar+0xbe>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80015de:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	733b      	strb	r3, [r7, #12]
 80015ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80015f2:	f107 030c 	add.w	r3, r7, #12
 80015f6:	2102      	movs	r1, #2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff feb9 	bl	8001370 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	3301      	adds	r3, #1
 8001602:	61bb      	str	r3, [r7, #24]
 8001604:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001608:	461a      	mov	r2, r3
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	4293      	cmp	r3, r2
 800160e:	d3cf      	bcc.n	80015b0 <ST7735_WriteChar+0x70>
    for(i = 0; i < font.height; i++) {
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	3301      	adds	r3, #1
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800161a:	461a      	mov	r2, r3
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	4293      	cmp	r3, r2
 8001620:	d3b5      	bcc.n	800158e <ST7735_WriteChar+0x4e>
            }
        }
    }

    ST7735_Unselect();
 8001622:	f7ff fe69 	bl	80012f8 <ST7735_Unselect>
}
 8001626:	bf00      	nop
 8001628:	3724      	adds	r7, #36	@ 0x24
 800162a:	46bd      	mov	sp, r7
 800162c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001630:	b002      	add	sp, #8
 8001632:	4770      	bx	lr

08001634 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001634:	b082      	sub	sp, #8
 8001636:	b580      	push	{r7, lr}
 8001638:	b086      	sub	sp, #24
 800163a:	af04      	add	r7, sp, #16
 800163c:	603a      	str	r2, [r7, #0]
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	4603      	mov	r3, r0
 8001642:	80fb      	strh	r3, [r7, #6]
 8001644:	460b      	mov	r3, r1
 8001646:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001648:	f7ff fe4a 	bl	80012e0 <ST7735_Select>

    while(*str)
 800164c:	e014      	b.n	8001678 <ST7735_WriteString+0x44>
    {

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	781a      	ldrb	r2, [r3, #0]
 8001652:	88b9      	ldrh	r1, [r7, #4]
 8001654:	88f8      	ldrh	r0, [r7, #6]
 8001656:	8c3b      	ldrh	r3, [r7, #32]
 8001658:	9302      	str	r3, [sp, #8]
 800165a:	8bbb      	ldrh	r3, [r7, #28]
 800165c:	9301      	str	r3, [sp, #4]
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	f7ff ff6c 	bl	8001540 <ST7735_WriteChar>
        x += font.width;
 8001668:	7d3b      	ldrb	r3, [r7, #20]
 800166a:	461a      	mov	r2, r3
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	4413      	add	r3, r2
 8001670:	80fb      	strh	r3, [r7, #6]
        str++;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3301      	adds	r3, #1
 8001676:	603b      	str	r3, [r7, #0]
    while(*str)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e6      	bne.n	800164e <ST7735_WriteString+0x1a>
    }

    ST7735_Unselect();
 8001680:	f7ff fe3a 	bl	80012f8 <ST7735_Unselect>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800168e:	b002      	add	sp, #8
 8001690:	4770      	bx	lr
	...

08001694 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001694:	b590      	push	{r4, r7, lr}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	4604      	mov	r4, r0
 800169c:	4608      	mov	r0, r1
 800169e:	4611      	mov	r1, r2
 80016a0:	461a      	mov	r2, r3
 80016a2:	4623      	mov	r3, r4
 80016a4:	80fb      	strh	r3, [r7, #6]
 80016a6:	4603      	mov	r3, r0
 80016a8:	80bb      	strh	r3, [r7, #4]
 80016aa:	460b      	mov	r3, r1
 80016ac:	807b      	strh	r3, [r7, #2]
 80016ae:	4613      	mov	r3, r2
 80016b0:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	2b9f      	cmp	r3, #159	@ 0x9f
 80016b6:	d858      	bhi.n	800176a <ST7735_FillRectangle+0xd6>
 80016b8:	88bb      	ldrh	r3, [r7, #4]
 80016ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80016bc:	d855      	bhi.n	800176a <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80016be:	88fa      	ldrh	r2, [r7, #6]
 80016c0:	887b      	ldrh	r3, [r7, #2]
 80016c2:	4413      	add	r3, r2
 80016c4:	2ba0      	cmp	r3, #160	@ 0xa0
 80016c6:	dd03      	ble.n	80016d0 <ST7735_FillRectangle+0x3c>
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80016ce:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80016d0:	88ba      	ldrh	r2, [r7, #4]
 80016d2:	883b      	ldrh	r3, [r7, #0]
 80016d4:	4413      	add	r3, r2
 80016d6:	2b80      	cmp	r3, #128	@ 0x80
 80016d8:	dd03      	ble.n	80016e2 <ST7735_FillRectangle+0x4e>
 80016da:	88bb      	ldrh	r3, [r7, #4]
 80016dc:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80016e0:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80016e2:	f7ff fdfd 	bl	80012e0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	b2d8      	uxtb	r0, r3
 80016ea:	88bb      	ldrh	r3, [r7, #4]
 80016ec:	b2d9      	uxtb	r1, r3
 80016ee:	88fb      	ldrh	r3, [r7, #6]
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	887b      	ldrh	r3, [r7, #2]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	3b01      	subs	r3, #1
 80016fc:	b2dc      	uxtb	r4, r3
 80016fe:	88bb      	ldrh	r3, [r7, #4]
 8001700:	b2da      	uxtb	r2, r3
 8001702:	883b      	ldrh	r3, [r7, #0]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	4413      	add	r3, r2
 8001708:	b2db      	uxtb	r3, r3
 800170a:	3b01      	subs	r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	4622      	mov	r2, r4
 8001710:	f7ff fe93 	bl	800143a <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8001714:	8c3b      	ldrh	r3, [r7, #32]
 8001716:	0a1b      	lsrs	r3, r3, #8
 8001718:	b29b      	uxth	r3, r3
 800171a:	b2db      	uxtb	r3, r3
 800171c:	733b      	strb	r3, [r7, #12]
 800171e:	8c3b      	ldrh	r3, [r7, #32]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001724:	2201      	movs	r2, #1
 8001726:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800172a:	4812      	ldr	r0, [pc, #72]	@ (8001774 <ST7735_FillRectangle+0xe0>)
 800172c:	f001 fcca 	bl	80030c4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8001730:	883b      	ldrh	r3, [r7, #0]
 8001732:	80bb      	strh	r3, [r7, #4]
 8001734:	e013      	b.n	800175e <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 8001736:	887b      	ldrh	r3, [r7, #2]
 8001738:	80fb      	strh	r3, [r7, #6]
 800173a:	e00a      	b.n	8001752 <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800173c:	f107 010c 	add.w	r1, r7, #12
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
 8001744:	2202      	movs	r2, #2
 8001746:	480c      	ldr	r0, [pc, #48]	@ (8001778 <ST7735_FillRectangle+0xe4>)
 8001748:	f002 f9ef 	bl	8003b2a <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	3b01      	subs	r3, #1
 8001750:	80fb      	strh	r3, [r7, #6]
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1f1      	bne.n	800173c <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 8001758:	88bb      	ldrh	r3, [r7, #4]
 800175a:	3b01      	subs	r3, #1
 800175c:	80bb      	strh	r3, [r7, #4]
 800175e:	88bb      	ldrh	r3, [r7, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1e8      	bne.n	8001736 <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 8001764:	f7ff fdc8 	bl	80012f8 <ST7735_Unselect>
 8001768:	e000      	b.n	800176c <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800176a:	bf00      	nop
}
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	bd90      	pop	{r4, r7, pc}
 8001772:	bf00      	nop
 8001774:	40020400 	.word	0x40020400
 8001778:	20000148 	.word	0x20000148

0800177c <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af02      	add	r7, sp, #8
 8001782:	4603      	mov	r3, r0
 8001784:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	2380      	movs	r3, #128	@ 0x80
 800178c:	22a0      	movs	r2, #160	@ 0xa0
 800178e:	2100      	movs	r1, #0
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff ff7f 	bl	8001694 <ST7735_FillRectangle>
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <ST7735_draw_figure>:
}
//------------------------------------------------------------------------------
// desenha figura com uma unica cor
//------------------------------------------------------------------------------
void ST7735_draw_figure(uint32_t x, uint32_t y, FigDef fig, uint16_t color)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b08c      	sub	sp, #48	@ 0x30
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	60f8      	str	r0, [r7, #12]
 80017a6:	60b9      	str	r1, [r7, #8]
 80017a8:	4639      	mov	r1, r7
 80017aa:	e881 000c 	stmia.w	r1, {r2, r3}
    uint32_t i,j,k,l,m=0, resto_w, nr_colunas, nr_rot;
 80017ae:	2300      	movs	r3, #0
 80017b0:	61fb      	str	r3, [r7, #28]

    resto_w = fig.width%16; 			// resto para uso caso nao tenha um nr multiplo de 16 pixels de largura
 80017b2:	783b      	ldrb	r3, [r7, #0]
 80017b4:	f003 030f 	and.w	r3, r3, #15
 80017b8:	613b      	str	r3, [r7, #16]

    nr_colunas = fig.width/16;
 80017ba:	783b      	ldrb	r3, [r7, #0]
 80017bc:	091b      	lsrs	r3, r3, #4
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	61bb      	str	r3, [r7, #24]

    if (resto_w!=0)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d002      	beq.n	80017ce <ST7735_draw_figure+0x30>
    	nr_colunas++;
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	3301      	adds	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]

    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 80017ce:	2300      	movs	r3, #0
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80017d2:	e04a      	b.n	800186a <ST7735_draw_figure+0xcc>
    {
    	nr_rot = 16;			// 16 bits para uma linha de informa√ß√£o da figura
 80017d4:	2310      	movs	r3, #16
 80017d6:	617b      	str	r3, [r7, #20]
    	l = 0;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]


    	for(j=0; j<nr_colunas; j++) // varre as colunas
 80017dc:	2300      	movs	r3, #0
 80017de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017e0:	e038      	b.n	8001854 <ST7735_draw_figure+0xb6>
    	{

    		if((j==(nr_colunas-1))&& (resto_w!=0)) // na ultima coluna muda nr de bits para rotacao se necessario
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	3b01      	subs	r3, #1
 80017e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d104      	bne.n	80017f6 <ST7735_draw_figure+0x58>
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <ST7735_draw_figure+0x58>
    			  nr_rot = resto_w;
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	617b      	str	r3, [r7, #20]

    		for(i=0; i<nr_rot; i++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017fa:	e024      	b.n	8001846 <ST7735_draw_figure+0xa8>
    		{
    			if(fig.data[k+j]<<i & 0x8000) 			//if (bit == 1)
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001802:	440b      	add	r3, r1
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	461a      	mov	r2, r3
 800180c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d00f      	beq.n	800183a <ST7735_draw_figure+0x9c>
    				ST7735_DrawPixel(x+l, y+m, color);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	b29a      	uxth	r2, r3
 800181e:	6a3b      	ldr	r3, [r7, #32]
 8001820:	b29b      	uxth	r3, r3
 8001822:	4413      	add	r3, r2
 8001824:	b298      	uxth	r0, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	b29a      	uxth	r2, r3
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	b29b      	uxth	r3, r3
 800182e:	4413      	add	r3, r2
 8001830:	b29b      	uxth	r3, r3
 8001832:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001834:	4619      	mov	r1, r3
 8001836:	f7ff fe4f 	bl	80014d8 <ST7735_DrawPixel>
    			l++;
 800183a:	6a3b      	ldr	r3, [r7, #32]
 800183c:	3301      	adds	r3, #1
 800183e:	623b      	str	r3, [r7, #32]
    		for(i=0; i<nr_rot; i++)
 8001840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001842:	3301      	adds	r3, #1
 8001844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001846:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	429a      	cmp	r2, r3
 800184c:	d3d6      	bcc.n	80017fc <ST7735_draw_figure+0x5e>
    	for(j=0; j<nr_colunas; j++) // varre as colunas
 800184e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001850:	3301      	adds	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001854:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	429a      	cmp	r2, r3
 800185a:	d3c2      	bcc.n	80017e2 <ST7735_draw_figure+0x44>
    		}
    	}
    	m++;
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	3301      	adds	r3, #1
 8001860:	61fb      	str	r3, [r7, #28]
    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 8001862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	4413      	add	r3, r2
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
 800186a:	787b      	ldrb	r3, [r7, #1]
 800186c:	461a      	mov	r2, r3
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	fb02 f303 	mul.w	r3, r2, r3
 8001874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001876:	429a      	cmp	r2, r3
 8001878:	d3ac      	bcc.n	80017d4 <ST7735_draw_figure+0x36>
  	}
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	3730      	adds	r7, #48	@ 0x30
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_MspInit+0x54>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	4a11      	ldr	r2, [pc, #68]	@ (80018d8 <HAL_MspInit+0x54>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001898:	6453      	str	r3, [r2, #68]	@ 0x44
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <HAL_MspInit+0x54>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	603b      	str	r3, [r7, #0]
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <HAL_MspInit+0x54>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <HAL_MspInit+0x54>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b6:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <HAL_MspInit+0x54>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	210f      	movs	r1, #15
 80018c6:	f06f 0001 	mvn.w	r0, #1
 80018ca:	f000 fec5 	bl	8002658 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a2f      	ldr	r2, [pc, #188]	@ (80019b8 <HAL_ADC_MspInit+0xdc>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d157      	bne.n	80019ae <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b2e      	ldr	r3, [pc, #184]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	4a2d      	ldr	r2, [pc, #180]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 8001908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800190c:	6453      	str	r3, [r2, #68]	@ 0x44
 800190e:	4b2b      	ldr	r3, [pc, #172]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a26      	ldr	r2, [pc, #152]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b24      	ldr	r3, [pc, #144]	@ (80019bc <HAL_ADC_MspInit+0xe0>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001936:	2303      	movs	r3, #3
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193a:	2303      	movs	r3, #3
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	481d      	ldr	r0, [pc, #116]	@ (80019c0 <HAL_ADC_MspInit+0xe4>)
 800194a:	f001 fa1f 	bl	8002d8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800194e:	4b1d      	ldr	r3, [pc, #116]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001950:	4a1d      	ldr	r2, [pc, #116]	@ (80019c8 <HAL_ADC_MspInit+0xec>)
 8001952:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001954:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001956:	2200      	movs	r2, #0
 8001958:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800195a:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001960:	4b18      	ldr	r3, [pc, #96]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001962:	2200      	movs	r2, #0
 8001964:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001966:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001968:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800196c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800196e:	4b15      	ldr	r3, [pc, #84]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001970:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001974:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001976:	4b13      	ldr	r3, [pc, #76]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001978:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800197c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800197e:	4b11      	ldr	r3, [pc, #68]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001980:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001984:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001986:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001988:	2200      	movs	r2, #0
 800198a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800198c:	4b0d      	ldr	r3, [pc, #52]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 800198e:	2200      	movs	r2, #0
 8001990:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001992:	480c      	ldr	r0, [pc, #48]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 8001994:	f000 fe8a 	bl	80026ac <HAL_DMA_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800199e:	f7ff fc99 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a07      	ldr	r2, [pc, #28]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 80019a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80019a8:	4a06      	ldr	r2, [pc, #24]	@ (80019c4 <HAL_ADC_MspInit+0xe8>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	@ 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40012000 	.word	0x40012000
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40020000 	.word	0x40020000
 80019c4:	200000e8 	.word	0x200000e8
 80019c8:	40026410 	.word	0x40026410

080019cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	@ 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a19      	ldr	r2, [pc, #100]	@ (8001a50 <HAL_SPI_MspInit+0x84>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d12b      	bne.n	8001a46 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f6:	4a17      	ldr	r2, [pc, #92]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 80019f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019fe:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	4a10      	ldr	r2, [pc, #64]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <HAL_SPI_MspInit+0x88>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a26:	23a0      	movs	r3, #160	@ 0xa0
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a32:	2303      	movs	r3, #3
 8001a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a36:	2305      	movs	r3, #5
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <HAL_SPI_MspInit+0x8c>)
 8001a42:	f001 f9a3 	bl	8002d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	@ 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40013000 	.word	0x40013000
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40020000 	.word	0x40020000

08001a5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08e      	sub	sp, #56	@ 0x38
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	4b33      	ldr	r3, [pc, #204]	@ (8001b40 <HAL_InitTick+0xe4>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a74:	4a32      	ldr	r2, [pc, #200]	@ (8001b40 <HAL_InitTick+0xe4>)
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a7c:	4b30      	ldr	r3, [pc, #192]	@ (8001b40 <HAL_InitTick+0xe4>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a88:	f107 0210 	add.w	r2, r7, #16
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4611      	mov	r1, r2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f001 ff8e 	bl	80039b4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d103      	bne.n	8001aaa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001aa2:	f001 ff73 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8001aa6:	6378      	str	r0, [r7, #52]	@ 0x34
 8001aa8:	e004      	b.n	8001ab4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001aaa:	f001 ff6f 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ab6:	4a23      	ldr	r2, [pc, #140]	@ (8001b44 <HAL_InitTick+0xe8>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	0c9b      	lsrs	r3, r3, #18
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001ac2:	4b21      	ldr	r3, [pc, #132]	@ (8001b48 <HAL_InitTick+0xec>)
 8001ac4:	4a21      	ldr	r2, [pc, #132]	@ (8001b4c <HAL_InitTick+0xf0>)
 8001ac6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <HAL_InitTick+0xec>)
 8001aca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ace:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b48 <HAL_InitTick+0xec>)
 8001ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad4:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b48 <HAL_InitTick+0xec>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <HAL_InitTick+0xec>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae2:	4b19      	ldr	r3, [pc, #100]	@ (8001b48 <HAL_InitTick+0xec>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001ae8:	4817      	ldr	r0, [pc, #92]	@ (8001b48 <HAL_InitTick+0xec>)
 8001aea:	f002 fa3d 	bl	8003f68 <HAL_TIM_Base_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001af4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d11b      	bne.n	8001b34 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001afc:	4812      	ldr	r0, [pc, #72]	@ (8001b48 <HAL_InitTick+0xec>)
 8001afe:	f002 fa8d 	bl	800401c <HAL_TIM_Base_Start_IT>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001b08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d111      	bne.n	8001b34 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b10:	201e      	movs	r0, #30
 8001b12:	f000 fdbd 	bl	8002690 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b0f      	cmp	r3, #15
 8001b1a:	d808      	bhi.n	8001b2e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	6879      	ldr	r1, [r7, #4]
 8001b20:	201e      	movs	r0, #30
 8001b22:	f000 fd99 	bl	8002658 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b26:	4a0a      	ldr	r2, [pc, #40]	@ (8001b50 <HAL_InitTick+0xf4>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	e002      	b.n	8001b34 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001b34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3738      	adds	r7, #56	@ 0x38
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40023800 	.word	0x40023800
 8001b44:	431bde83 	.word	0x431bde83
 8001b48:	200001fc 	.word	0x200001fc
 8001b4c:	40000800 	.word	0x40000800
 8001b50:	20000024 	.word	0x20000024

08001b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b58:	bf00      	nop
 8001b5a:	e7fd      	b.n	8001b58 <NMI_Handler+0x4>

08001b5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <HardFault_Handler+0x4>

08001b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <MemManage_Handler+0x4>

08001b6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <BusFault_Handler+0x4>

08001b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <UsageFault_Handler+0x4>

08001b7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b90:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <TIM4_IRQHandler+0x10>)
 8001b92:	f002 faa5 	bl	80040e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200001fc 	.word	0x200001fc

08001ba0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ba4:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <DMA2_Stream0_IRQHandler+0x10>)
 8001ba6:	f000 fe87 	bl	80028b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200000e8 	.word	0x200000e8

08001bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <SystemInit+0x20>)
 8001bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bbe:	4a05      	ldr	r2, [pc, #20]	@ (8001bd4 <SystemInit+0x20>)
 8001bc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c10 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bdc:	f7ff ffea 	bl	8001bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be0:	480c      	ldr	r0, [pc, #48]	@ (8001c14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001be2:	490d      	ldr	r1, [pc, #52]	@ (8001c18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001be4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf8:	4c0a      	ldr	r4, [pc, #40]	@ (8001c24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c06:	f005 fa89 	bl	800711c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7ff f8a3 	bl	8000d54 <main>
  bx  lr    
 8001c0e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001c1c:	0800d948 	.word	0x0800d948
  ldr r2, =_sbss
 8001c20:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001c24:	20004d70 	.word	0x20004d70

08001c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c30:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <HAL_Init+0x40>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a0d      	ldr	r2, [pc, #52]	@ (8001c6c <HAL_Init+0x40>)
 8001c36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <HAL_Init+0x40>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <HAL_Init+0x40>)
 8001c42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c48:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a07      	ldr	r2, [pc, #28]	@ (8001c6c <HAL_Init+0x40>)
 8001c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c54:	2003      	movs	r0, #3
 8001c56:	f000 fcf4 	bl	8002642 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c5a:	200f      	movs	r0, #15
 8001c5c:	f7ff fefe 	bl	8001a5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c60:	f7ff fe10 	bl	8001884 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a04      	ldr	r2, [pc, #16]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000028 	.word	0x20000028
 8001c94:	20000244 	.word	0x20000244

08001c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <HAL_GetTick+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000244 	.word	0x20000244

08001cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff ffee 	bl	8001c98 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc8:	d005      	beq.n	8001cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cca:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <HAL_Delay+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ffde 	bl	8001c98 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d8f7      	bhi.n	8001cd8 <HAL_Delay+0x28>
  {
  }
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000028 	.word	0x20000028

08001cf8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e033      	b.n	8001d76 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff fde0 	bl	80018dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d118      	bne.n	8001d68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d3e:	f023 0302 	bic.w	r3, r3, #2
 8001d42:	f043 0202 	orr.w	r2, r3, #2
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 fa4e 	bl	80021ec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	f023 0303 	bic.w	r3, r3, #3
 8001d5e:	f043 0201 	orr.w	r2, r3, #1
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d66:	e001      	b.n	8001d6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_Start_DMA+0x1e>
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e0ce      	b.n	8001f3c <HAL_ADC_Start_DMA+0x1bc>
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2201      	movs	r2, #1
 8001da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d018      	beq.n	8001de6 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dc4:	4b5f      	ldr	r3, [pc, #380]	@ (8001f44 <HAL_ADC_Start_DMA+0x1c4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a5f      	ldr	r2, [pc, #380]	@ (8001f48 <HAL_ADC_Start_DMA+0x1c8>)
 8001dca:	fba2 2303 	umull	r2, r3, r2, r3
 8001dce:	0c9a      	lsrs	r2, r3, #18
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001dd8:	e002      	b.n	8001de0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	3b01      	subs	r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f9      	bne.n	8001dda <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001df4:	d107      	bne.n	8001e06 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e04:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	f040 8086 	bne.w	8001f22 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e1e:	f023 0301 	bic.w	r3, r3, #1
 8001e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d007      	beq.n	8001e48 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e40:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e54:	d106      	bne.n	8001e64 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	f023 0206 	bic.w	r2, r3, #6
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e62:	e002      	b.n	8001e6a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e72:	4b36      	ldr	r3, [pc, #216]	@ (8001f4c <HAL_ADC_Start_DMA+0x1cc>)
 8001e74:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e7a:	4a35      	ldr	r2, [pc, #212]	@ (8001f50 <HAL_ADC_Start_DMA+0x1d0>)
 8001e7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e82:	4a34      	ldr	r2, [pc, #208]	@ (8001f54 <HAL_ADC_Start_DMA+0x1d4>)
 8001e84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e8a:	4a33      	ldr	r2, [pc, #204]	@ (8001f58 <HAL_ADC_Start_DMA+0x1d8>)
 8001e8c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e96:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001ea6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689a      	ldr	r2, [r3, #8]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001eb6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	334c      	adds	r3, #76	@ 0x4c
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f000 fc9e 	bl	8002808 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10f      	bne.n	8001ef8 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d129      	bne.n	8001f3a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	e020      	b.n	8001f3a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a17      	ldr	r2, [pc, #92]	@ (8001f5c <HAL_ADC_Start_DMA+0x1dc>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d11b      	bne.n	8001f3a <HAL_ADC_Start_DMA+0x1ba>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d114      	bne.n	8001f3a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	e00b      	b.n	8001f3a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f26:	f043 0210 	orr.w	r2, r3, #16
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	f043 0201 	orr.w	r2, r3, #1
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000020 	.word	0x20000020
 8001f48:	431bde83 	.word	0x431bde83
 8001f4c:	40012300 	.word	0x40012300
 8001f50:	080023e5 	.word	0x080023e5
 8001f54:	0800249f 	.word	0x0800249f
 8001f58:	080024bb 	.word	0x080024bb
 8001f5c:	40012000 	.word	0x40012000

08001f60 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001f68:	bf00      	nop
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1c>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e113      	b.n	80021cc <HAL_ADC_ConfigChannel+0x244>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b09      	cmp	r3, #9
 8001fb2:	d925      	bls.n	8002000 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68d9      	ldr	r1, [r3, #12]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	3b1e      	subs	r3, #30
 8001fca:	2207      	movs	r2, #7
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43da      	mvns	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	400a      	ands	r2, r1
 8001fd8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68d9      	ldr	r1, [r3, #12]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	4618      	mov	r0, r3
 8001fec:	4603      	mov	r3, r0
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4403      	add	r3, r0
 8001ff2:	3b1e      	subs	r3, #30
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	e022      	b.n	8002046 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6919      	ldr	r1, [r3, #16]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	b29b      	uxth	r3, r3
 800200c:	461a      	mov	r2, r3
 800200e:	4613      	mov	r3, r2
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	4413      	add	r3, r2
 8002014:	2207      	movs	r2, #7
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43da      	mvns	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	400a      	ands	r2, r1
 8002022:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6919      	ldr	r1, [r3, #16]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	b29b      	uxth	r3, r3
 8002034:	4618      	mov	r0, r3
 8002036:	4603      	mov	r3, r0
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	4403      	add	r3, r0
 800203c:	409a      	lsls	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	430a      	orrs	r2, r1
 8002044:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b06      	cmp	r3, #6
 800204c:	d824      	bhi.n	8002098 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	3b05      	subs	r3, #5
 8002060:	221f      	movs	r2, #31
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43da      	mvns	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	400a      	ands	r2, r1
 800206e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	b29b      	uxth	r3, r3
 800207c:	4618      	mov	r0, r3
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	4613      	mov	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	3b05      	subs	r3, #5
 800208a:	fa00 f203 	lsl.w	r2, r0, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	635a      	str	r2, [r3, #52]	@ 0x34
 8002096:	e04c      	b.n	8002132 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b0c      	cmp	r3, #12
 800209e:	d824      	bhi.n	80020ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	3b23      	subs	r3, #35	@ 0x23
 80020b2:	221f      	movs	r2, #31
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43da      	mvns	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	400a      	ands	r2, r1
 80020c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	4618      	mov	r0, r3
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	4613      	mov	r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	3b23      	subs	r3, #35	@ 0x23
 80020dc:	fa00 f203 	lsl.w	r2, r0, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80020e8:	e023      	b.n	8002132 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	4613      	mov	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	3b41      	subs	r3, #65	@ 0x41
 80020fc:	221f      	movs	r2, #31
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43da      	mvns	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	400a      	ands	r2, r1
 800210a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	b29b      	uxth	r3, r3
 8002118:	4618      	mov	r0, r3
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	3b41      	subs	r3, #65	@ 0x41
 8002126:	fa00 f203 	lsl.w	r2, r0, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002132:	4b29      	ldr	r3, [pc, #164]	@ (80021d8 <HAL_ADC_ConfigChannel+0x250>)
 8002134:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a28      	ldr	r2, [pc, #160]	@ (80021dc <HAL_ADC_ConfigChannel+0x254>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d10f      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1d8>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2b12      	cmp	r3, #18
 8002146:	d10b      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1d      	ldr	r2, [pc, #116]	@ (80021dc <HAL_ADC_ConfigChannel+0x254>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d12b      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x23a>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a1c      	ldr	r2, [pc, #112]	@ (80021e0 <HAL_ADC_ConfigChannel+0x258>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d003      	beq.n	800217c <HAL_ADC_ConfigChannel+0x1f4>
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b11      	cmp	r3, #17
 800217a:	d122      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_ADC_ConfigChannel+0x258>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d111      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800219e:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <HAL_ADC_ConfigChannel+0x25c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a11      	ldr	r2, [pc, #68]	@ (80021e8 <HAL_ADC_ConfigChannel+0x260>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	0c9a      	lsrs	r2, r3, #18
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021b4:	e002      	b.n	80021bc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	3b01      	subs	r3, #1
 80021ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f9      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3714      	adds	r7, #20
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	40012300 	.word	0x40012300
 80021dc:	40012000 	.word	0x40012000
 80021e0:	10000012 	.word	0x10000012
 80021e4:	20000020 	.word	0x20000020
 80021e8:	431bde83 	.word	0x431bde83

080021ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021f4:	4b79      	ldr	r3, [pc, #484]	@ (80023dc <ADC_Init+0x1f0>)
 80021f6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	431a      	orrs	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002220:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	021a      	lsls	r2, r3, #8
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	685a      	ldr	r2, [r3, #4]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002244:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6859      	ldr	r1, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689a      	ldr	r2, [r3, #8]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002266:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6899      	ldr	r1, [r3, #8]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	430a      	orrs	r2, r1
 8002278:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227e:	4a58      	ldr	r2, [pc, #352]	@ (80023e0 <ADC_Init+0x1f4>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d022      	beq.n	80022ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002292:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6899      	ldr	r1, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6899      	ldr	r1, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	e00f      	b.n	80022ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022e8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0202 	bic.w	r2, r2, #2
 80022f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6899      	ldr	r1, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	7e1b      	ldrb	r3, [r3, #24]
 8002304:	005a      	lsls	r2, r3, #1
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d01b      	beq.n	8002350 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002326:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002336:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6859      	ldr	r1, [r3, #4]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002342:	3b01      	subs	r3, #1
 8002344:	035a      	lsls	r2, r3, #13
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	e007      	b.n	8002360 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800235e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800236e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	3b01      	subs	r3, #1
 800237c:	051a      	lsls	r2, r3, #20
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002394:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6899      	ldr	r1, [r3, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023a2:	025a      	lsls	r2, r3, #9
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6899      	ldr	r1, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	029a      	lsls	r2, r3, #10
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	609a      	str	r2, [r3, #8]
}
 80023d0:	bf00      	nop
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	40012300 	.word	0x40012300
 80023e0:	0f000001 	.word	0x0f000001

080023e4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d13c      	bne.n	8002478 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d12b      	bne.n	8002470 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800241c:	2b00      	cmp	r3, #0
 800241e:	d127      	bne.n	8002470 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002426:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002438:	2b00      	cmp	r3, #0
 800243a:	d119      	bne.n	8002470 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	685a      	ldr	r2, [r3, #4]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0220 	bic.w	r2, r2, #32
 800244a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002450:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d105      	bne.n	8002470 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	f043 0201 	orr.w	r2, r3, #1
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f7fe fb3f 	bl	8000af4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002476:	e00e      	b.n	8002496 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	f003 0310 	and.w	r3, r3, #16
 8002480:	2b00      	cmp	r3, #0
 8002482:	d003      	beq.n	800248c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f7ff fd75 	bl	8001f74 <HAL_ADC_ErrorCallback>
}
 800248a:	e004      	b.n	8002496 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	4798      	blx	r3
}
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b084      	sub	sp, #16
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024aa:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f7ff fd57 	bl	8001f60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b084      	sub	sp, #16
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024c6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2240      	movs	r2, #64	@ 0x40
 80024cc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f043 0204 	orr.w	r2, r3, #4
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f7ff fd4a 	bl	8001f74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024e0:	bf00      	nop
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f8:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002504:	4013      	ands	r3, r2
 8002506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002510:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251a:	4a04      	ldr	r2, [pc, #16]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	60d3      	str	r3, [r2, #12]
}
 8002520:	bf00      	nop
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002534:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <__NVIC_GetPriorityGrouping+0x18>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	0a1b      	lsrs	r3, r3, #8
 800253a:	f003 0307 	and.w	r3, r3, #7
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	2b00      	cmp	r3, #0
 800255c:	db0b      	blt.n	8002576 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	f003 021f 	and.w	r2, r3, #31
 8002564:	4907      	ldr	r1, [pc, #28]	@ (8002584 <__NVIC_EnableIRQ+0x38>)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	2001      	movs	r0, #1
 800256e:	fa00 f202 	lsl.w	r2, r0, r2
 8002572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000e100 	.word	0xe000e100

08002588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	6039      	str	r1, [r7, #0]
 8002592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	db0a      	blt.n	80025b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	490c      	ldr	r1, [pc, #48]	@ (80025d4 <__NVIC_SetPriority+0x4c>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	0112      	lsls	r2, r2, #4
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	440b      	add	r3, r1
 80025ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b0:	e00a      	b.n	80025c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	4908      	ldr	r1, [pc, #32]	@ (80025d8 <__NVIC_SetPriority+0x50>)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	3b04      	subs	r3, #4
 80025c0:	0112      	lsls	r2, r2, #4
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	440b      	add	r3, r1
 80025c6:	761a      	strb	r2, [r3, #24]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000e100 	.word	0xe000e100
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	@ 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f1c3 0307 	rsb	r3, r3, #7
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	bf28      	it	cs
 80025fa:	2304      	movcs	r3, #4
 80025fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3304      	adds	r3, #4
 8002602:	2b06      	cmp	r3, #6
 8002604:	d902      	bls.n	800260c <NVIC_EncodePriority+0x30>
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3b03      	subs	r3, #3
 800260a:	e000      	b.n	800260e <NVIC_EncodePriority+0x32>
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	f04f 32ff 	mov.w	r2, #4294967295
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	401a      	ands	r2, r3
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002624:	f04f 31ff 	mov.w	r1, #4294967295
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	43d9      	mvns	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	4313      	orrs	r3, r2
         );
}
 8002636:	4618      	mov	r0, r3
 8002638:	3724      	adds	r7, #36	@ 0x24
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ff4c 	bl	80024e8 <__NVIC_SetPriorityGrouping>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800266a:	f7ff ff61 	bl	8002530 <__NVIC_GetPriorityGrouping>
 800266e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	68b9      	ldr	r1, [r7, #8]
 8002674:	6978      	ldr	r0, [r7, #20]
 8002676:	f7ff ffb1 	bl	80025dc <NVIC_EncodePriority>
 800267a:	4602      	mov	r2, r0
 800267c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002680:	4611      	mov	r1, r2
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ff80 	bl	8002588 <__NVIC_SetPriority>
}
 8002688:	bf00      	nop
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff ff54 	bl	800254c <__NVIC_EnableIRQ>
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026b8:	f7ff faee 	bl	8001c98 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e099      	b.n	80027fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e8:	e00f      	b.n	800270a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ea:	f7ff fad5 	bl	8001c98 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b05      	cmp	r3, #5
 80026f6:	d908      	bls.n	800270a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2220      	movs	r2, #32
 80026fc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2203      	movs	r2, #3
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e078      	b.n	80027fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1e8      	bne.n	80026ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4b38      	ldr	r3, [pc, #224]	@ (8002804 <HAL_DMA_Init+0x158>)
 8002724:	4013      	ands	r3, r2
 8002726:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002736:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002742:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800274e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	2b04      	cmp	r3, #4
 8002762:	d107      	bne.n	8002774 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	4313      	orrs	r3, r2
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4313      	orrs	r3, r2
 8002772:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f023 0307 	bic.w	r3, r3, #7
 800278a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	2b04      	cmp	r3, #4
 800279c:	d117      	bne.n	80027ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 fa6f 	bl	8002c94 <DMA_CheckFifoParam>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2240      	movs	r2, #64	@ 0x40
 80027c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ca:	2301      	movs	r3, #1
 80027cc:	e016      	b.n	80027fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fa26 	bl	8002c28 <DMA_CalcBaseAndBitshift>
 80027dc:	4603      	mov	r3, r0
 80027de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e4:	223f      	movs	r2, #63	@ 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	f010803f 	.word	0xf010803f

08002808 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_DMA_Start_IT+0x26>
 800282a:	2302      	movs	r3, #2
 800282c:	e040      	b.n	80028b0 <HAL_DMA_Start_IT+0xa8>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b01      	cmp	r3, #1
 8002840:	d12f      	bne.n	80028a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f000 f9b8 	bl	8002bcc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002860:	223f      	movs	r2, #63	@ 0x3f
 8002862:	409a      	lsls	r2, r3
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0216 	orr.w	r2, r2, #22
 8002876:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0208 	orr.w	r2, r2, #8
 800288e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e005      	b.n	80028ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028aa:	2302      	movs	r3, #2
 80028ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028c4:	4b8e      	ldr	r3, [pc, #568]	@ (8002b00 <HAL_DMA_IRQHandler+0x248>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a8e      	ldr	r2, [pc, #568]	@ (8002b04 <HAL_DMA_IRQHandler+0x24c>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	0a9b      	lsrs	r3, r3, #10
 80028d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e2:	2208      	movs	r2, #8
 80028e4:	409a      	lsls	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d01a      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d013      	beq.n	8002924 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0204 	bic.w	r2, r2, #4
 800290a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002910:	2208      	movs	r2, #8
 8002912:	409a      	lsls	r2, r3
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291c:	f043 0201 	orr.w	r2, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2201      	movs	r2, #1
 800292a:	409a      	lsls	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d012      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002946:	2201      	movs	r2, #1
 8002948:	409a      	lsls	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002952:	f043 0202 	orr.w	r2, r3, #2
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295e:	2204      	movs	r2, #4
 8002960:	409a      	lsls	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d012      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0302 	and.w	r3, r3, #2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297c:	2204      	movs	r2, #4
 800297e:	409a      	lsls	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002988:	f043 0204 	orr.w	r2, r3, #4
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	2210      	movs	r2, #16
 8002996:	409a      	lsls	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d043      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0308 	and.w	r3, r3, #8
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d03c      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b2:	2210      	movs	r2, #16
 80029b4:	409a      	lsls	r2, r3
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d018      	beq.n	80029fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d108      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d024      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e01f      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d01b      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
 80029f8:	e016      	b.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d107      	bne.n	8002a18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0208 	bic.w	r2, r2, #8
 8002a16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2c:	2220      	movs	r2, #32
 8002a2e:	409a      	lsls	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 808f 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8087 	beq.w	8002b58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4e:	2220      	movs	r2, #32
 8002a50:	409a      	lsls	r2, r3
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d136      	bne.n	8002ad0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0216 	bic.w	r2, r2, #22
 8002a70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	695a      	ldr	r2, [r3, #20]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d103      	bne.n	8002a92 <HAL_DMA_IRQHandler+0x1da>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d007      	beq.n	8002aa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0208 	bic.w	r2, r2, #8
 8002aa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa6:	223f      	movs	r2, #63	@ 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d07e      	beq.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
        }
        return;
 8002ace:	e079      	b.n	8002bc4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d01d      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10d      	bne.n	8002b08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d031      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	4798      	blx	r3
 8002afc:	e02c      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
 8002afe:	bf00      	nop
 8002b00:	20000020 	.word	0x20000020
 8002b04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d023      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	4798      	blx	r3
 8002b18:	e01e      	b.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0210 	bic.w	r2, r2, #16
 8002b36:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d032      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d022      	beq.n	8002bb2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2205      	movs	r2, #5
 8002b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0201 	bic.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	3301      	adds	r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d307      	bcc.n	8002ba0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f2      	bne.n	8002b84 <HAL_DMA_IRQHandler+0x2cc>
 8002b9e:	e000      	b.n	8002ba2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ba0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
 8002bc2:	e000      	b.n	8002bc6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bc4:	bf00      	nop
    }
  }
}
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
 8002bd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002be8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b40      	cmp	r3, #64	@ 0x40
 8002bf8:	d108      	bne.n	8002c0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c0a:	e007      	b.n	8002c1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68ba      	ldr	r2, [r7, #8]
 8002c12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	60da      	str	r2, [r3, #12]
}
 8002c1c:	bf00      	nop
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	3b10      	subs	r3, #16
 8002c38:	4a14      	ldr	r2, [pc, #80]	@ (8002c8c <DMA_CalcBaseAndBitshift+0x64>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	091b      	lsrs	r3, r3, #4
 8002c40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c42:	4a13      	ldr	r2, [pc, #76]	@ (8002c90 <DMA_CalcBaseAndBitshift+0x68>)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4413      	add	r3, r2
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d909      	bls.n	8002c6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c5e:	f023 0303 	bic.w	r3, r3, #3
 8002c62:	1d1a      	adds	r2, r3, #4
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c68:	e007      	b.n	8002c7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c72:	f023 0303 	bic.w	r3, r3, #3
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	aaaaaaab 	.word	0xaaaaaaab
 8002c90:	0800d930 	.word	0x0800d930

08002c94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d11f      	bne.n	8002cee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d856      	bhi.n	8002d62 <DMA_CheckFifoParam+0xce>
 8002cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cbc <DMA_CheckFifoParam+0x28>)
 8002cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cba:	bf00      	nop
 8002cbc:	08002ccd 	.word	0x08002ccd
 8002cc0:	08002cdf 	.word	0x08002cdf
 8002cc4:	08002ccd 	.word	0x08002ccd
 8002cc8:	08002d63 	.word	0x08002d63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d046      	beq.n	8002d66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cdc:	e043      	b.n	8002d66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ce6:	d140      	bne.n	8002d6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cec:	e03d      	b.n	8002d6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cf6:	d121      	bne.n	8002d3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	d837      	bhi.n	8002d6e <DMA_CheckFifoParam+0xda>
 8002cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8002d04 <DMA_CheckFifoParam+0x70>)
 8002d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d04:	08002d15 	.word	0x08002d15
 8002d08:	08002d1b 	.word	0x08002d1b
 8002d0c:	08002d15 	.word	0x08002d15
 8002d10:	08002d2d 	.word	0x08002d2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	73fb      	strb	r3, [r7, #15]
      break;
 8002d18:	e030      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d025      	beq.n	8002d72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d2a:	e022      	b.n	8002d72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d30:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d34:	d11f      	bne.n	8002d76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d3a:	e01c      	b.n	8002d76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d903      	bls.n	8002d4a <DMA_CheckFifoParam+0xb6>
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d003      	beq.n	8002d50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d48:	e018      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	73fb      	strb	r3, [r7, #15]
      break;
 8002d4e:	e015      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00e      	beq.n	8002d7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d60:	e00b      	b.n	8002d7a <DMA_CheckFifoParam+0xe6>
      break;
 8002d62:	bf00      	nop
 8002d64:	e00a      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;
 8002d66:	bf00      	nop
 8002d68:	e008      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e006      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;
 8002d6e:	bf00      	nop
 8002d70:	e004      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;
 8002d72:	bf00      	nop
 8002d74:	e002      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;   
 8002d76:	bf00      	nop
 8002d78:	e000      	b.n	8002d7c <DMA_CheckFifoParam+0xe8>
      break;
 8002d7a:	bf00      	nop
    }
  } 
  
  return status; 
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop

08002d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b089      	sub	sp, #36	@ 0x24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
 8002da6:	e159      	b.n	800305c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002da8:	2201      	movs	r2, #1
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4013      	ands	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	f040 8148 	bne.w	8003056 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d005      	beq.n	8002dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d130      	bne.n	8002e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2203      	movs	r2, #3
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4013      	ands	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e14:	2201      	movs	r2, #1
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	091b      	lsrs	r3, r3, #4
 8002e2a:	f003 0201 	and.w	r2, r3, #1
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	d017      	beq.n	8002e7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	2203      	movs	r2, #3
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d123      	bne.n	8002ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	08da      	lsrs	r2, r3, #3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	3208      	adds	r2, #8
 8002e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	220f      	movs	r2, #15
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	08da      	lsrs	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3208      	adds	r2, #8
 8002eca:	69b9      	ldr	r1, [r7, #24]
 8002ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	2203      	movs	r2, #3
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 0203 	and.w	r2, r3, #3
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	005b      	lsls	r3, r3, #1
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 80a2 	beq.w	8003056 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	4b57      	ldr	r3, [pc, #348]	@ (8003074 <HAL_GPIO_Init+0x2e8>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1a:	4a56      	ldr	r2, [pc, #344]	@ (8003074 <HAL_GPIO_Init+0x2e8>)
 8002f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f22:	4b54      	ldr	r3, [pc, #336]	@ (8003074 <HAL_GPIO_Init+0x2e8>)
 8002f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f2e:	4a52      	ldr	r2, [pc, #328]	@ (8003078 <HAL_GPIO_Init+0x2ec>)
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	089b      	lsrs	r3, r3, #2
 8002f34:	3302      	adds	r3, #2
 8002f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	f003 0303 	and.w	r3, r3, #3
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	220f      	movs	r2, #15
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a49      	ldr	r2, [pc, #292]	@ (800307c <HAL_GPIO_Init+0x2f0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d019      	beq.n	8002f8e <HAL_GPIO_Init+0x202>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a48      	ldr	r2, [pc, #288]	@ (8003080 <HAL_GPIO_Init+0x2f4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d013      	beq.n	8002f8a <HAL_GPIO_Init+0x1fe>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a47      	ldr	r2, [pc, #284]	@ (8003084 <HAL_GPIO_Init+0x2f8>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00d      	beq.n	8002f86 <HAL_GPIO_Init+0x1fa>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a46      	ldr	r2, [pc, #280]	@ (8003088 <HAL_GPIO_Init+0x2fc>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d007      	beq.n	8002f82 <HAL_GPIO_Init+0x1f6>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a45      	ldr	r2, [pc, #276]	@ (800308c <HAL_GPIO_Init+0x300>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d101      	bne.n	8002f7e <HAL_GPIO_Init+0x1f2>
 8002f7a:	2304      	movs	r3, #4
 8002f7c:	e008      	b.n	8002f90 <HAL_GPIO_Init+0x204>
 8002f7e:	2307      	movs	r3, #7
 8002f80:	e006      	b.n	8002f90 <HAL_GPIO_Init+0x204>
 8002f82:	2303      	movs	r3, #3
 8002f84:	e004      	b.n	8002f90 <HAL_GPIO_Init+0x204>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e002      	b.n	8002f90 <HAL_GPIO_Init+0x204>
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e000      	b.n	8002f90 <HAL_GPIO_Init+0x204>
 8002f8e:	2300      	movs	r3, #0
 8002f90:	69fa      	ldr	r2, [r7, #28]
 8002f92:	f002 0203 	and.w	r2, r2, #3
 8002f96:	0092      	lsls	r2, r2, #2
 8002f98:	4093      	lsls	r3, r2
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fa0:	4935      	ldr	r1, [pc, #212]	@ (8003078 <HAL_GPIO_Init+0x2ec>)
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	089b      	lsrs	r3, r3, #2
 8002fa6:	3302      	adds	r3, #2
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fae:	4b38      	ldr	r3, [pc, #224]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ffc:	4a24      	ldr	r2, [pc, #144]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003002:	4b23      	ldr	r3, [pc, #140]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	4313      	orrs	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003026:	4a1a      	ldr	r2, [pc, #104]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800302c:	4b18      	ldr	r3, [pc, #96]	@ (8003090 <HAL_GPIO_Init+0x304>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d003      	beq.n	8003050 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003050:	4a0f      	ldr	r2, [pc, #60]	@ (8003090 <HAL_GPIO_Init+0x304>)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3301      	adds	r3, #1
 800305a:	61fb      	str	r3, [r7, #28]
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	2b0f      	cmp	r3, #15
 8003060:	f67f aea2 	bls.w	8002da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003064:	bf00      	nop
 8003066:	bf00      	nop
 8003068:	3724      	adds	r7, #36	@ 0x24
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800
 8003078:	40013800 	.word	0x40013800
 800307c:	40020000 	.word	0x40020000
 8003080:	40020400 	.word	0x40020400
 8003084:	40020800 	.word	0x40020800
 8003088:	40020c00 	.word	0x40020c00
 800308c:	40021000 	.word	0x40021000
 8003090:	40013c00 	.word	0x40013c00

08003094 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	887b      	ldrh	r3, [r7, #2]
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d002      	beq.n	80030b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
 80030b0:	e001      	b.n	80030b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030b2:	2300      	movs	r3, #0
 80030b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	460b      	mov	r3, r1
 80030ce:	807b      	strh	r3, [r7, #2]
 80030d0:	4613      	mov	r3, r2
 80030d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030d4:	787b      	ldrb	r3, [r7, #1]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d003      	beq.n	80030e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030da:	887a      	ldrh	r2, [r7, #2]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030e0:	e003      	b.n	80030ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030e2:	887b      	ldrh	r3, [r7, #2]
 80030e4:	041a      	lsls	r2, r3, #16
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003108:	887a      	ldrh	r2, [r7, #2]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4013      	ands	r3, r2
 800310e:	041a      	lsls	r2, r3, #16
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	43d9      	mvns	r1, r3
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	400b      	ands	r3, r1
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	619a      	str	r2, [r3, #24]
}
 800311e:	bf00      	nop
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e267      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d075      	beq.n	8003236 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800314a:	4b88      	ldr	r3, [pc, #544]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b04      	cmp	r3, #4
 8003154:	d00c      	beq.n	8003170 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003156:	4b85      	ldr	r3, [pc, #532]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800315e:	2b08      	cmp	r3, #8
 8003160:	d112      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003162:	4b82      	ldr	r3, [pc, #520]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800316e:	d10b      	bne.n	8003188 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003170:	4b7e      	ldr	r3, [pc, #504]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d05b      	beq.n	8003234 <HAL_RCC_OscConfig+0x108>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d157      	bne.n	8003234 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e242      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003190:	d106      	bne.n	80031a0 <HAL_RCC_OscConfig+0x74>
 8003192:	4b76      	ldr	r3, [pc, #472]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a75      	ldr	r2, [pc, #468]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	e01d      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031a8:	d10c      	bne.n	80031c4 <HAL_RCC_OscConfig+0x98>
 80031aa:	4b70      	ldr	r3, [pc, #448]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a6f      	ldr	r2, [pc, #444]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b6d      	ldr	r3, [pc, #436]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a6c      	ldr	r2, [pc, #432]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e00b      	b.n	80031dc <HAL_RCC_OscConfig+0xb0>
 80031c4:	4b69      	ldr	r3, [pc, #420]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a68      	ldr	r2, [pc, #416]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ce:	6013      	str	r3, [r2, #0]
 80031d0:	4b66      	ldr	r3, [pc, #408]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a65      	ldr	r2, [pc, #404]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80031d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d013      	beq.n	800320c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fe fd58 	bl	8001c98 <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ec:	f7fe fd54 	bl	8001c98 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b64      	cmp	r3, #100	@ 0x64
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e207      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b5b      	ldr	r3, [pc, #364]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0xc0>
 800320a:	e014      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320c:	f7fe fd44 	bl	8001c98 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003214:	f7fe fd40 	bl	8001c98 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b64      	cmp	r3, #100	@ 0x64
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1f3      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003226:	4b51      	ldr	r3, [pc, #324]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0xe8>
 8003232:	e000      	b.n	8003236 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d063      	beq.n	800330a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003242:	4b4a      	ldr	r3, [pc, #296]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00b      	beq.n	8003266 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800324e:	4b47      	ldr	r3, [pc, #284]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003256:	2b08      	cmp	r3, #8
 8003258:	d11c      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800325a:	4b44      	ldr	r3, [pc, #272]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003266:	4b41      	ldr	r3, [pc, #260]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d001      	beq.n	800327e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e1c7      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327e:	4b3b      	ldr	r3, [pc, #236]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691b      	ldr	r3, [r3, #16]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4937      	ldr	r1, [pc, #220]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 800328e:	4313      	orrs	r3, r2
 8003290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003292:	e03a      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800329c:	4b34      	ldr	r3, [pc, #208]	@ (8003370 <HAL_RCC_OscConfig+0x244>)
 800329e:	2201      	movs	r2, #1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7fe fcf9 	bl	8001c98 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032aa:	f7fe fcf5 	bl	8001c98 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e1a8      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032bc:	4b2b      	ldr	r3, [pc, #172]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c8:	4b28      	ldr	r3, [pc, #160]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4925      	ldr	r1, [pc, #148]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	600b      	str	r3, [r1, #0]
 80032dc:	e015      	b.n	800330a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032de:	4b24      	ldr	r3, [pc, #144]	@ (8003370 <HAL_RCC_OscConfig+0x244>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e4:	f7fe fcd8 	bl	8001c98 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ec:	f7fe fcd4 	bl	8001c98 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e187      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fe:	4b1b      	ldr	r3, [pc, #108]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1f0      	bne.n	80032ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0308 	and.w	r3, r3, #8
 8003312:	2b00      	cmp	r3, #0
 8003314:	d036      	beq.n	8003384 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d016      	beq.n	800334c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800331e:	4b15      	ldr	r3, [pc, #84]	@ (8003374 <HAL_RCC_OscConfig+0x248>)
 8003320:	2201      	movs	r2, #1
 8003322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003324:	f7fe fcb8 	bl	8001c98 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800332c:	f7fe fcb4 	bl	8001c98 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e167      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333e:	4b0b      	ldr	r3, [pc, #44]	@ (800336c <HAL_RCC_OscConfig+0x240>)
 8003340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCC_OscConfig+0x200>
 800334a:	e01b      	b.n	8003384 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800334c:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <HAL_RCC_OscConfig+0x248>)
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003352:	f7fe fca1 	bl	8001c98 <HAL_GetTick>
 8003356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003358:	e00e      	b.n	8003378 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800335a:	f7fe fc9d 	bl	8001c98 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2b02      	cmp	r3, #2
 8003366:	d907      	bls.n	8003378 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e150      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
 800336c:	40023800 	.word	0x40023800
 8003370:	42470000 	.word	0x42470000
 8003374:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003378:	4b88      	ldr	r3, [pc, #544]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800337a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1ea      	bne.n	800335a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 8097 	beq.w	80034c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003396:	4b81      	ldr	r3, [pc, #516]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10f      	bne.n	80033c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	4b7d      	ldr	r3, [pc, #500]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033aa:	4a7c      	ldr	r2, [pc, #496]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80033ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033b2:	4b7a      	ldr	r3, [pc, #488]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c2:	4b77      	ldr	r3, [pc, #476]	@ (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d118      	bne.n	8003400 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ce:	4b74      	ldr	r3, [pc, #464]	@ (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a73      	ldr	r2, [pc, #460]	@ (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033da:	f7fe fc5d 	bl	8001c98 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e2:	f7fe fc59 	bl	8001c98 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e10c      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f4:	4b6a      	ldr	r3, [pc, #424]	@ (80035a0 <HAL_RCC_OscConfig+0x474>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0f0      	beq.n	80033e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d106      	bne.n	8003416 <HAL_RCC_OscConfig+0x2ea>
 8003408:	4b64      	ldr	r3, [pc, #400]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340c:	4a63      	ldr	r2, [pc, #396]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6713      	str	r3, [r2, #112]	@ 0x70
 8003414:	e01c      	b.n	8003450 <HAL_RCC_OscConfig+0x324>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	2b05      	cmp	r3, #5
 800341c:	d10c      	bne.n	8003438 <HAL_RCC_OscConfig+0x30c>
 800341e:	4b5f      	ldr	r3, [pc, #380]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003422:	4a5e      	ldr	r2, [pc, #376]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003424:	f043 0304 	orr.w	r3, r3, #4
 8003428:	6713      	str	r3, [r2, #112]	@ 0x70
 800342a:	4b5c      	ldr	r3, [pc, #368]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342e:	4a5b      	ldr	r2, [pc, #364]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	6713      	str	r3, [r2, #112]	@ 0x70
 8003436:	e00b      	b.n	8003450 <HAL_RCC_OscConfig+0x324>
 8003438:	4b58      	ldr	r3, [pc, #352]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343c:	4a57      	ldr	r2, [pc, #348]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	6713      	str	r3, [r2, #112]	@ 0x70
 8003444:	4b55      	ldr	r3, [pc, #340]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003448:	4a54      	ldr	r2, [pc, #336]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 800344a:	f023 0304 	bic.w	r3, r3, #4
 800344e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d015      	beq.n	8003484 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003458:	f7fe fc1e 	bl	8001c98 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345e:	e00a      	b.n	8003476 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003460:	f7fe fc1a 	bl	8001c98 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800346e:	4293      	cmp	r3, r2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e0cb      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003476:	4b49      	ldr	r3, [pc, #292]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0ee      	beq.n	8003460 <HAL_RCC_OscConfig+0x334>
 8003482:	e014      	b.n	80034ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003484:	f7fe fc08 	bl	8001c98 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800348a:	e00a      	b.n	80034a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800348c:	f7fe fc04 	bl	8001c98 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349a:	4293      	cmp	r3, r2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e0b5      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a2:	4b3e      	ldr	r3, [pc, #248]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1ee      	bne.n	800348c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ae:	7dfb      	ldrb	r3, [r7, #23]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d105      	bne.n	80034c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b4:	4b39      	ldr	r3, [pc, #228]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	4a38      	ldr	r2, [pc, #224]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80034ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80a1 	beq.w	800360c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034ca:	4b34      	ldr	r3, [pc, #208]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 030c 	and.w	r3, r3, #12
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	d05c      	beq.n	8003590 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d141      	bne.n	8003562 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034de:	4b31      	ldr	r3, [pc, #196]	@ (80035a4 <HAL_RCC_OscConfig+0x478>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e4:	f7fe fbd8 	bl	8001c98 <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034ec:	f7fe fbd4 	bl	8001c98 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e087      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034fe:	4b27      	ldr	r3, [pc, #156]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f0      	bne.n	80034ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003518:	019b      	lsls	r3, r3, #6
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003520:	085b      	lsrs	r3, r3, #1
 8003522:	3b01      	subs	r3, #1
 8003524:	041b      	lsls	r3, r3, #16
 8003526:	431a      	orrs	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	491b      	ldr	r1, [pc, #108]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003530:	4313      	orrs	r3, r2
 8003532:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003534:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <HAL_RCC_OscConfig+0x478>)
 8003536:	2201      	movs	r2, #1
 8003538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353a:	f7fe fbad 	bl	8001c98 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003542:	f7fe fba9 	bl	8001c98 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e05c      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003554:	4b11      	ldr	r3, [pc, #68]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0f0      	beq.n	8003542 <HAL_RCC_OscConfig+0x416>
 8003560:	e054      	b.n	800360c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003562:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <HAL_RCC_OscConfig+0x478>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fe fb96 	bl	8001c98 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003570:	f7fe fb92 	bl	8001c98 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e045      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <HAL_RCC_OscConfig+0x470>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x444>
 800358e:	e03d      	b.n	800360c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d107      	bne.n	80035a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e038      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
 800359c:	40023800 	.word	0x40023800
 80035a0:	40007000 	.word	0x40007000
 80035a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003618 <HAL_RCC_OscConfig+0x4ec>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d028      	beq.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d121      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d11a      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035d8:	4013      	ands	r3, r2
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d111      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ee:	085b      	lsrs	r3, r3, #1
 80035f0:	3b01      	subs	r3, #1
 80035f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d107      	bne.n	8003608 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003602:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0cc      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003630:	4b68      	ldr	r3, [pc, #416]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d90c      	bls.n	8003658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363e:	4b65      	ldr	r3, [pc, #404]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003646:	4b63      	ldr	r3, [pc, #396]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d001      	beq.n	8003658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e0b8      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d020      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003670:	4b59      	ldr	r3, [pc, #356]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	4a58      	ldr	r2, [pc, #352]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800367a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003688:	4b53      	ldr	r3, [pc, #332]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	4a52      	ldr	r2, [pc, #328]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003694:	4b50      	ldr	r3, [pc, #320]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	494d      	ldr	r1, [pc, #308]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d044      	beq.n	800373c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ba:	4b47      	ldr	r3, [pc, #284]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d119      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e07f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d003      	beq.n	80036da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d107      	bne.n	80036ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036da:	4b3f      	ldr	r3, [pc, #252]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e06f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ea:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e067      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fa:	4b37      	ldr	r3, [pc, #220]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f023 0203 	bic.w	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4934      	ldr	r1, [pc, #208]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800370c:	f7fe fac4 	bl	8001c98 <HAL_GetTick>
 8003710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003712:	e00a      	b.n	800372a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003714:	f7fe fac0 	bl	8001c98 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d901      	bls.n	800372a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e04f      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372a:	4b2b      	ldr	r3, [pc, #172]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 020c 	and.w	r2, r3, #12
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	429a      	cmp	r2, r3
 800373a:	d1eb      	bne.n	8003714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800373c:	4b25      	ldr	r3, [pc, #148]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d20c      	bcs.n	8003764 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374a:	4b22      	ldr	r3, [pc, #136]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	b2d2      	uxtb	r2, r2
 8003750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003752:	4b20      	ldr	r3, [pc, #128]	@ (80037d4 <HAL_RCC_ClockConfig+0x1b8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	429a      	cmp	r2, r3
 800375e:	d001      	beq.n	8003764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e032      	b.n	80037ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003770:	4b19      	ldr	r3, [pc, #100]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4916      	ldr	r1, [pc, #88]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d009      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800378e:	4b12      	ldr	r3, [pc, #72]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	490e      	ldr	r1, [pc, #56]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037a2:	f000 f821 	bl	80037e8 <HAL_RCC_GetSysClockFreq>
 80037a6:	4602      	mov	r2, r0
 80037a8:	4b0b      	ldr	r3, [pc, #44]	@ (80037d8 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	091b      	lsrs	r3, r3, #4
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	490a      	ldr	r1, [pc, #40]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	5ccb      	ldrb	r3, [r1, r3]
 80037b6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ba:	4a09      	ldr	r2, [pc, #36]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037be:	4b09      	ldr	r3, [pc, #36]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fe f94a 	bl	8001a5c <HAL_InitTick>

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40023c00 	.word	0x40023c00
 80037d8:	40023800 	.word	0x40023800
 80037dc:	0800d918 	.word	0x0800d918
 80037e0:	20000020 	.word	0x20000020
 80037e4:	20000024 	.word	0x20000024

080037e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037ec:	b090      	sub	sp, #64	@ 0x40
 80037ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80037f4:	2300      	movs	r3, #0
 80037f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037f8:	2300      	movs	r3, #0
 80037fa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003800:	4b59      	ldr	r3, [pc, #356]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 030c 	and.w	r3, r3, #12
 8003808:	2b08      	cmp	r3, #8
 800380a:	d00d      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x40>
 800380c:	2b08      	cmp	r3, #8
 800380e:	f200 80a1 	bhi.w	8003954 <HAL_RCC_GetSysClockFreq+0x16c>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <HAL_RCC_GetSysClockFreq+0x34>
 8003816:	2b04      	cmp	r3, #4
 8003818:	d003      	beq.n	8003822 <HAL_RCC_GetSysClockFreq+0x3a>
 800381a:	e09b      	b.n	8003954 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800381c:	4b53      	ldr	r3, [pc, #332]	@ (800396c <HAL_RCC_GetSysClockFreq+0x184>)
 800381e:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003820:	e09b      	b.n	800395a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003822:	4b53      	ldr	r3, [pc, #332]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x188>)
 8003824:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003826:	e098      	b.n	800395a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003828:	4b4f      	ldr	r3, [pc, #316]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003830:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003832:	4b4d      	ldr	r3, [pc, #308]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d028      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800383e:	4b4a      	ldr	r3, [pc, #296]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	099b      	lsrs	r3, r3, #6
 8003844:	2200      	movs	r2, #0
 8003846:	623b      	str	r3, [r7, #32]
 8003848:	627a      	str	r2, [r7, #36]	@ 0x24
 800384a:	6a3b      	ldr	r3, [r7, #32]
 800384c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003850:	2100      	movs	r1, #0
 8003852:	4b47      	ldr	r3, [pc, #284]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x188>)
 8003854:	fb03 f201 	mul.w	r2, r3, r1
 8003858:	2300      	movs	r3, #0
 800385a:	fb00 f303 	mul.w	r3, r0, r3
 800385e:	4413      	add	r3, r2
 8003860:	4a43      	ldr	r2, [pc, #268]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x188>)
 8003862:	fba0 1202 	umull	r1, r2, r0, r2
 8003866:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003868:	460a      	mov	r2, r1
 800386a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800386c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800386e:	4413      	add	r3, r2
 8003870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003872:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003874:	2200      	movs	r2, #0
 8003876:	61bb      	str	r3, [r7, #24]
 8003878:	61fa      	str	r2, [r7, #28]
 800387a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800387e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003882:	f7fc fcad 	bl	80001e0 <__aeabi_uldivmod>
 8003886:	4602      	mov	r2, r0
 8003888:	460b      	mov	r3, r1
 800388a:	4613      	mov	r3, r2
 800388c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800388e:	e053      	b.n	8003938 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003890:	4b35      	ldr	r3, [pc, #212]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	099b      	lsrs	r3, r3, #6
 8003896:	2200      	movs	r2, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	617a      	str	r2, [r7, #20]
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038a2:	f04f 0b00 	mov.w	fp, #0
 80038a6:	4652      	mov	r2, sl
 80038a8:	465b      	mov	r3, fp
 80038aa:	f04f 0000 	mov.w	r0, #0
 80038ae:	f04f 0100 	mov.w	r1, #0
 80038b2:	0159      	lsls	r1, r3, #5
 80038b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038b8:	0150      	lsls	r0, r2, #5
 80038ba:	4602      	mov	r2, r0
 80038bc:	460b      	mov	r3, r1
 80038be:	ebb2 080a 	subs.w	r8, r2, sl
 80038c2:	eb63 090b 	sbc.w	r9, r3, fp
 80038c6:	f04f 0200 	mov.w	r2, #0
 80038ca:	f04f 0300 	mov.w	r3, #0
 80038ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038da:	ebb2 0408 	subs.w	r4, r2, r8
 80038de:	eb63 0509 	sbc.w	r5, r3, r9
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	00eb      	lsls	r3, r5, #3
 80038ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038f0:	00e2      	lsls	r2, r4, #3
 80038f2:	4614      	mov	r4, r2
 80038f4:	461d      	mov	r5, r3
 80038f6:	eb14 030a 	adds.w	r3, r4, sl
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	eb45 030b 	adc.w	r3, r5, fp
 8003900:	607b      	str	r3, [r7, #4]
 8003902:	f04f 0200 	mov.w	r2, #0
 8003906:	f04f 0300 	mov.w	r3, #0
 800390a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800390e:	4629      	mov	r1, r5
 8003910:	028b      	lsls	r3, r1, #10
 8003912:	4621      	mov	r1, r4
 8003914:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003918:	4621      	mov	r1, r4
 800391a:	028a      	lsls	r2, r1, #10
 800391c:	4610      	mov	r0, r2
 800391e:	4619      	mov	r1, r3
 8003920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003922:	2200      	movs	r2, #0
 8003924:	60bb      	str	r3, [r7, #8]
 8003926:	60fa      	str	r2, [r7, #12]
 8003928:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800392c:	f7fc fc58 	bl	80001e0 <__aeabi_uldivmod>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4613      	mov	r3, r2
 8003936:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003938:	4b0b      	ldr	r3, [pc, #44]	@ (8003968 <HAL_RCC_GetSysClockFreq+0x180>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	0c1b      	lsrs	r3, r3, #16
 800393e:	f003 0303 	and.w	r3, r3, #3
 8003942:	3301      	adds	r3, #1
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003948:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800394a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800394c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003950:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003952:	e002      	b.n	800395a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003954:	4b05      	ldr	r3, [pc, #20]	@ (800396c <HAL_RCC_GetSysClockFreq+0x184>)
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003958:	bf00      	nop
    }
  }
  return sysclockfreq;
 800395a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800395c:	4618      	mov	r0, r3
 800395e:	3740      	adds	r7, #64	@ 0x40
 8003960:	46bd      	mov	sp, r7
 8003962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800
 800396c:	00f42400 	.word	0x00f42400
 8003970:	017d7840 	.word	0x017d7840

08003974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003978:	4b03      	ldr	r3, [pc, #12]	@ (8003988 <HAL_RCC_GetHCLKFreq+0x14>)
 800397a:	681b      	ldr	r3, [r3, #0]
}
 800397c:	4618      	mov	r0, r3
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	20000020 	.word	0x20000020

0800398c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003990:	f7ff fff0 	bl	8003974 <HAL_RCC_GetHCLKFreq>
 8003994:	4602      	mov	r2, r0
 8003996:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	0a9b      	lsrs	r3, r3, #10
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	4903      	ldr	r1, [pc, #12]	@ (80039b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a2:	5ccb      	ldrb	r3, [r1, r3]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40023800 	.word	0x40023800
 80039b0:	0800d928 	.word	0x0800d928

080039b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	220f      	movs	r2, #15
 80039c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80039c4:	4b12      	ldr	r3, [pc, #72]	@ (8003a10 <HAL_RCC_GetClockConfig+0x5c>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 0203 	and.w	r2, r3, #3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80039d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a10 <HAL_RCC_GetClockConfig+0x5c>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80039dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a10 <HAL_RCC_GetClockConfig+0x5c>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80039e8:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_GetClockConfig+0x5c>)
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	08db      	lsrs	r3, r3, #3
 80039ee:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039f6:	4b07      	ldr	r3, [pc, #28]	@ (8003a14 <HAL_RCC_GetClockConfig+0x60>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0207 	and.w	r2, r3, #7
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	601a      	str	r2, [r3, #0]
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	40023800 	.word	0x40023800
 8003a14:	40023c00 	.word	0x40023c00

08003a18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e07b      	b.n	8003b22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d108      	bne.n	8003a44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3a:	d009      	beq.n	8003a50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	61da      	str	r2, [r3, #28]
 8003a42:	e005      	b.n	8003a50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d106      	bne.n	8003a70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fd ffae 	bl	80019cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2202      	movs	r2, #2
 8003a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	431a      	orrs	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad4:	ea42 0103 	orr.w	r1, r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	0c1b      	lsrs	r3, r3, #16
 8003aee:	f003 0104 	and.w	r1, r3, #4
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af6:	f003 0210 	and.w	r2, r3, #16
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	430a      	orrs	r2, r1
 8003b00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	69da      	ldr	r2, [r3, #28]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b088      	sub	sp, #32
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	60f8      	str	r0, [r7, #12]
 8003b32:	60b9      	str	r1, [r7, #8]
 8003b34:	603b      	str	r3, [r7, #0]
 8003b36:	4613      	mov	r3, r2
 8003b38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d101      	bne.n	8003b4c <HAL_SPI_Transmit+0x22>
 8003b48:	2302      	movs	r3, #2
 8003b4a:	e12d      	b.n	8003da8 <HAL_SPI_Transmit+0x27e>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b54:	f7fe f8a0 	bl	8001c98 <HAL_GetTick>
 8003b58:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b5a:	88fb      	ldrh	r3, [r7, #6]
 8003b5c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d002      	beq.n	8003b70 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b6e:	e116      	b.n	8003d9e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_SPI_Transmit+0x52>
 8003b76:	88fb      	ldrh	r3, [r7, #6]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d102      	bne.n	8003b82 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b80:	e10d      	b.n	8003d9e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2203      	movs	r2, #3
 8003b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	88fa      	ldrh	r2, [r7, #6]
 8003b9a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bc8:	d10f      	bne.n	8003bea <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003be8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf4:	2b40      	cmp	r3, #64	@ 0x40
 8003bf6:	d007      	beq.n	8003c08 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c10:	d14f      	bne.n	8003cb2 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d002      	beq.n	8003c20 <HAL_SPI_Transmit+0xf6>
 8003c1a:	8afb      	ldrh	r3, [r7, #22]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d142      	bne.n	8003ca6 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c24:	881a      	ldrh	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c30:	1c9a      	adds	r2, r3, #2
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c44:	e02f      	b.n	8003ca6 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d112      	bne.n	8003c7a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c58:	881a      	ldrh	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	1c9a      	adds	r2, r3, #2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c78:	e015      	b.n	8003ca6 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c7a:	f7fe f80d 	bl	8001c98 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d803      	bhi.n	8003c92 <HAL_SPI_Transmit+0x168>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c90:	d102      	bne.n	8003c98 <HAL_SPI_Transmit+0x16e>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d106      	bne.n	8003ca6 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003ca4:	e07b      	b.n	8003d9e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1ca      	bne.n	8003c46 <HAL_SPI_Transmit+0x11c>
 8003cb0:	e050      	b.n	8003d54 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d002      	beq.n	8003cc0 <HAL_SPI_Transmit+0x196>
 8003cba:	8afb      	ldrh	r3, [r7, #22]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d144      	bne.n	8003d4a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	330c      	adds	r3, #12
 8003cca:	7812      	ldrb	r2, [r2, #0]
 8003ccc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ce6:	e030      	b.n	8003d4a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d113      	bne.n	8003d1e <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	330c      	adds	r3, #12
 8003d00:	7812      	ldrb	r2, [r2, #0]
 8003d02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d1c:	e015      	b.n	8003d4a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d1e:	f7fd ffbb 	bl	8001c98 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d803      	bhi.n	8003d36 <HAL_SPI_Transmit+0x20c>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d102      	bne.n	8003d3c <HAL_SPI_Transmit+0x212>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d106      	bne.n	8003d4a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003d48:	e029      	b.n	8003d9e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1c9      	bne.n	8003ce8 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	6839      	ldr	r1, [r7, #0]
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 f8b1 	bl	8003ec0 <SPI_EndRxTxTransaction>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10a      	bne.n	8003d88 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d72:	2300      	movs	r3, #0
 8003d74:	613b      	str	r3, [r7, #16]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d002      	beq.n	8003d96 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	77fb      	strb	r3, [r7, #31]
 8003d94:	e003      	b.n	8003d9e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003da6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3720      	adds	r7, #32
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b088      	sub	sp, #32
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	603b      	str	r3, [r7, #0]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003dc0:	f7fd ff6a 	bl	8001c98 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc8:	1a9b      	subs	r3, r3, r2
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	4413      	add	r3, r2
 8003dce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dd0:	f7fd ff62 	bl	8001c98 <HAL_GetTick>
 8003dd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003dd6:	4b39      	ldr	r3, [pc, #228]	@ (8003ebc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	015b      	lsls	r3, r3, #5
 8003ddc:	0d1b      	lsrs	r3, r3, #20
 8003dde:	69fa      	ldr	r2, [r7, #28]
 8003de0:	fb02 f303 	mul.w	r3, r2, r3
 8003de4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003de6:	e054      	b.n	8003e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dee:	d050      	beq.n	8003e92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003df0:	f7fd ff52 	bl	8001c98 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	69fa      	ldr	r2, [r7, #28]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d902      	bls.n	8003e06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d13d      	bne.n	8003e82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e1e:	d111      	bne.n	8003e44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e28:	d004      	beq.n	8003e34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e32:	d107      	bne.n	8003e44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e4c:	d10f      	bne.n	8003e6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e5c:	601a      	str	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e017      	b.n	8003eb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	bf0c      	ite	eq
 8003ea2:	2301      	moveq	r3, #1
 8003ea4:	2300      	movne	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d19b      	bne.n	8003de8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3720      	adds	r7, #32
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000020 	.word	0x20000020

08003ec0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af02      	add	r7, sp, #8
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	9300      	str	r3, [sp, #0]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	2102      	movs	r1, #2
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f7ff ff6a 	bl	8003db0 <SPI_WaitFlagStateUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d007      	beq.n	8003ef2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee6:	f043 0220 	orr.w	r2, r3, #32
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e032      	b.n	8003f58 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8003f60 <SPI_EndRxTxTransaction+0xa0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8003f64 <SPI_EndRxTxTransaction+0xa4>)
 8003ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8003efc:	0d5b      	lsrs	r3, r3, #21
 8003efe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003f02:	fb02 f303 	mul.w	r3, r2, r3
 8003f06:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f10:	d112      	bne.n	8003f38 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2180      	movs	r1, #128	@ 0x80
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7ff ff47 	bl	8003db0 <SPI_WaitFlagStateUntilTimeout>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d016      	beq.n	8003f56 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2c:	f043 0220 	orr.w	r2, r3, #32
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e00f      	b.n	8003f58 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	3b01      	subs	r3, #1
 8003f42:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4e:	2b80      	cmp	r3, #128	@ 0x80
 8003f50:	d0f2      	beq.n	8003f38 <SPI_EndRxTxTransaction+0x78>
 8003f52:	e000      	b.n	8003f56 <SPI_EndRxTxTransaction+0x96>
        break;
 8003f54:	bf00      	nop
  }

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	20000020 	.word	0x20000020
 8003f64:	165e9f81 	.word	0x165e9f81

08003f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e041      	b.n	8003ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d106      	bne.n	8003f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f839 	bl	8004006 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	f000 f9b2 	bl	8004310 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
	...

0800401c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d001      	beq.n	8004034 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e044      	b.n	80040be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1e      	ldr	r2, [pc, #120]	@ (80040cc <HAL_TIM_Base_Start_IT+0xb0>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d018      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x6c>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800405e:	d013      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x6c>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a1a      	ldr	r2, [pc, #104]	@ (80040d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d00e      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x6c>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a19      	ldr	r2, [pc, #100]	@ (80040d4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d009      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x6c>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a17      	ldr	r2, [pc, #92]	@ (80040d8 <HAL_TIM_Base_Start_IT+0xbc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d004      	beq.n	8004088 <HAL_TIM_Base_Start_IT+0x6c>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a16      	ldr	r2, [pc, #88]	@ (80040dc <HAL_TIM_Base_Start_IT+0xc0>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d111      	bne.n	80040ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2b06      	cmp	r3, #6
 8004098:	d010      	beq.n	80040bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0201 	orr.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040aa:	e007      	b.n	80040bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3714      	adds	r7, #20
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40010000 	.word	0x40010000
 80040d0:	40000400 	.word	0x40000400
 80040d4:	40000800 	.word	0x40000800
 80040d8:	40000c00 	.word	0x40000c00
 80040dc:	40014000 	.word	0x40014000

080040e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d020      	beq.n	8004144 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d01b      	beq.n	8004144 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0202 	mvn.w	r2, #2
 8004114:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f8d2 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004130:	e005      	b.n	800413e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f8c4 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f8d5 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	2b00      	cmp	r3, #0
 800414c:	d020      	beq.n	8004190 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01b      	beq.n	8004190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f06f 0204 	mvn.w	r2, #4
 8004160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f8ac 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 800417c:	e005      	b.n	800418a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f89e 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f8af 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b00      	cmp	r3, #0
 8004198:	d020      	beq.n	80041dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01b      	beq.n	80041dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f06f 0208 	mvn.w	r2, #8
 80041ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2204      	movs	r2, #4
 80041b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	f003 0303 	and.w	r3, r3, #3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f886 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 80041c8:	e005      	b.n	80041d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f878 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 f889 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f003 0310 	and.w	r3, r3, #16
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d020      	beq.n	8004228 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f003 0310 	and.w	r3, r3, #16
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d01b      	beq.n	8004228 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f06f 0210 	mvn.w	r2, #16
 80041f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2208      	movs	r2, #8
 80041fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f860 	bl	80042d4 <HAL_TIM_IC_CaptureCallback>
 8004214:	e005      	b.n	8004222 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f852 	bl	80042c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 f863 	bl	80042e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00c      	beq.n	800424c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d007      	beq.n	800424c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f06f 0201 	mvn.w	r2, #1
 8004244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7fd f832 	bl	80012b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00c      	beq.n	8004270 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425c:	2b00      	cmp	r3, #0
 800425e:	d007      	beq.n	8004270 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f8e6 	bl	800443c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00c      	beq.n	8004294 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004280:	2b00      	cmp	r3, #0
 8004282:	d007      	beq.n	8004294 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800428c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f834 	bl	80042fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00c      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	f003 0320 	and.w	r3, r3, #32
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f06f 0220 	mvn.w	r2, #32
 80042b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f8b8 	bl	8004428 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042b8:	bf00      	nop
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042f0:	bf00      	nop
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr

080042fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a3a      	ldr	r2, [pc, #232]	@ (800440c <TIM_Base_SetConfig+0xfc>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d00f      	beq.n	8004348 <TIM_Base_SetConfig+0x38>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800432e:	d00b      	beq.n	8004348 <TIM_Base_SetConfig+0x38>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	4a37      	ldr	r2, [pc, #220]	@ (8004410 <TIM_Base_SetConfig+0x100>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d007      	beq.n	8004348 <TIM_Base_SetConfig+0x38>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	4a36      	ldr	r2, [pc, #216]	@ (8004414 <TIM_Base_SetConfig+0x104>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d003      	beq.n	8004348 <TIM_Base_SetConfig+0x38>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a35      	ldr	r2, [pc, #212]	@ (8004418 <TIM_Base_SetConfig+0x108>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d108      	bne.n	800435a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800434e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a2b      	ldr	r2, [pc, #172]	@ (800440c <TIM_Base_SetConfig+0xfc>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d01b      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004368:	d017      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a28      	ldr	r2, [pc, #160]	@ (8004410 <TIM_Base_SetConfig+0x100>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a27      	ldr	r2, [pc, #156]	@ (8004414 <TIM_Base_SetConfig+0x104>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d00f      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a26      	ldr	r2, [pc, #152]	@ (8004418 <TIM_Base_SetConfig+0x108>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d00b      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a25      	ldr	r2, [pc, #148]	@ (800441c <TIM_Base_SetConfig+0x10c>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d007      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a24      	ldr	r2, [pc, #144]	@ (8004420 <TIM_Base_SetConfig+0x110>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d003      	beq.n	800439a <TIM_Base_SetConfig+0x8a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a23      	ldr	r2, [pc, #140]	@ (8004424 <TIM_Base_SetConfig+0x114>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d108      	bne.n	80043ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689a      	ldr	r2, [r3, #8]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a0e      	ldr	r2, [pc, #56]	@ (800440c <TIM_Base_SetConfig+0xfc>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d103      	bne.n	80043e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	691a      	ldr	r2, [r3, #16]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d105      	bne.n	80043fe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f023 0201 	bic.w	r2, r3, #1
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	611a      	str	r2, [r3, #16]
  }
}
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	40010000 	.word	0x40010000
 8004410:	40000400 	.word	0x40000400
 8004414:	40000800 	.word	0x40000800
 8004418:	40000c00 	.word	0x40000c00
 800441c:	40014000 	.word	0x40014000
 8004420:	40014400 	.word	0x40014400
 8004424:	40014800 	.word	0x40014800

08004428 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <__NVIC_SetPriority>:
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	4603      	mov	r3, r0
 8004458:	6039      	str	r1, [r7, #0]
 800445a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800445c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004460:	2b00      	cmp	r3, #0
 8004462:	db0a      	blt.n	800447a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	b2da      	uxtb	r2, r3
 8004468:	490c      	ldr	r1, [pc, #48]	@ (800449c <__NVIC_SetPriority+0x4c>)
 800446a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800446e:	0112      	lsls	r2, r2, #4
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	440b      	add	r3, r1
 8004474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004478:	e00a      	b.n	8004490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	b2da      	uxtb	r2, r3
 800447e:	4908      	ldr	r1, [pc, #32]	@ (80044a0 <__NVIC_SetPriority+0x50>)
 8004480:	79fb      	ldrb	r3, [r7, #7]
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	3b04      	subs	r3, #4
 8004488:	0112      	lsls	r2, r2, #4
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	440b      	add	r3, r1
 800448e:	761a      	strb	r2, [r3, #24]
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	e000e100 	.word	0xe000e100
 80044a0:	e000ed00 	.word	0xe000ed00

080044a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80044a8:	4b05      	ldr	r3, [pc, #20]	@ (80044c0 <SysTick_Handler+0x1c>)
 80044aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80044ac:	f001 fd46 	bl	8005f3c <xTaskGetSchedulerState>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d001      	beq.n	80044ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80044b6:	f002 fb3f 	bl	8006b38 <xPortSysTickHandler>
  }
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	e000e010 	.word	0xe000e010

080044c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80044c8:	2100      	movs	r1, #0
 80044ca:	f06f 0004 	mvn.w	r0, #4
 80044ce:	f7ff ffbf 	bl	8004450 <__NVIC_SetPriority>
#endif
}
 80044d2:	bf00      	nop
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044de:	f3ef 8305 	mrs	r3, IPSR
 80044e2:	603b      	str	r3, [r7, #0]
  return(result);
 80044e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80044ea:	f06f 0305 	mvn.w	r3, #5
 80044ee:	607b      	str	r3, [r7, #4]
 80044f0:	e00c      	b.n	800450c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80044f2:	4b0a      	ldr	r3, [pc, #40]	@ (800451c <osKernelInitialize+0x44>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d105      	bne.n	8004506 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80044fa:	4b08      	ldr	r3, [pc, #32]	@ (800451c <osKernelInitialize+0x44>)
 80044fc:	2201      	movs	r2, #1
 80044fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004500:	2300      	movs	r3, #0
 8004502:	607b      	str	r3, [r7, #4]
 8004504:	e002      	b.n	800450c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004506:	f04f 33ff 	mov.w	r3, #4294967295
 800450a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800450c:	687b      	ldr	r3, [r7, #4]
}
 800450e:	4618      	mov	r0, r3
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	20000248 	.word	0x20000248

08004520 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004526:	f3ef 8305 	mrs	r3, IPSR
 800452a:	603b      	str	r3, [r7, #0]
  return(result);
 800452c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004532:	f06f 0305 	mvn.w	r3, #5
 8004536:	607b      	str	r3, [r7, #4]
 8004538:	e010      	b.n	800455c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800453a:	4b0b      	ldr	r3, [pc, #44]	@ (8004568 <osKernelStart+0x48>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d109      	bne.n	8004556 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004542:	f7ff ffbf 	bl	80044c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004546:	4b08      	ldr	r3, [pc, #32]	@ (8004568 <osKernelStart+0x48>)
 8004548:	2202      	movs	r2, #2
 800454a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800454c:	f001 f892 	bl	8005674 <vTaskStartScheduler>
      stat = osOK;
 8004550:	2300      	movs	r3, #0
 8004552:	607b      	str	r3, [r7, #4]
 8004554:	e002      	b.n	800455c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004556:	f04f 33ff 	mov.w	r3, #4294967295
 800455a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800455c:	687b      	ldr	r3, [r7, #4]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	20000248 	.word	0x20000248

0800456c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800456c:	b580      	push	{r7, lr}
 800456e:	b08e      	sub	sp, #56	@ 0x38
 8004570:	af04      	add	r7, sp, #16
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004578:	2300      	movs	r3, #0
 800457a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800457c:	f3ef 8305 	mrs	r3, IPSR
 8004580:	617b      	str	r3, [r7, #20]
  return(result);
 8004582:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004584:	2b00      	cmp	r3, #0
 8004586:	d17e      	bne.n	8004686 <osThreadNew+0x11a>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d07b      	beq.n	8004686 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800458e:	2380      	movs	r3, #128	@ 0x80
 8004590:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004592:	2318      	movs	r3, #24
 8004594:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004596:	2300      	movs	r3, #0
 8004598:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800459a:	f04f 33ff 	mov.w	r3, #4294967295
 800459e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d045      	beq.n	8004632 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d002      	beq.n	80045b4 <osThreadNew+0x48>
        name = attr->name;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d008      	beq.n	80045da <osThreadNew+0x6e>
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	2b38      	cmp	r3, #56	@ 0x38
 80045cc:	d805      	bhi.n	80045da <osThreadNew+0x6e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <osThreadNew+0x72>
        return (NULL);
 80045da:	2300      	movs	r3, #0
 80045dc:	e054      	b.n	8004688 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	089b      	lsrs	r3, r3, #2
 80045ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00e      	beq.n	8004614 <osThreadNew+0xa8>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80045fc:	d90a      	bls.n	8004614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004602:	2b00      	cmp	r3, #0
 8004604:	d006      	beq.n	8004614 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <osThreadNew+0xa8>
        mem = 1;
 800460e:	2301      	movs	r3, #1
 8004610:	61bb      	str	r3, [r7, #24]
 8004612:	e010      	b.n	8004636 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10c      	bne.n	8004636 <osThreadNew+0xca>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d108      	bne.n	8004636 <osThreadNew+0xca>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d104      	bne.n	8004636 <osThreadNew+0xca>
          mem = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	e001      	b.n	8004636 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004632:	2300      	movs	r3, #0
 8004634:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d110      	bne.n	800465e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004644:	9202      	str	r2, [sp, #8]
 8004646:	9301      	str	r3, [sp, #4]
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	6a3a      	ldr	r2, [r7, #32]
 8004650:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 fe1a 	bl	800528c <xTaskCreateStatic>
 8004658:	4603      	mov	r3, r0
 800465a:	613b      	str	r3, [r7, #16]
 800465c:	e013      	b.n	8004686 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d110      	bne.n	8004686 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	b29a      	uxth	r2, r3
 8004668:	f107 0310 	add.w	r3, r7, #16
 800466c:	9301      	str	r3, [sp, #4]
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 fe68 	bl	800534c <xTaskCreate>
 800467c:	4603      	mov	r3, r0
 800467e:	2b01      	cmp	r3, #1
 8004680:	d001      	beq.n	8004686 <osThreadNew+0x11a>
            hTask = NULL;
 8004682:	2300      	movs	r3, #0
 8004684:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004686:	693b      	ldr	r3, [r7, #16]
}
 8004688:	4618      	mov	r0, r3
 800468a:	3728      	adds	r7, #40	@ 0x28
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004698:	f3ef 8305 	mrs	r3, IPSR
 800469c:	60bb      	str	r3, [r7, #8]
  return(result);
 800469e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <osDelay+0x1c>
    stat = osErrorISR;
 80046a4:	f06f 0305 	mvn.w	r3, #5
 80046a8:	60fb      	str	r3, [r7, #12]
 80046aa:	e007      	b.n	80046bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80046ac:	2300      	movs	r3, #0
 80046ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 ffa6 	bl	8005608 <vTaskDelay>
    }
  }

  return (stat);
 80046bc:	68fb      	ldr	r3, [r7, #12]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4a07      	ldr	r2, [pc, #28]	@ (80046f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80046d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	4a06      	ldr	r2, [pc, #24]	@ (80046f8 <vApplicationGetIdleTaskMemory+0x30>)
 80046de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2280      	movs	r2, #128	@ 0x80
 80046e4:	601a      	str	r2, [r3, #0]
}
 80046e6:	bf00      	nop
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	2000024c 	.word	0x2000024c
 80046f8:	200002f4 	.word	0x200002f4

080046fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	4a07      	ldr	r2, [pc, #28]	@ (8004728 <vApplicationGetTimerTaskMemory+0x2c>)
 800470c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	4a06      	ldr	r2, [pc, #24]	@ (800472c <vApplicationGetTimerTaskMemory+0x30>)
 8004712:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800471a:	601a      	str	r2, [r3, #0]
}
 800471c:	bf00      	nop
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	200004f4 	.word	0x200004f4
 800472c:	2000059c 	.word	0x2000059c

08004730 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f103 0208 	add.w	r2, r3, #8
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f04f 32ff 	mov.w	r2, #4294967295
 8004748:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f103 0208 	add.w	r2, r3, #8
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f103 0208 	add.w	r2, r3, #8
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800478a:	b480      	push	{r7}
 800478c:	b085      	sub	sp, #20
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	1c5a      	adds	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	601a      	str	r2, [r3, #0]
}
 80047c6:	bf00      	nop
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e8:	d103      	bne.n	80047f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	60fb      	str	r3, [r7, #12]
 80047f0:	e00c      	b.n	800480c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	3308      	adds	r3, #8
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	e002      	b.n	8004800 <vListInsert+0x2e>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	429a      	cmp	r2, r3
 800480a:	d2f6      	bcs.n	80047fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	1c5a      	adds	r2, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	601a      	str	r2, [r3, #0]
}
 8004838:	bf00      	nop
 800483a:	3714      	adds	r7, #20
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004844:	b480      	push	{r7}
 8004846:	b085      	sub	sp, #20
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6892      	ldr	r2, [r2, #8]
 800485a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6852      	ldr	r2, [r2, #4]
 8004864:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	429a      	cmp	r2, r3
 800486e:	d103      	bne.n	8004878 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	1e5a      	subs	r2, r3, #1
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
}
 800488c:	4618      	mov	r0, r3
 800488e:	3714      	adds	r7, #20
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10b      	bne.n	80048c4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80048ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b0:	f383 8811 	msr	BASEPRI, r3
 80048b4:	f3bf 8f6f 	isb	sy
 80048b8:	f3bf 8f4f 	dsb	sy
 80048bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80048be:	bf00      	nop
 80048c0:	bf00      	nop
 80048c2:	e7fd      	b.n	80048c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048c4:	f002 f8a8 	bl	8006a18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d0:	68f9      	ldr	r1, [r7, #12]
 80048d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048d4:	fb01 f303 	mul.w	r3, r1, r3
 80048d8:	441a      	add	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f4:	3b01      	subs	r3, #1
 80048f6:	68f9      	ldr	r1, [r7, #12]
 80048f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048fa:	fb01 f303 	mul.w	r3, r1, r3
 80048fe:	441a      	add	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	22ff      	movs	r2, #255	@ 0xff
 8004908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	22ff      	movs	r2, #255	@ 0xff
 8004910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d114      	bne.n	8004944 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d01a      	beq.n	8004958 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	3310      	adds	r3, #16
 8004926:	4618      	mov	r0, r3
 8004928:	f001 f942 	bl	8005bb0 <xTaskRemoveFromEventList>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d012      	beq.n	8004958 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004932:	4b0d      	ldr	r3, [pc, #52]	@ (8004968 <xQueueGenericReset+0xd0>)
 8004934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004938:	601a      	str	r2, [r3, #0]
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	e009      	b.n	8004958 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	3310      	adds	r3, #16
 8004948:	4618      	mov	r0, r3
 800494a:	f7ff fef1 	bl	8004730 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	3324      	adds	r3, #36	@ 0x24
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff feec 	bl	8004730 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004958:	f002 f890 	bl	8006a7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800495c:	2301      	movs	r3, #1
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	e000ed04 	.word	0xe000ed04

0800496c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08e      	sub	sp, #56	@ 0x38
 8004970:	af02      	add	r7, sp, #8
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
 8004978:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10b      	bne.n	8004998 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004984:	f383 8811 	msr	BASEPRI, r3
 8004988:	f3bf 8f6f 	isb	sy
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004992:	bf00      	nop
 8004994:	bf00      	nop
 8004996:	e7fd      	b.n	8004994 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10b      	bne.n	80049b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	e7fd      	b.n	80049b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <xQueueGenericCreateStatic+0x56>
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <xQueueGenericCreateStatic+0x5a>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <xQueueGenericCreateStatic+0x5c>
 80049c6:	2300      	movs	r3, #0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10b      	bne.n	80049e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80049cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	623b      	str	r3, [r7, #32]
}
 80049de:	bf00      	nop
 80049e0:	bf00      	nop
 80049e2:	e7fd      	b.n	80049e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d102      	bne.n	80049f0 <xQueueGenericCreateStatic+0x84>
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <xQueueGenericCreateStatic+0x88>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <xQueueGenericCreateStatic+0x8a>
 80049f4:	2300      	movs	r3, #0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10b      	bne.n	8004a12 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80049fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	61fb      	str	r3, [r7, #28]
}
 8004a0c:	bf00      	nop
 8004a0e:	bf00      	nop
 8004a10:	e7fd      	b.n	8004a0e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a12:	2350      	movs	r3, #80	@ 0x50
 8004a14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	2b50      	cmp	r3, #80	@ 0x50
 8004a1a:	d00b      	beq.n	8004a34 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	61bb      	str	r3, [r7, #24]
}
 8004a2e:	bf00      	nop
 8004a30:	bf00      	nop
 8004a32:	e7fd      	b.n	8004a30 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004a34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00d      	beq.n	8004a5c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a48:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	4613      	mov	r3, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	68b9      	ldr	r1, [r7, #8]
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 f805 	bl	8004a66 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3730      	adds	r7, #48	@ 0x30
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b084      	sub	sp, #16
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	60f8      	str	r0, [r7, #12]
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	607a      	str	r2, [r7, #4]
 8004a72:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d103      	bne.n	8004a82 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	e002      	b.n	8004a88 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	687a      	ldr	r2, [r7, #4]
 8004a86:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a94:	2101      	movs	r1, #1
 8004a96:	69b8      	ldr	r0, [r7, #24]
 8004a98:	f7ff fefe 	bl	8004898 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	78fa      	ldrb	r2, [r7, #3]
 8004aa0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004aa4:	bf00      	nop
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b08e      	sub	sp, #56	@ 0x38
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004aba:	2300      	movs	r3, #0
 8004abc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10b      	bne.n	8004ae0 <xQueueGenericSend+0x34>
	__asm volatile
 8004ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004acc:	f383 8811 	msr	BASEPRI, r3
 8004ad0:	f3bf 8f6f 	isb	sy
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ada:	bf00      	nop
 8004adc:	bf00      	nop
 8004ade:	e7fd      	b.n	8004adc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d103      	bne.n	8004aee <xQueueGenericSend+0x42>
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <xQueueGenericSend+0x46>
 8004aee:	2301      	movs	r3, #1
 8004af0:	e000      	b.n	8004af4 <xQueueGenericSend+0x48>
 8004af2:	2300      	movs	r3, #0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10b      	bne.n	8004b10 <xQueueGenericSend+0x64>
	__asm volatile
 8004af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afc:	f383 8811 	msr	BASEPRI, r3
 8004b00:	f3bf 8f6f 	isb	sy
 8004b04:	f3bf 8f4f 	dsb	sy
 8004b08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b0a:	bf00      	nop
 8004b0c:	bf00      	nop
 8004b0e:	e7fd      	b.n	8004b0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d103      	bne.n	8004b1e <xQueueGenericSend+0x72>
 8004b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <xQueueGenericSend+0x76>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e000      	b.n	8004b24 <xQueueGenericSend+0x78>
 8004b22:	2300      	movs	r3, #0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10b      	bne.n	8004b40 <xQueueGenericSend+0x94>
	__asm volatile
 8004b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2c:	f383 8811 	msr	BASEPRI, r3
 8004b30:	f3bf 8f6f 	isb	sy
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	623b      	str	r3, [r7, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	bf00      	nop
 8004b3e:	e7fd      	b.n	8004b3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b40:	f001 f9fc 	bl	8005f3c <xTaskGetSchedulerState>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d102      	bne.n	8004b50 <xQueueGenericSend+0xa4>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <xQueueGenericSend+0xa8>
 8004b50:	2301      	movs	r3, #1
 8004b52:	e000      	b.n	8004b56 <xQueueGenericSend+0xaa>
 8004b54:	2300      	movs	r3, #0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10b      	bne.n	8004b72 <xQueueGenericSend+0xc6>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	61fb      	str	r3, [r7, #28]
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	e7fd      	b.n	8004b6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b72:	f001 ff51 	bl	8006a18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d302      	bcc.n	8004b88 <xQueueGenericSend+0xdc>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d129      	bne.n	8004bdc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b8e:	f000 fa0f 	bl	8004fb0 <prvCopyDataToQueue>
 8004b92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d010      	beq.n	8004bbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	3324      	adds	r3, #36	@ 0x24
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f001 f805 	bl	8005bb0 <xTaskRemoveFromEventList>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d013      	beq.n	8004bd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004bac:	4b3f      	ldr	r3, [pc, #252]	@ (8004cac <xQueueGenericSend+0x200>)
 8004bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	f3bf 8f4f 	dsb	sy
 8004bb8:	f3bf 8f6f 	isb	sy
 8004bbc:	e00a      	b.n	8004bd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004bc4:	4b39      	ldr	r3, [pc, #228]	@ (8004cac <xQueueGenericSend+0x200>)
 8004bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bca:	601a      	str	r2, [r3, #0]
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004bd4:	f001 ff52 	bl	8006a7c <vPortExitCritical>
				return pdPASS;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e063      	b.n	8004ca4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d103      	bne.n	8004bea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004be2:	f001 ff4b 	bl	8006a7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	e05c      	b.n	8004ca4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d106      	bne.n	8004bfe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bf0:	f107 0314 	add.w	r3, r7, #20
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f001 f83f 	bl	8005c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bfe:	f001 ff3d 	bl	8006a7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c02:	f000 fda7 	bl	8005754 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c06:	f001 ff07 	bl	8006a18 <vPortEnterCritical>
 8004c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c10:	b25b      	sxtb	r3, r3
 8004c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c16:	d103      	bne.n	8004c20 <xQueueGenericSend+0x174>
 8004c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c26:	b25b      	sxtb	r3, r3
 8004c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2c:	d103      	bne.n	8004c36 <xQueueGenericSend+0x18a>
 8004c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c36:	f001 ff21 	bl	8006a7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c3a:	1d3a      	adds	r2, r7, #4
 8004c3c:	f107 0314 	add.w	r3, r7, #20
 8004c40:	4611      	mov	r1, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f001 f82e 	bl	8005ca4 <xTaskCheckForTimeOut>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d124      	bne.n	8004c98 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004c4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c50:	f000 faa6 	bl	80051a0 <prvIsQueueFull>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d018      	beq.n	8004c8c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5c:	3310      	adds	r3, #16
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	4611      	mov	r1, r2
 8004c62:	4618      	mov	r0, r3
 8004c64:	f000 ff52 	bl	8005b0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c6a:	f000 fa31 	bl	80050d0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c6e:	f000 fd7f 	bl	8005770 <xTaskResumeAll>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f47f af7c 	bne.w	8004b72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8004cac <xQueueGenericSend+0x200>)
 8004c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	e772      	b.n	8004b72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c8e:	f000 fa1f 	bl	80050d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c92:	f000 fd6d 	bl	8005770 <xTaskResumeAll>
 8004c96:	e76c      	b.n	8004b72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c9a:	f000 fa19 	bl	80050d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c9e:	f000 fd67 	bl	8005770 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004ca2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3738      	adds	r7, #56	@ 0x38
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	e000ed04 	.word	0xe000ed04

08004cb0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b090      	sub	sp, #64	@ 0x40
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
 8004cbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10b      	bne.n	8004ce0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ccc:	f383 8811 	msr	BASEPRI, r3
 8004cd0:	f3bf 8f6f 	isb	sy
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cda:	bf00      	nop
 8004cdc:	bf00      	nop
 8004cde:	e7fd      	b.n	8004cdc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d103      	bne.n	8004cee <xQueueGenericSendFromISR+0x3e>
 8004ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <xQueueGenericSendFromISR+0x42>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e000      	b.n	8004cf4 <xQueueGenericSendFromISR+0x44>
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10b      	bne.n	8004d10 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cfc:	f383 8811 	msr	BASEPRI, r3
 8004d00:	f3bf 8f6f 	isb	sy
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d0a:	bf00      	nop
 8004d0c:	bf00      	nop
 8004d0e:	e7fd      	b.n	8004d0c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d103      	bne.n	8004d1e <xQueueGenericSendFromISR+0x6e>
 8004d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d101      	bne.n	8004d22 <xQueueGenericSendFromISR+0x72>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e000      	b.n	8004d24 <xQueueGenericSendFromISR+0x74>
 8004d22:	2300      	movs	r3, #0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10b      	bne.n	8004d40 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2c:	f383 8811 	msr	BASEPRI, r3
 8004d30:	f3bf 8f6f 	isb	sy
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	623b      	str	r3, [r7, #32]
}
 8004d3a:	bf00      	nop
 8004d3c:	bf00      	nop
 8004d3e:	e7fd      	b.n	8004d3c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d40:	f001 ff4a 	bl	8006bd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d44:	f3ef 8211 	mrs	r2, BASEPRI
 8004d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4c:	f383 8811 	msr	BASEPRI, r3
 8004d50:	f3bf 8f6f 	isb	sy
 8004d54:	f3bf 8f4f 	dsb	sy
 8004d58:	61fa      	str	r2, [r7, #28]
 8004d5a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004d5c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d5e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d302      	bcc.n	8004d72 <xQueueGenericSendFromISR+0xc2>
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d12f      	bne.n	8004dd2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	68b9      	ldr	r1, [r7, #8]
 8004d86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004d88:	f000 f912 	bl	8004fb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004d8c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d112      	bne.n	8004dbc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d016      	beq.n	8004dcc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da0:	3324      	adds	r3, #36	@ 0x24
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 ff04 	bl	8005bb0 <xTaskRemoveFromEventList>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00e      	beq.n	8004dcc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00b      	beq.n	8004dcc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	e007      	b.n	8004dcc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	b25a      	sxtb	r2, r3
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004dd0:	e001      	b.n	8004dd6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dd8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004de0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3740      	adds	r7, #64	@ 0x40
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b08c      	sub	sp, #48	@ 0x30
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10b      	bne.n	8004e1e <xQueueReceive+0x32>
	__asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	623b      	str	r3, [r7, #32]
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <xQueueReceive+0x40>
 8004e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <xQueueReceive+0x44>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <xQueueReceive+0x46>
 8004e30:	2300      	movs	r3, #0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10b      	bne.n	8004e4e <xQueueReceive+0x62>
	__asm volatile
 8004e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3a:	f383 8811 	msr	BASEPRI, r3
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f3bf 8f4f 	dsb	sy
 8004e46:	61fb      	str	r3, [r7, #28]
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	e7fd      	b.n	8004e4a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e4e:	f001 f875 	bl	8005f3c <xTaskGetSchedulerState>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d102      	bne.n	8004e5e <xQueueReceive+0x72>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <xQueueReceive+0x76>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e000      	b.n	8004e64 <xQueueReceive+0x78>
 8004e62:	2300      	movs	r3, #0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10b      	bne.n	8004e80 <xQueueReceive+0x94>
	__asm volatile
 8004e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6c:	f383 8811 	msr	BASEPRI, r3
 8004e70:	f3bf 8f6f 	isb	sy
 8004e74:	f3bf 8f4f 	dsb	sy
 8004e78:	61bb      	str	r3, [r7, #24]
}
 8004e7a:	bf00      	nop
 8004e7c:	bf00      	nop
 8004e7e:	e7fd      	b.n	8004e7c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e80:	f001 fdca 	bl	8006a18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01f      	beq.n	8004ed0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e90:	68b9      	ldr	r1, [r7, #8]
 8004e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004e94:	f000 f8f6 	bl	8005084 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	1e5a      	subs	r2, r3, #1
 8004e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e9e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00f      	beq.n	8004ec8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eaa:	3310      	adds	r3, #16
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fe7f 	bl	8005bb0 <xTaskRemoveFromEventList>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d007      	beq.n	8004ec8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004eb8:	4b3c      	ldr	r3, [pc, #240]	@ (8004fac <xQueueReceive+0x1c0>)
 8004eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ec8:	f001 fdd8 	bl	8006a7c <vPortExitCritical>
				return pdPASS;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e069      	b.n	8004fa4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d103      	bne.n	8004ede <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ed6:	f001 fdd1 	bl	8006a7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004eda:	2300      	movs	r3, #0
 8004edc:	e062      	b.n	8004fa4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ee4:	f107 0310 	add.w	r3, r7, #16
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 fec5 	bl	8005c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ef2:	f001 fdc3 	bl	8006a7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ef6:	f000 fc2d 	bl	8005754 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004efa:	f001 fd8d 	bl	8006a18 <vPortEnterCritical>
 8004efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f04:	b25b      	sxtb	r3, r3
 8004f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0a:	d103      	bne.n	8004f14 <xQueueReceive+0x128>
 8004f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f1a:	b25b      	sxtb	r3, r3
 8004f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f20:	d103      	bne.n	8004f2a <xQueueReceive+0x13e>
 8004f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f2a:	f001 fda7 	bl	8006a7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f2e:	1d3a      	adds	r2, r7, #4
 8004f30:	f107 0310 	add.w	r3, r7, #16
 8004f34:	4611      	mov	r1, r2
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 feb4 	bl	8005ca4 <xTaskCheckForTimeOut>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d123      	bne.n	8004f8a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f44:	f000 f916 	bl	8005174 <prvIsQueueEmpty>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d017      	beq.n	8004f7e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f50:	3324      	adds	r3, #36	@ 0x24
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	4611      	mov	r1, r2
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fdd8 	bl	8005b0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f5e:	f000 f8b7 	bl	80050d0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f62:	f000 fc05 	bl	8005770 <xTaskResumeAll>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d189      	bne.n	8004e80 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004fac <xQueueReceive+0x1c0>)
 8004f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	f3bf 8f4f 	dsb	sy
 8004f78:	f3bf 8f6f 	isb	sy
 8004f7c:	e780      	b.n	8004e80 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004f7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f80:	f000 f8a6 	bl	80050d0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f84:	f000 fbf4 	bl	8005770 <xTaskResumeAll>
 8004f88:	e77a      	b.n	8004e80 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004f8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f8c:	f000 f8a0 	bl	80050d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f90:	f000 fbee 	bl	8005770 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f96:	f000 f8ed 	bl	8005174 <prvIsQueueEmpty>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f43f af6f 	beq.w	8004e80 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004fa2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3730      	adds	r7, #48	@ 0x30
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	e000ed04 	.word	0xe000ed04

08004fb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10d      	bne.n	8004fea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d14d      	bne.n	8005072 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 ffcc 	bl	8005f78 <xTaskPriorityDisinherit>
 8004fe0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	609a      	str	r2, [r3, #8]
 8004fe8:	e043      	b.n	8005072 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d119      	bne.n	8005024 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6858      	ldr	r0, [r3, #4]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	f002 f8b4 	bl	8007168 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005008:	441a      	add	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	429a      	cmp	r2, r3
 8005018:	d32b      	bcc.n	8005072 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	605a      	str	r2, [r3, #4]
 8005022:	e026      	b.n	8005072 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	68d8      	ldr	r0, [r3, #12]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502c:	461a      	mov	r2, r3
 800502e:	68b9      	ldr	r1, [r7, #8]
 8005030:	f002 f89a 	bl	8007168 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	68da      	ldr	r2, [r3, #12]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503c:	425b      	negs	r3, r3
 800503e:	441a      	add	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	429a      	cmp	r2, r3
 800504e:	d207      	bcs.n	8005060 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	425b      	negs	r3, r3
 800505a:	441a      	add	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b02      	cmp	r3, #2
 8005064:	d105      	bne.n	8005072 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	3b01      	subs	r3, #1
 8005070:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	1c5a      	adds	r2, r3, #1
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800507a:	697b      	ldr	r3, [r7, #20]
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	2b00      	cmp	r3, #0
 8005094:	d018      	beq.n	80050c8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509e:	441a      	add	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d303      	bcc.n	80050b8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68d9      	ldr	r1, [r3, #12]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c0:	461a      	mov	r2, r3
 80050c2:	6838      	ldr	r0, [r7, #0]
 80050c4:	f002 f850 	bl	8007168 <memcpy>
	}
}
 80050c8:	bf00      	nop
 80050ca:	3708      	adds	r7, #8
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80050d8:	f001 fc9e 	bl	8006a18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050e2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80050e4:	e011      	b.n	800510a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d012      	beq.n	8005114 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	3324      	adds	r3, #36	@ 0x24
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 fd5c 	bl	8005bb0 <xTaskRemoveFromEventList>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80050fe:	f000 fe35 	bl	8005d6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005102:	7bfb      	ldrb	r3, [r7, #15]
 8005104:	3b01      	subs	r3, #1
 8005106:	b2db      	uxtb	r3, r3
 8005108:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800510a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800510e:	2b00      	cmp	r3, #0
 8005110:	dce9      	bgt.n	80050e6 <prvUnlockQueue+0x16>
 8005112:	e000      	b.n	8005116 <prvUnlockQueue+0x46>
					break;
 8005114:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	22ff      	movs	r2, #255	@ 0xff
 800511a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800511e:	f001 fcad 	bl	8006a7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005122:	f001 fc79 	bl	8006a18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800512c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800512e:	e011      	b.n	8005154 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d012      	beq.n	800515e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3310      	adds	r3, #16
 800513c:	4618      	mov	r0, r3
 800513e:	f000 fd37 	bl	8005bb0 <xTaskRemoveFromEventList>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005148:	f000 fe10 	bl	8005d6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800514c:	7bbb      	ldrb	r3, [r7, #14]
 800514e:	3b01      	subs	r3, #1
 8005150:	b2db      	uxtb	r3, r3
 8005152:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005154:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005158:	2b00      	cmp	r3, #0
 800515a:	dce9      	bgt.n	8005130 <prvUnlockQueue+0x60>
 800515c:	e000      	b.n	8005160 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800515e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	22ff      	movs	r2, #255	@ 0xff
 8005164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005168:	f001 fc88 	bl	8006a7c <vPortExitCritical>
}
 800516c:	bf00      	nop
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800517c:	f001 fc4c 	bl	8006a18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005184:	2b00      	cmp	r3, #0
 8005186:	d102      	bne.n	800518e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005188:	2301      	movs	r3, #1
 800518a:	60fb      	str	r3, [r7, #12]
 800518c:	e001      	b.n	8005192 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800518e:	2300      	movs	r3, #0
 8005190:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005192:	f001 fc73 	bl	8006a7c <vPortExitCritical>

	return xReturn;
 8005196:	68fb      	ldr	r3, [r7, #12]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051a8:	f001 fc36 	bl	8006a18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d102      	bne.n	80051be <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80051b8:	2301      	movs	r3, #1
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	e001      	b.n	80051c2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80051be:	2300      	movs	r3, #0
 80051c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051c2:	f001 fc5b 	bl	8006a7c <vPortExitCritical>

	return xReturn;
 80051c6:	68fb      	ldr	r3, [r7, #12]
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	e014      	b.n	800520a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80051e0:	4a0f      	ldr	r2, [pc, #60]	@ (8005220 <vQueueAddToRegistry+0x50>)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10b      	bne.n	8005204 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80051ec:	490c      	ldr	r1, [pc, #48]	@ (8005220 <vQueueAddToRegistry+0x50>)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80051f6:	4a0a      	ldr	r2, [pc, #40]	@ (8005220 <vQueueAddToRegistry+0x50>)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	00db      	lsls	r3, r3, #3
 80051fc:	4413      	add	r3, r2
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005202:	e006      	b.n	8005212 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	3301      	adds	r3, #1
 8005208:	60fb      	str	r3, [r7, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b07      	cmp	r3, #7
 800520e:	d9e7      	bls.n	80051e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005210:	bf00      	nop
 8005212:	bf00      	nop
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	2000099c 	.word	0x2000099c

08005224 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b086      	sub	sp, #24
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005234:	f001 fbf0 	bl	8006a18 <vPortEnterCritical>
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800523e:	b25b      	sxtb	r3, r3
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d103      	bne.n	800524e <vQueueWaitForMessageRestricted+0x2a>
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005254:	b25b      	sxtb	r3, r3
 8005256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525a:	d103      	bne.n	8005264 <vQueueWaitForMessageRestricted+0x40>
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005264:	f001 fc0a 	bl	8006a7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526c:	2b00      	cmp	r3, #0
 800526e:	d106      	bne.n	800527e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	3324      	adds	r3, #36	@ 0x24
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fc6d 	bl	8005b58 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800527e:	6978      	ldr	r0, [r7, #20]
 8005280:	f7ff ff26 	bl	80050d0 <prvUnlockQueue>
	}
 8005284:	bf00      	nop
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08e      	sub	sp, #56	@ 0x38
 8005290:	af04      	add	r7, sp, #16
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800529a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10b      	bne.n	80052b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80052a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a4:	f383 8811 	msr	BASEPRI, r3
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	623b      	str	r3, [r7, #32]
}
 80052b2:	bf00      	nop
 80052b4:	bf00      	nop
 80052b6:	e7fd      	b.n	80052b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80052b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10b      	bne.n	80052d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	61fb      	str	r3, [r7, #28]
}
 80052d0:	bf00      	nop
 80052d2:	bf00      	nop
 80052d4:	e7fd      	b.n	80052d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80052d6:	23a8      	movs	r3, #168	@ 0xa8
 80052d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	2ba8      	cmp	r3, #168	@ 0xa8
 80052de:	d00b      	beq.n	80052f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	61bb      	str	r3, [r7, #24]
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	e7fd      	b.n	80052f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80052f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80052fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d01e      	beq.n	800533e <xTaskCreateStatic+0xb2>
 8005300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005302:	2b00      	cmp	r3, #0
 8005304:	d01b      	beq.n	800533e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005308:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800530a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005312:	2202      	movs	r2, #2
 8005314:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005318:	2300      	movs	r3, #0
 800531a:	9303      	str	r3, [sp, #12]
 800531c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800531e:	9302      	str	r3, [sp, #8]
 8005320:	f107 0314 	add.w	r3, r7, #20
 8005324:	9301      	str	r3, [sp, #4]
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	68b9      	ldr	r1, [r7, #8]
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 f851 	bl	80053d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005336:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005338:	f000 f8f6 	bl	8005528 <prvAddNewTaskToReadyList>
 800533c:	e001      	b.n	8005342 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800533e:	2300      	movs	r3, #0
 8005340:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005342:	697b      	ldr	r3, [r7, #20]
	}
 8005344:	4618      	mov	r0, r3
 8005346:	3728      	adds	r7, #40	@ 0x28
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08c      	sub	sp, #48	@ 0x30
 8005350:	af04      	add	r7, sp, #16
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800535c:	88fb      	ldrh	r3, [r7, #6]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	4618      	mov	r0, r3
 8005362:	f001 fc7b 	bl	8006c5c <pvPortMalloc>
 8005366:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00e      	beq.n	800538c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800536e:	20a8      	movs	r0, #168	@ 0xa8
 8005370:	f001 fc74 	bl	8006c5c <pvPortMalloc>
 8005374:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	631a      	str	r2, [r3, #48]	@ 0x30
 8005382:	e005      	b.n	8005390 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005384:	6978      	ldr	r0, [r7, #20]
 8005386:	f001 fd37 	bl	8006df8 <vPortFree>
 800538a:	e001      	b.n	8005390 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d017      	beq.n	80053c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800539e:	88fa      	ldrh	r2, [r7, #6]
 80053a0:	2300      	movs	r3, #0
 80053a2:	9303      	str	r3, [sp, #12]
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	9302      	str	r3, [sp, #8]
 80053a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053aa:	9301      	str	r3, [sp, #4]
 80053ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	68b9      	ldr	r1, [r7, #8]
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f80f 	bl	80053d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053ba:	69f8      	ldr	r0, [r7, #28]
 80053bc:	f000 f8b4 	bl	8005528 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80053c0:	2301      	movs	r3, #1
 80053c2:	61bb      	str	r3, [r7, #24]
 80053c4:	e002      	b.n	80053cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80053c6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80053cc:	69bb      	ldr	r3, [r7, #24]
	}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3720      	adds	r7, #32
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
	...

080053d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	461a      	mov	r2, r3
 80053f0:	21a5      	movs	r1, #165	@ 0xa5
 80053f2:	f001 fe2d 	bl	8007050 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005400:	3b01      	subs	r3, #1
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	f023 0307 	bic.w	r3, r3, #7
 800540e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00b      	beq.n	8005432 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800541a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541e:	f383 8811 	msr	BASEPRI, r3
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	f3bf 8f4f 	dsb	sy
 800542a:	617b      	str	r3, [r7, #20]
}
 800542c:	bf00      	nop
 800542e:	bf00      	nop
 8005430:	e7fd      	b.n	800542e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01f      	beq.n	8005478 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005438:	2300      	movs	r3, #0
 800543a:	61fb      	str	r3, [r7, #28]
 800543c:	e012      	b.n	8005464 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	4413      	add	r3, r2
 8005444:	7819      	ldrb	r1, [r3, #0]
 8005446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	4413      	add	r3, r2
 800544c:	3334      	adds	r3, #52	@ 0x34
 800544e:	460a      	mov	r2, r1
 8005450:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	4413      	add	r3, r2
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d006      	beq.n	800546c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	3301      	adds	r3, #1
 8005462:	61fb      	str	r3, [r7, #28]
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	2b0f      	cmp	r3, #15
 8005468:	d9e9      	bls.n	800543e <prvInitialiseNewTask+0x66>
 800546a:	e000      	b.n	800546e <prvInitialiseNewTask+0x96>
			{
				break;
 800546c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005470:	2200      	movs	r2, #0
 8005472:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005476:	e003      	b.n	8005480 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005482:	2b37      	cmp	r3, #55	@ 0x37
 8005484:	d901      	bls.n	800548a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005486:	2337      	movs	r3, #55	@ 0x37
 8005488:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800548e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005492:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005494:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005498:	2200      	movs	r2, #0
 800549a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800549c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549e:	3304      	adds	r3, #4
 80054a0:	4618      	mov	r0, r3
 80054a2:	f7ff f965 	bl	8004770 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a8:	3318      	adds	r3, #24
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff f960 	bl	8004770 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80054c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	2200      	movs	r2, #0
 80054ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80054ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80054d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d8:	3354      	adds	r3, #84	@ 0x54
 80054da:	224c      	movs	r2, #76	@ 0x4c
 80054dc:	2100      	movs	r1, #0
 80054de:	4618      	mov	r0, r3
 80054e0:	f001 fdb6 	bl	8007050 <memset>
 80054e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e6:	4a0d      	ldr	r2, [pc, #52]	@ (800551c <prvInitialiseNewTask+0x144>)
 80054e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005520 <prvInitialiseNewTask+0x148>)
 80054ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	4a0c      	ldr	r2, [pc, #48]	@ (8005524 <prvInitialiseNewTask+0x14c>)
 80054f4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	68f9      	ldr	r1, [r7, #12]
 80054fa:	69b8      	ldr	r0, [r7, #24]
 80054fc:	f001 f95a 	bl	80067b4 <pxPortInitialiseStack>
 8005500:	4602      	mov	r2, r0
 8005502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005504:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800550c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800550e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005510:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005512:	bf00      	nop
 8005514:	3720      	adds	r7, #32
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20004c34 	.word	0x20004c34
 8005520:	20004c9c 	.word	0x20004c9c
 8005524:	20004d04 	.word	0x20004d04

08005528 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005530:	f001 fa72 	bl	8006a18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005534:	4b2d      	ldr	r3, [pc, #180]	@ (80055ec <prvAddNewTaskToReadyList+0xc4>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3301      	adds	r3, #1
 800553a:	4a2c      	ldr	r2, [pc, #176]	@ (80055ec <prvAddNewTaskToReadyList+0xc4>)
 800553c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800553e:	4b2c      	ldr	r3, [pc, #176]	@ (80055f0 <prvAddNewTaskToReadyList+0xc8>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d109      	bne.n	800555a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005546:	4a2a      	ldr	r2, [pc, #168]	@ (80055f0 <prvAddNewTaskToReadyList+0xc8>)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800554c:	4b27      	ldr	r3, [pc, #156]	@ (80055ec <prvAddNewTaskToReadyList+0xc4>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d110      	bne.n	8005576 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005554:	f000 fc2e 	bl	8005db4 <prvInitialiseTaskLists>
 8005558:	e00d      	b.n	8005576 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800555a:	4b26      	ldr	r3, [pc, #152]	@ (80055f4 <prvAddNewTaskToReadyList+0xcc>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d109      	bne.n	8005576 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005562:	4b23      	ldr	r3, [pc, #140]	@ (80055f0 <prvAddNewTaskToReadyList+0xc8>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556c:	429a      	cmp	r2, r3
 800556e:	d802      	bhi.n	8005576 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005570:	4a1f      	ldr	r2, [pc, #124]	@ (80055f0 <prvAddNewTaskToReadyList+0xc8>)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005576:	4b20      	ldr	r3, [pc, #128]	@ (80055f8 <prvAddNewTaskToReadyList+0xd0>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3301      	adds	r3, #1
 800557c:	4a1e      	ldr	r2, [pc, #120]	@ (80055f8 <prvAddNewTaskToReadyList+0xd0>)
 800557e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005580:	4b1d      	ldr	r3, [pc, #116]	@ (80055f8 <prvAddNewTaskToReadyList+0xd0>)
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800558c:	4b1b      	ldr	r3, [pc, #108]	@ (80055fc <prvAddNewTaskToReadyList+0xd4>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	429a      	cmp	r2, r3
 8005592:	d903      	bls.n	800559c <prvAddNewTaskToReadyList+0x74>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005598:	4a18      	ldr	r2, [pc, #96]	@ (80055fc <prvAddNewTaskToReadyList+0xd4>)
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055a0:	4613      	mov	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4a15      	ldr	r2, [pc, #84]	@ (8005600 <prvAddNewTaskToReadyList+0xd8>)
 80055aa:	441a      	add	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	4610      	mov	r0, r2
 80055b4:	f7ff f8e9 	bl	800478a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80055b8:	f001 fa60 	bl	8006a7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80055bc:	4b0d      	ldr	r3, [pc, #52]	@ (80055f4 <prvAddNewTaskToReadyList+0xcc>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00e      	beq.n	80055e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80055c4:	4b0a      	ldr	r3, [pc, #40]	@ (80055f0 <prvAddNewTaskToReadyList+0xc8>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d207      	bcs.n	80055e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80055d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005604 <prvAddNewTaskToReadyList+0xdc>)
 80055d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	f3bf 8f4f 	dsb	sy
 80055de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055e2:	bf00      	nop
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	20000eb0 	.word	0x20000eb0
 80055f0:	200009dc 	.word	0x200009dc
 80055f4:	20000ebc 	.word	0x20000ebc
 80055f8:	20000ecc 	.word	0x20000ecc
 80055fc:	20000eb8 	.word	0x20000eb8
 8005600:	200009e0 	.word	0x200009e0
 8005604:	e000ed04 	.word	0xe000ed04

08005608 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005610:	2300      	movs	r3, #0
 8005612:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d018      	beq.n	800564c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800561a:	4b14      	ldr	r3, [pc, #80]	@ (800566c <vTaskDelay+0x64>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00b      	beq.n	800563a <vTaskDelay+0x32>
	__asm volatile
 8005622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005626:	f383 8811 	msr	BASEPRI, r3
 800562a:	f3bf 8f6f 	isb	sy
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	60bb      	str	r3, [r7, #8]
}
 8005634:	bf00      	nop
 8005636:	bf00      	nop
 8005638:	e7fd      	b.n	8005636 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800563a:	f000 f88b 	bl	8005754 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800563e:	2100      	movs	r1, #0
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 fd09 	bl	8006058 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005646:	f000 f893 	bl	8005770 <xTaskResumeAll>
 800564a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d107      	bne.n	8005662 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005652:	4b07      	ldr	r3, [pc, #28]	@ (8005670 <vTaskDelay+0x68>)
 8005654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005662:	bf00      	nop
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	20000ed8 	.word	0x20000ed8
 8005670:	e000ed04 	.word	0xe000ed04

08005674 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b08a      	sub	sp, #40	@ 0x28
 8005678:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800567a:	2300      	movs	r3, #0
 800567c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800567e:	2300      	movs	r3, #0
 8005680:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005682:	463a      	mov	r2, r7
 8005684:	1d39      	adds	r1, r7, #4
 8005686:	f107 0308 	add.w	r3, r7, #8
 800568a:	4618      	mov	r0, r3
 800568c:	f7ff f81c 	bl	80046c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005690:	6839      	ldr	r1, [r7, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	9202      	str	r2, [sp, #8]
 8005698:	9301      	str	r3, [sp, #4]
 800569a:	2300      	movs	r3, #0
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	2300      	movs	r3, #0
 80056a0:	460a      	mov	r2, r1
 80056a2:	4924      	ldr	r1, [pc, #144]	@ (8005734 <vTaskStartScheduler+0xc0>)
 80056a4:	4824      	ldr	r0, [pc, #144]	@ (8005738 <vTaskStartScheduler+0xc4>)
 80056a6:	f7ff fdf1 	bl	800528c <xTaskCreateStatic>
 80056aa:	4603      	mov	r3, r0
 80056ac:	4a23      	ldr	r2, [pc, #140]	@ (800573c <vTaskStartScheduler+0xc8>)
 80056ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80056b0:	4b22      	ldr	r3, [pc, #136]	@ (800573c <vTaskStartScheduler+0xc8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d002      	beq.n	80056be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80056b8:	2301      	movs	r3, #1
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	e001      	b.n	80056c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d102      	bne.n	80056ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80056c8:	f000 fd1a 	bl	8006100 <xTimerCreateTimerTask>
 80056cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d11b      	bne.n	800570c <vTaskStartScheduler+0x98>
	__asm volatile
 80056d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	613b      	str	r3, [r7, #16]
}
 80056e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056e8:	4b15      	ldr	r3, [pc, #84]	@ (8005740 <vTaskStartScheduler+0xcc>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3354      	adds	r3, #84	@ 0x54
 80056ee:	4a15      	ldr	r2, [pc, #84]	@ (8005744 <vTaskStartScheduler+0xd0>)
 80056f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80056f2:	4b15      	ldr	r3, [pc, #84]	@ (8005748 <vTaskStartScheduler+0xd4>)
 80056f4:	f04f 32ff 	mov.w	r2, #4294967295
 80056f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80056fa:	4b14      	ldr	r3, [pc, #80]	@ (800574c <vTaskStartScheduler+0xd8>)
 80056fc:	2201      	movs	r2, #1
 80056fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005700:	4b13      	ldr	r3, [pc, #76]	@ (8005750 <vTaskStartScheduler+0xdc>)
 8005702:	2200      	movs	r2, #0
 8005704:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005706:	f001 f8e3 	bl	80068d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800570a:	e00f      	b.n	800572c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005712:	d10b      	bne.n	800572c <vTaskStartScheduler+0xb8>
	__asm volatile
 8005714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005718:	f383 8811 	msr	BASEPRI, r3
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	f3bf 8f4f 	dsb	sy
 8005724:	60fb      	str	r3, [r7, #12]
}
 8005726:	bf00      	nop
 8005728:	bf00      	nop
 800572a:	e7fd      	b.n	8005728 <vTaskStartScheduler+0xb4>
}
 800572c:	bf00      	nop
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	080072b0 	.word	0x080072b0
 8005738:	08005d85 	.word	0x08005d85
 800573c:	20000ed4 	.word	0x20000ed4
 8005740:	200009dc 	.word	0x200009dc
 8005744:	20000030 	.word	0x20000030
 8005748:	20000ed0 	.word	0x20000ed0
 800574c:	20000ebc 	.word	0x20000ebc
 8005750:	20000eb4 	.word	0x20000eb4

08005754 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005758:	4b04      	ldr	r3, [pc, #16]	@ (800576c <vTaskSuspendAll+0x18>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3301      	adds	r3, #1
 800575e:	4a03      	ldr	r2, [pc, #12]	@ (800576c <vTaskSuspendAll+0x18>)
 8005760:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005762:	bf00      	nop
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr
 800576c:	20000ed8 	.word	0x20000ed8

08005770 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005776:	2300      	movs	r3, #0
 8005778:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800577a:	2300      	movs	r3, #0
 800577c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800577e:	4b42      	ldr	r3, [pc, #264]	@ (8005888 <xTaskResumeAll+0x118>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10b      	bne.n	800579e <xTaskResumeAll+0x2e>
	__asm volatile
 8005786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	603b      	str	r3, [r7, #0]
}
 8005798:	bf00      	nop
 800579a:	bf00      	nop
 800579c:	e7fd      	b.n	800579a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800579e:	f001 f93b 	bl	8006a18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80057a2:	4b39      	ldr	r3, [pc, #228]	@ (8005888 <xTaskResumeAll+0x118>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	4a37      	ldr	r2, [pc, #220]	@ (8005888 <xTaskResumeAll+0x118>)
 80057aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057ac:	4b36      	ldr	r3, [pc, #216]	@ (8005888 <xTaskResumeAll+0x118>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d162      	bne.n	800587a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80057b4:	4b35      	ldr	r3, [pc, #212]	@ (800588c <xTaskResumeAll+0x11c>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d05e      	beq.n	800587a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057bc:	e02f      	b.n	800581e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057be:	4b34      	ldr	r3, [pc, #208]	@ (8005890 <xTaskResumeAll+0x120>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	3318      	adds	r3, #24
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f83a 	bl	8004844 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff f835 	bl	8004844 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057de:	4b2d      	ldr	r3, [pc, #180]	@ (8005894 <xTaskResumeAll+0x124>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d903      	bls.n	80057ee <xTaskResumeAll+0x7e>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	4a2a      	ldr	r2, [pc, #168]	@ (8005894 <xTaskResumeAll+0x124>)
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f2:	4613      	mov	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4413      	add	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	4a27      	ldr	r2, [pc, #156]	@ (8005898 <xTaskResumeAll+0x128>)
 80057fc:	441a      	add	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3304      	adds	r3, #4
 8005802:	4619      	mov	r1, r3
 8005804:	4610      	mov	r0, r2
 8005806:	f7fe ffc0 	bl	800478a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800580e:	4b23      	ldr	r3, [pc, #140]	@ (800589c <xTaskResumeAll+0x12c>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	429a      	cmp	r2, r3
 8005816:	d302      	bcc.n	800581e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005818:	4b21      	ldr	r3, [pc, #132]	@ (80058a0 <xTaskResumeAll+0x130>)
 800581a:	2201      	movs	r2, #1
 800581c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800581e:	4b1c      	ldr	r3, [pc, #112]	@ (8005890 <xTaskResumeAll+0x120>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1cb      	bne.n	80057be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800582c:	f000 fb66 	bl	8005efc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005830:	4b1c      	ldr	r3, [pc, #112]	@ (80058a4 <xTaskResumeAll+0x134>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d010      	beq.n	800585e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800583c:	f000 f846 	bl	80058cc <xTaskIncrementTick>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d002      	beq.n	800584c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005846:	4b16      	ldr	r3, [pc, #88]	@ (80058a0 <xTaskResumeAll+0x130>)
 8005848:	2201      	movs	r2, #1
 800584a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3b01      	subs	r3, #1
 8005850:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1f1      	bne.n	800583c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005858:	4b12      	ldr	r3, [pc, #72]	@ (80058a4 <xTaskResumeAll+0x134>)
 800585a:	2200      	movs	r2, #0
 800585c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800585e:	4b10      	ldr	r3, [pc, #64]	@ (80058a0 <xTaskResumeAll+0x130>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d009      	beq.n	800587a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005866:	2301      	movs	r3, #1
 8005868:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800586a:	4b0f      	ldr	r3, [pc, #60]	@ (80058a8 <xTaskResumeAll+0x138>)
 800586c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800587a:	f001 f8ff 	bl	8006a7c <vPortExitCritical>

	return xAlreadyYielded;
 800587e:	68bb      	ldr	r3, [r7, #8]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000ed8 	.word	0x20000ed8
 800588c:	20000eb0 	.word	0x20000eb0
 8005890:	20000e70 	.word	0x20000e70
 8005894:	20000eb8 	.word	0x20000eb8
 8005898:	200009e0 	.word	0x200009e0
 800589c:	200009dc 	.word	0x200009dc
 80058a0:	20000ec4 	.word	0x20000ec4
 80058a4:	20000ec0 	.word	0x20000ec0
 80058a8:	e000ed04 	.word	0xe000ed04

080058ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80058b2:	4b05      	ldr	r3, [pc, #20]	@ (80058c8 <xTaskGetTickCount+0x1c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80058b8:	687b      	ldr	r3, [r7, #4]
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	20000eb4 	.word	0x20000eb4

080058cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80058d2:	2300      	movs	r3, #0
 80058d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005a14 <xTaskIncrementTick+0x148>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f040 8090 	bne.w	8005a00 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80058e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005a18 <xTaskIncrementTick+0x14c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3301      	adds	r3, #1
 80058e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80058e8:	4a4b      	ldr	r2, [pc, #300]	@ (8005a18 <xTaskIncrementTick+0x14c>)
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d121      	bne.n	8005938 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80058f4:	4b49      	ldr	r3, [pc, #292]	@ (8005a1c <xTaskIncrementTick+0x150>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00b      	beq.n	8005916 <xTaskIncrementTick+0x4a>
	__asm volatile
 80058fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005902:	f383 8811 	msr	BASEPRI, r3
 8005906:	f3bf 8f6f 	isb	sy
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	603b      	str	r3, [r7, #0]
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	e7fd      	b.n	8005912 <xTaskIncrementTick+0x46>
 8005916:	4b41      	ldr	r3, [pc, #260]	@ (8005a1c <xTaskIncrementTick+0x150>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	4b40      	ldr	r3, [pc, #256]	@ (8005a20 <xTaskIncrementTick+0x154>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a3e      	ldr	r2, [pc, #248]	@ (8005a1c <xTaskIncrementTick+0x150>)
 8005922:	6013      	str	r3, [r2, #0]
 8005924:	4a3e      	ldr	r2, [pc, #248]	@ (8005a20 <xTaskIncrementTick+0x154>)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	4b3e      	ldr	r3, [pc, #248]	@ (8005a24 <xTaskIncrementTick+0x158>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3301      	adds	r3, #1
 8005930:	4a3c      	ldr	r2, [pc, #240]	@ (8005a24 <xTaskIncrementTick+0x158>)
 8005932:	6013      	str	r3, [r2, #0]
 8005934:	f000 fae2 	bl	8005efc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005938:	4b3b      	ldr	r3, [pc, #236]	@ (8005a28 <xTaskIncrementTick+0x15c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	693a      	ldr	r2, [r7, #16]
 800593e:	429a      	cmp	r2, r3
 8005940:	d349      	bcc.n	80059d6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005942:	4b36      	ldr	r3, [pc, #216]	@ (8005a1c <xTaskIncrementTick+0x150>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d104      	bne.n	8005956 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800594c:	4b36      	ldr	r3, [pc, #216]	@ (8005a28 <xTaskIncrementTick+0x15c>)
 800594e:	f04f 32ff 	mov.w	r2, #4294967295
 8005952:	601a      	str	r2, [r3, #0]
					break;
 8005954:	e03f      	b.n	80059d6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005956:	4b31      	ldr	r3, [pc, #196]	@ (8005a1c <xTaskIncrementTick+0x150>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	429a      	cmp	r2, r3
 800596c:	d203      	bcs.n	8005976 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800596e:	4a2e      	ldr	r2, [pc, #184]	@ (8005a28 <xTaskIncrementTick+0x15c>)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005974:	e02f      	b.n	80059d6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	3304      	adds	r3, #4
 800597a:	4618      	mov	r0, r3
 800597c:	f7fe ff62 	bl	8004844 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005984:	2b00      	cmp	r3, #0
 8005986:	d004      	beq.n	8005992 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	3318      	adds	r3, #24
 800598c:	4618      	mov	r0, r3
 800598e:	f7fe ff59 	bl	8004844 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005996:	4b25      	ldr	r3, [pc, #148]	@ (8005a2c <xTaskIncrementTick+0x160>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	429a      	cmp	r2, r3
 800599c:	d903      	bls.n	80059a6 <xTaskIncrementTick+0xda>
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a2:	4a22      	ldr	r2, [pc, #136]	@ (8005a2c <xTaskIncrementTick+0x160>)
 80059a4:	6013      	str	r3, [r2, #0]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059aa:	4613      	mov	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4413      	add	r3, r2
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005a30 <xTaskIncrementTick+0x164>)
 80059b4:	441a      	add	r2, r3
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	3304      	adds	r3, #4
 80059ba:	4619      	mov	r1, r3
 80059bc:	4610      	mov	r0, r2
 80059be:	f7fe fee4 	bl	800478a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a34 <xTaskIncrementTick+0x168>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d3b8      	bcc.n	8005942 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80059d0:	2301      	movs	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059d4:	e7b5      	b.n	8005942 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80059d6:	4b17      	ldr	r3, [pc, #92]	@ (8005a34 <xTaskIncrementTick+0x168>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059dc:	4914      	ldr	r1, [pc, #80]	@ (8005a30 <xTaskIncrementTick+0x164>)
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d901      	bls.n	80059f2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80059ee:	2301      	movs	r3, #1
 80059f0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80059f2:	4b11      	ldr	r3, [pc, #68]	@ (8005a38 <xTaskIncrementTick+0x16c>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d007      	beq.n	8005a0a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80059fa:	2301      	movs	r3, #1
 80059fc:	617b      	str	r3, [r7, #20]
 80059fe:	e004      	b.n	8005a0a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005a00:	4b0e      	ldr	r3, [pc, #56]	@ (8005a3c <xTaskIncrementTick+0x170>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3301      	adds	r3, #1
 8005a06:	4a0d      	ldr	r2, [pc, #52]	@ (8005a3c <xTaskIncrementTick+0x170>)
 8005a08:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005a0a:	697b      	ldr	r3, [r7, #20]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	20000ed8 	.word	0x20000ed8
 8005a18:	20000eb4 	.word	0x20000eb4
 8005a1c:	20000e68 	.word	0x20000e68
 8005a20:	20000e6c 	.word	0x20000e6c
 8005a24:	20000ec8 	.word	0x20000ec8
 8005a28:	20000ed0 	.word	0x20000ed0
 8005a2c:	20000eb8 	.word	0x20000eb8
 8005a30:	200009e0 	.word	0x200009e0
 8005a34:	200009dc 	.word	0x200009dc
 8005a38:	20000ec4 	.word	0x20000ec4
 8005a3c:	20000ec0 	.word	0x20000ec0

08005a40 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a46:	4b2b      	ldr	r3, [pc, #172]	@ (8005af4 <vTaskSwitchContext+0xb4>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8005af8 <vTaskSwitchContext+0xb8>)
 8005a50:	2201      	movs	r2, #1
 8005a52:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a54:	e047      	b.n	8005ae6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005a56:	4b28      	ldr	r3, [pc, #160]	@ (8005af8 <vTaskSwitchContext+0xb8>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a5c:	4b27      	ldr	r3, [pc, #156]	@ (8005afc <vTaskSwitchContext+0xbc>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	e011      	b.n	8005a88 <vTaskSwitchContext+0x48>
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <vTaskSwitchContext+0x42>
	__asm volatile
 8005a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6e:	f383 8811 	msr	BASEPRI, r3
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	f3bf 8f4f 	dsb	sy
 8005a7a:	607b      	str	r3, [r7, #4]
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	e7fd      	b.n	8005a7e <vTaskSwitchContext+0x3e>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3b01      	subs	r3, #1
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	491d      	ldr	r1, [pc, #116]	@ (8005b00 <vTaskSwitchContext+0xc0>)
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	440b      	add	r3, r1
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0e3      	beq.n	8005a64 <vTaskSwitchContext+0x24>
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4a16      	ldr	r2, [pc, #88]	@ (8005b00 <vTaskSwitchContext+0xc0>)
 8005aa8:	4413      	add	r3, r2
 8005aaa:	60bb      	str	r3, [r7, #8]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	605a      	str	r2, [r3, #4]
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	3308      	adds	r3, #8
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d104      	bne.n	8005acc <vTaskSwitchContext+0x8c>
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	605a      	str	r2, [r3, #4]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8005b04 <vTaskSwitchContext+0xc4>)
 8005ad4:	6013      	str	r3, [r2, #0]
 8005ad6:	4a09      	ldr	r2, [pc, #36]	@ (8005afc <vTaskSwitchContext+0xbc>)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005adc:	4b09      	ldr	r3, [pc, #36]	@ (8005b04 <vTaskSwitchContext+0xc4>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	3354      	adds	r3, #84	@ 0x54
 8005ae2:	4a09      	ldr	r2, [pc, #36]	@ (8005b08 <vTaskSwitchContext+0xc8>)
 8005ae4:	6013      	str	r3, [r2, #0]
}
 8005ae6:	bf00      	nop
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	20000ed8 	.word	0x20000ed8
 8005af8:	20000ec4 	.word	0x20000ec4
 8005afc:	20000eb8 	.word	0x20000eb8
 8005b00:	200009e0 	.word	0x200009e0
 8005b04:	200009dc 	.word	0x200009dc
 8005b08:	20000030 	.word	0x20000030

08005b0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d10b      	bne.n	8005b34 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b20:	f383 8811 	msr	BASEPRI, r3
 8005b24:	f3bf 8f6f 	isb	sy
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	60fb      	str	r3, [r7, #12]
}
 8005b2e:	bf00      	nop
 8005b30:	bf00      	nop
 8005b32:	e7fd      	b.n	8005b30 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b34:	4b07      	ldr	r3, [pc, #28]	@ (8005b54 <vTaskPlaceOnEventList+0x48>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	3318      	adds	r3, #24
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7fe fe48 	bl	80047d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b42:	2101      	movs	r1, #1
 8005b44:	6838      	ldr	r0, [r7, #0]
 8005b46:	f000 fa87 	bl	8006058 <prvAddCurrentTaskToDelayedList>
}
 8005b4a:	bf00      	nop
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	200009dc 	.word	0x200009dc

08005b58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10b      	bne.n	8005b82 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	617b      	str	r3, [r7, #20]
}
 8005b7c:	bf00      	nop
 8005b7e:	bf00      	nop
 8005b80:	e7fd      	b.n	8005b7e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b82:	4b0a      	ldr	r3, [pc, #40]	@ (8005bac <vTaskPlaceOnEventListRestricted+0x54>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3318      	adds	r3, #24
 8005b88:	4619      	mov	r1, r3
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f7fe fdfd 	bl	800478a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d002      	beq.n	8005b9c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005b96:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005b9c:	6879      	ldr	r1, [r7, #4]
 8005b9e:	68b8      	ldr	r0, [r7, #8]
 8005ba0:	f000 fa5a 	bl	8006058 <prvAddCurrentTaskToDelayedList>
	}
 8005ba4:	bf00      	nop
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	200009dc 	.word	0x200009dc

08005bb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10b      	bne.n	8005bde <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	60fb      	str	r3, [r7, #12]
}
 8005bd8:	bf00      	nop
 8005bda:	bf00      	nop
 8005bdc:	e7fd      	b.n	8005bda <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	3318      	adds	r3, #24
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe fe2e 	bl	8004844 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005be8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c60 <xTaskRemoveFromEventList+0xb0>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d11d      	bne.n	8005c2c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fe fe25 	bl	8004844 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfe:	4b19      	ldr	r3, [pc, #100]	@ (8005c64 <xTaskRemoveFromEventList+0xb4>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d903      	bls.n	8005c0e <xTaskRemoveFromEventList+0x5e>
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0a:	4a16      	ldr	r2, [pc, #88]	@ (8005c64 <xTaskRemoveFromEventList+0xb4>)
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c12:	4613      	mov	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4a13      	ldr	r2, [pc, #76]	@ (8005c68 <xTaskRemoveFromEventList+0xb8>)
 8005c1c:	441a      	add	r2, r3
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	3304      	adds	r3, #4
 8005c22:	4619      	mov	r1, r3
 8005c24:	4610      	mov	r0, r2
 8005c26:	f7fe fdb0 	bl	800478a <vListInsertEnd>
 8005c2a:	e005      	b.n	8005c38 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	3318      	adds	r3, #24
 8005c30:	4619      	mov	r1, r3
 8005c32:	480e      	ldr	r0, [pc, #56]	@ (8005c6c <xTaskRemoveFromEventList+0xbc>)
 8005c34:	f7fe fda9 	bl	800478a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005c70 <xTaskRemoveFromEventList+0xc0>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d905      	bls.n	8005c52 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c46:	2301      	movs	r3, #1
 8005c48:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c74 <xTaskRemoveFromEventList+0xc4>)
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	e001      	b.n	8005c56 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c56:	697b      	ldr	r3, [r7, #20]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	20000ed8 	.word	0x20000ed8
 8005c64:	20000eb8 	.word	0x20000eb8
 8005c68:	200009e0 	.word	0x200009e0
 8005c6c:	20000e70 	.word	0x20000e70
 8005c70:	200009dc 	.word	0x200009dc
 8005c74:	20000ec4 	.word	0x20000ec4

08005c78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c80:	4b06      	ldr	r3, [pc, #24]	@ (8005c9c <vTaskInternalSetTimeOutState+0x24>)
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c88:	4b05      	ldr	r3, [pc, #20]	@ (8005ca0 <vTaskInternalSetTimeOutState+0x28>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	605a      	str	r2, [r3, #4]
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr
 8005c9c:	20000ec8 	.word	0x20000ec8
 8005ca0:	20000eb4 	.word	0x20000eb4

08005ca4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b088      	sub	sp, #32
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10b      	bne.n	8005ccc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
 8005cc4:	613b      	str	r3, [r7, #16]
}
 8005cc6:	bf00      	nop
 8005cc8:	bf00      	nop
 8005cca:	e7fd      	b.n	8005cc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10b      	bne.n	8005cea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	60fb      	str	r3, [r7, #12]
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop
 8005ce8:	e7fd      	b.n	8005ce6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005cea:	f000 fe95 	bl	8006a18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005cee:	4b1d      	ldr	r3, [pc, #116]	@ (8005d64 <xTaskCheckForTimeOut+0xc0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d06:	d102      	bne.n	8005d0e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	61fb      	str	r3, [r7, #28]
 8005d0c:	e023      	b.n	8005d56 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4b15      	ldr	r3, [pc, #84]	@ (8005d68 <xTaskCheckForTimeOut+0xc4>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d007      	beq.n	8005d2a <xTaskCheckForTimeOut+0x86>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	69ba      	ldr	r2, [r7, #24]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d302      	bcc.n	8005d2a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005d24:	2301      	movs	r3, #1
 8005d26:	61fb      	str	r3, [r7, #28]
 8005d28:	e015      	b.n	8005d56 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d20b      	bcs.n	8005d4c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	1ad2      	subs	r2, r2, r3
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f7ff ff99 	bl	8005c78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	e004      	b.n	8005d56 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d52:	2301      	movs	r3, #1
 8005d54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d56:	f000 fe91 	bl	8006a7c <vPortExitCritical>

	return xReturn;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3720      	adds	r7, #32
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20000eb4 	.word	0x20000eb4
 8005d68:	20000ec8 	.word	0x20000ec8

08005d6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d70:	4b03      	ldr	r3, [pc, #12]	@ (8005d80 <vTaskMissedYield+0x14>)
 8005d72:	2201      	movs	r2, #1
 8005d74:	601a      	str	r2, [r3, #0]
}
 8005d76:	bf00      	nop
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	20000ec4 	.word	0x20000ec4

08005d84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d8c:	f000 f852 	bl	8005e34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d90:	4b06      	ldr	r3, [pc, #24]	@ (8005dac <prvIdleTask+0x28>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d9f9      	bls.n	8005d8c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d98:	4b05      	ldr	r3, [pc, #20]	@ (8005db0 <prvIdleTask+0x2c>)
 8005d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005da8:	e7f0      	b.n	8005d8c <prvIdleTask+0x8>
 8005daa:	bf00      	nop
 8005dac:	200009e0 	.word	0x200009e0
 8005db0:	e000ed04 	.word	0xe000ed04

08005db4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dba:	2300      	movs	r3, #0
 8005dbc:	607b      	str	r3, [r7, #4]
 8005dbe:	e00c      	b.n	8005dda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	4413      	add	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4a12      	ldr	r2, [pc, #72]	@ (8005e14 <prvInitialiseTaskLists+0x60>)
 8005dcc:	4413      	add	r3, r2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fe fcae 	bl	8004730 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	607b      	str	r3, [r7, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b37      	cmp	r3, #55	@ 0x37
 8005dde:	d9ef      	bls.n	8005dc0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005de0:	480d      	ldr	r0, [pc, #52]	@ (8005e18 <prvInitialiseTaskLists+0x64>)
 8005de2:	f7fe fca5 	bl	8004730 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005de6:	480d      	ldr	r0, [pc, #52]	@ (8005e1c <prvInitialiseTaskLists+0x68>)
 8005de8:	f7fe fca2 	bl	8004730 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005dec:	480c      	ldr	r0, [pc, #48]	@ (8005e20 <prvInitialiseTaskLists+0x6c>)
 8005dee:	f7fe fc9f 	bl	8004730 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005df2:	480c      	ldr	r0, [pc, #48]	@ (8005e24 <prvInitialiseTaskLists+0x70>)
 8005df4:	f7fe fc9c 	bl	8004730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005df8:	480b      	ldr	r0, [pc, #44]	@ (8005e28 <prvInitialiseTaskLists+0x74>)
 8005dfa:	f7fe fc99 	bl	8004730 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8005e2c <prvInitialiseTaskLists+0x78>)
 8005e00:	4a05      	ldr	r2, [pc, #20]	@ (8005e18 <prvInitialiseTaskLists+0x64>)
 8005e02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005e04:	4b0a      	ldr	r3, [pc, #40]	@ (8005e30 <prvInitialiseTaskLists+0x7c>)
 8005e06:	4a05      	ldr	r2, [pc, #20]	@ (8005e1c <prvInitialiseTaskLists+0x68>)
 8005e08:	601a      	str	r2, [r3, #0]
}
 8005e0a:	bf00      	nop
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	200009e0 	.word	0x200009e0
 8005e18:	20000e40 	.word	0x20000e40
 8005e1c:	20000e54 	.word	0x20000e54
 8005e20:	20000e70 	.word	0x20000e70
 8005e24:	20000e84 	.word	0x20000e84
 8005e28:	20000e9c 	.word	0x20000e9c
 8005e2c:	20000e68 	.word	0x20000e68
 8005e30:	20000e6c 	.word	0x20000e6c

08005e34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e3a:	e019      	b.n	8005e70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e3c:	f000 fdec 	bl	8006a18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e40:	4b10      	ldr	r3, [pc, #64]	@ (8005e84 <prvCheckTasksWaitingTermination+0x50>)
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	3304      	adds	r3, #4
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7fe fcf9 	bl	8004844 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e52:	4b0d      	ldr	r3, [pc, #52]	@ (8005e88 <prvCheckTasksWaitingTermination+0x54>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	3b01      	subs	r3, #1
 8005e58:	4a0b      	ldr	r2, [pc, #44]	@ (8005e88 <prvCheckTasksWaitingTermination+0x54>)
 8005e5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005e8c <prvCheckTasksWaitingTermination+0x58>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	4a0a      	ldr	r2, [pc, #40]	@ (8005e8c <prvCheckTasksWaitingTermination+0x58>)
 8005e64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e66:	f000 fe09 	bl	8006a7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 f810 	bl	8005e90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e70:	4b06      	ldr	r3, [pc, #24]	@ (8005e8c <prvCheckTasksWaitingTermination+0x58>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e1      	bne.n	8005e3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e78:	bf00      	nop
 8005e7a:	bf00      	nop
 8005e7c:	3708      	adds	r7, #8
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	20000e84 	.word	0x20000e84
 8005e88:	20000eb0 	.word	0x20000eb0
 8005e8c:	20000e98 	.word	0x20000e98

08005e90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	3354      	adds	r3, #84	@ 0x54
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f001 f8df 	bl	8007060 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d108      	bne.n	8005ebe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f000 ffa1 	bl	8006df8 <vPortFree>
				vPortFree( pxTCB );
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 ff9e 	bl	8006df8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ebc:	e019      	b.n	8005ef2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d103      	bne.n	8005ed0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 ff95 	bl	8006df8 <vPortFree>
	}
 8005ece:	e010      	b.n	8005ef2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d00b      	beq.n	8005ef2 <prvDeleteTCB+0x62>
	__asm volatile
 8005eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	60fb      	str	r3, [r7, #12]
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	e7fd      	b.n	8005eee <prvDeleteTCB+0x5e>
	}
 8005ef2:	bf00      	nop
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f02:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <prvResetNextTaskUnblockTime+0x38>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d104      	bne.n	8005f16 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <prvResetNextTaskUnblockTime+0x3c>)
 8005f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f12:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005f14:	e008      	b.n	8005f28 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f16:	4b07      	ldr	r3, [pc, #28]	@ (8005f34 <prvResetNextTaskUnblockTime+0x38>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	4a04      	ldr	r2, [pc, #16]	@ (8005f38 <prvResetNextTaskUnblockTime+0x3c>)
 8005f26:	6013      	str	r3, [r2, #0]
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	20000e68 	.word	0x20000e68
 8005f38:	20000ed0 	.word	0x20000ed0

08005f3c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f42:	4b0b      	ldr	r3, [pc, #44]	@ (8005f70 <xTaskGetSchedulerState+0x34>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d102      	bne.n	8005f50 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	607b      	str	r3, [r7, #4]
 8005f4e:	e008      	b.n	8005f62 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f50:	4b08      	ldr	r3, [pc, #32]	@ (8005f74 <xTaskGetSchedulerState+0x38>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f58:	2302      	movs	r3, #2
 8005f5a:	607b      	str	r3, [r7, #4]
 8005f5c:	e001      	b.n	8005f62 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f62:	687b      	ldr	r3, [r7, #4]
	}
 8005f64:	4618      	mov	r0, r3
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr
 8005f70:	20000ebc 	.word	0x20000ebc
 8005f74:	20000ed8 	.word	0x20000ed8

08005f78 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b086      	sub	sp, #24
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f84:	2300      	movs	r3, #0
 8005f86:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d058      	beq.n	8006040 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800604c <xTaskPriorityDisinherit+0xd4>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d00b      	beq.n	8005fb0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9c:	f383 8811 	msr	BASEPRI, r3
 8005fa0:	f3bf 8f6f 	isb	sy
 8005fa4:	f3bf 8f4f 	dsb	sy
 8005fa8:	60fb      	str	r3, [r7, #12]
}
 8005faa:	bf00      	nop
 8005fac:	bf00      	nop
 8005fae:	e7fd      	b.n	8005fac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10b      	bne.n	8005fd0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbc:	f383 8811 	msr	BASEPRI, r3
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	60bb      	str	r3, [r7, #8]
}
 8005fca:	bf00      	nop
 8005fcc:	bf00      	nop
 8005fce:	e7fd      	b.n	8005fcc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd4:	1e5a      	subs	r2, r3, #1
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d02c      	beq.n	8006040 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d128      	bne.n	8006040 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe fc26 	bl	8004844 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006004:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006010:	4b0f      	ldr	r3, [pc, #60]	@ (8006050 <xTaskPriorityDisinherit+0xd8>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	429a      	cmp	r2, r3
 8006016:	d903      	bls.n	8006020 <xTaskPriorityDisinherit+0xa8>
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601c:	4a0c      	ldr	r2, [pc, #48]	@ (8006050 <xTaskPriorityDisinherit+0xd8>)
 800601e:	6013      	str	r3, [r2, #0]
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006024:	4613      	mov	r3, r2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4a09      	ldr	r2, [pc, #36]	@ (8006054 <xTaskPriorityDisinherit+0xdc>)
 800602e:	441a      	add	r2, r3
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	3304      	adds	r3, #4
 8006034:	4619      	mov	r1, r3
 8006036:	4610      	mov	r0, r2
 8006038:	f7fe fba7 	bl	800478a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800603c:	2301      	movs	r3, #1
 800603e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006040:	697b      	ldr	r3, [r7, #20]
	}
 8006042:	4618      	mov	r0, r3
 8006044:	3718      	adds	r7, #24
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	200009dc 	.word	0x200009dc
 8006050:	20000eb8 	.word	0x20000eb8
 8006054:	200009e0 	.word	0x200009e0

08006058 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006062:	4b21      	ldr	r3, [pc, #132]	@ (80060e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006068:	4b20      	ldr	r3, [pc, #128]	@ (80060ec <prvAddCurrentTaskToDelayedList+0x94>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	3304      	adds	r3, #4
 800606e:	4618      	mov	r0, r3
 8006070:	f7fe fbe8 	bl	8004844 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800607a:	d10a      	bne.n	8006092 <prvAddCurrentTaskToDelayedList+0x3a>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d007      	beq.n	8006092 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006082:	4b1a      	ldr	r3, [pc, #104]	@ (80060ec <prvAddCurrentTaskToDelayedList+0x94>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	3304      	adds	r3, #4
 8006088:	4619      	mov	r1, r3
 800608a:	4819      	ldr	r0, [pc, #100]	@ (80060f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800608c:	f7fe fb7d 	bl	800478a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006090:	e026      	b.n	80060e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4413      	add	r3, r2
 8006098:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800609a:	4b14      	ldr	r3, [pc, #80]	@ (80060ec <prvAddCurrentTaskToDelayedList+0x94>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d209      	bcs.n	80060be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060aa:	4b12      	ldr	r3, [pc, #72]	@ (80060f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4b0f      	ldr	r3, [pc, #60]	@ (80060ec <prvAddCurrentTaskToDelayedList+0x94>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3304      	adds	r3, #4
 80060b4:	4619      	mov	r1, r3
 80060b6:	4610      	mov	r0, r2
 80060b8:	f7fe fb8b 	bl	80047d2 <vListInsert>
}
 80060bc:	e010      	b.n	80060e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060be:	4b0e      	ldr	r3, [pc, #56]	@ (80060f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	4b0a      	ldr	r3, [pc, #40]	@ (80060ec <prvAddCurrentTaskToDelayedList+0x94>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3304      	adds	r3, #4
 80060c8:	4619      	mov	r1, r3
 80060ca:	4610      	mov	r0, r2
 80060cc:	f7fe fb81 	bl	80047d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80060d0:	4b0a      	ldr	r3, [pc, #40]	@ (80060fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d202      	bcs.n	80060e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80060da:	4a08      	ldr	r2, [pc, #32]	@ (80060fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	6013      	str	r3, [r2, #0]
}
 80060e0:	bf00      	nop
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	20000eb4 	.word	0x20000eb4
 80060ec:	200009dc 	.word	0x200009dc
 80060f0:	20000e9c 	.word	0x20000e9c
 80060f4:	20000e6c 	.word	0x20000e6c
 80060f8:	20000e68 	.word	0x20000e68
 80060fc:	20000ed0 	.word	0x20000ed0

08006100 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b08a      	sub	sp, #40	@ 0x28
 8006104:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006106:	2300      	movs	r3, #0
 8006108:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800610a:	f000 fb13 	bl	8006734 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800610e:	4b1d      	ldr	r3, [pc, #116]	@ (8006184 <xTimerCreateTimerTask+0x84>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d021      	beq.n	800615a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006116:	2300      	movs	r3, #0
 8006118:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800611a:	2300      	movs	r3, #0
 800611c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800611e:	1d3a      	adds	r2, r7, #4
 8006120:	f107 0108 	add.w	r1, r7, #8
 8006124:	f107 030c 	add.w	r3, r7, #12
 8006128:	4618      	mov	r0, r3
 800612a:	f7fe fae7 	bl	80046fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	9202      	str	r2, [sp, #8]
 8006136:	9301      	str	r3, [sp, #4]
 8006138:	2302      	movs	r3, #2
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	2300      	movs	r3, #0
 800613e:	460a      	mov	r2, r1
 8006140:	4911      	ldr	r1, [pc, #68]	@ (8006188 <xTimerCreateTimerTask+0x88>)
 8006142:	4812      	ldr	r0, [pc, #72]	@ (800618c <xTimerCreateTimerTask+0x8c>)
 8006144:	f7ff f8a2 	bl	800528c <xTaskCreateStatic>
 8006148:	4603      	mov	r3, r0
 800614a:	4a11      	ldr	r2, [pc, #68]	@ (8006190 <xTimerCreateTimerTask+0x90>)
 800614c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800614e:	4b10      	ldr	r3, [pc, #64]	@ (8006190 <xTimerCreateTimerTask+0x90>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006156:	2301      	movs	r3, #1
 8006158:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d10b      	bne.n	8006178 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006164:	f383 8811 	msr	BASEPRI, r3
 8006168:	f3bf 8f6f 	isb	sy
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	613b      	str	r3, [r7, #16]
}
 8006172:	bf00      	nop
 8006174:	bf00      	nop
 8006176:	e7fd      	b.n	8006174 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006178:	697b      	ldr	r3, [r7, #20]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	20000f0c 	.word	0x20000f0c
 8006188:	080072b8 	.word	0x080072b8
 800618c:	080062cd 	.word	0x080062cd
 8006190:	20000f10 	.word	0x20000f10

08006194 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	@ 0x28
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	623b      	str	r3, [r7, #32]
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80061c4:	4b19      	ldr	r3, [pc, #100]	@ (800622c <xTimerGenericCommand+0x98>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d02a      	beq.n	8006222 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	2b05      	cmp	r3, #5
 80061dc:	dc18      	bgt.n	8006210 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80061de:	f7ff fead 	bl	8005f3c <xTaskGetSchedulerState>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d109      	bne.n	80061fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80061e8:	4b10      	ldr	r3, [pc, #64]	@ (800622c <xTimerGenericCommand+0x98>)
 80061ea:	6818      	ldr	r0, [r3, #0]
 80061ec:	f107 0110 	add.w	r1, r7, #16
 80061f0:	2300      	movs	r3, #0
 80061f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f4:	f7fe fc5a 	bl	8004aac <xQueueGenericSend>
 80061f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80061fa:	e012      	b.n	8006222 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80061fc:	4b0b      	ldr	r3, [pc, #44]	@ (800622c <xTimerGenericCommand+0x98>)
 80061fe:	6818      	ldr	r0, [r3, #0]
 8006200:	f107 0110 	add.w	r1, r7, #16
 8006204:	2300      	movs	r3, #0
 8006206:	2200      	movs	r2, #0
 8006208:	f7fe fc50 	bl	8004aac <xQueueGenericSend>
 800620c:	6278      	str	r0, [r7, #36]	@ 0x24
 800620e:	e008      	b.n	8006222 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006210:	4b06      	ldr	r3, [pc, #24]	@ (800622c <xTimerGenericCommand+0x98>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	f107 0110 	add.w	r1, r7, #16
 8006218:	2300      	movs	r3, #0
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	f7fe fd48 	bl	8004cb0 <xQueueGenericSendFromISR>
 8006220:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006224:	4618      	mov	r0, r3
 8006226:	3728      	adds	r7, #40	@ 0x28
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	20000f0c 	.word	0x20000f0c

08006230 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af02      	add	r7, sp, #8
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800623a:	4b23      	ldr	r3, [pc, #140]	@ (80062c8 <prvProcessExpiredTimer+0x98>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	3304      	adds	r3, #4
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe fafb 	bl	8004844 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b00      	cmp	r3, #0
 800625a:	d023      	beq.n	80062a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	699a      	ldr	r2, [r3, #24]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	18d1      	adds	r1, r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	6978      	ldr	r0, [r7, #20]
 800626a:	f000 f8d5 	bl	8006418 <prvInsertTimerInActiveList>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d020      	beq.n	80062b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006274:	2300      	movs	r3, #0
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	2300      	movs	r3, #0
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	2100      	movs	r1, #0
 800627e:	6978      	ldr	r0, [r7, #20]
 8006280:	f7ff ff88 	bl	8006194 <xTimerGenericCommand>
 8006284:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d114      	bne.n	80062b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	60fb      	str	r3, [r7, #12]
}
 800629e:	bf00      	nop
 80062a0:	bf00      	nop
 80062a2:	e7fd      	b.n	80062a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80062aa:	f023 0301 	bic.w	r3, r3, #1
 80062ae:	b2da      	uxtb	r2, r3
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	6978      	ldr	r0, [r7, #20]
 80062bc:	4798      	blx	r3
}
 80062be:	bf00      	nop
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	20000f04 	.word	0x20000f04

080062cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062d4:	f107 0308 	add.w	r3, r7, #8
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 f859 	bl	8006390 <prvGetNextExpireTime>
 80062de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	4619      	mov	r1, r3
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f000 f805 	bl	80062f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80062ea:	f000 f8d7 	bl	800649c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062ee:	bf00      	nop
 80062f0:	e7f0      	b.n	80062d4 <prvTimerTask+0x8>
	...

080062f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80062fe:	f7ff fa29 	bl	8005754 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006302:	f107 0308 	add.w	r3, r7, #8
 8006306:	4618      	mov	r0, r3
 8006308:	f000 f866 	bl	80063d8 <prvSampleTimeNow>
 800630c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d130      	bne.n	8006376 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10a      	bne.n	8006330 <prvProcessTimerOrBlockTask+0x3c>
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	429a      	cmp	r2, r3
 8006320:	d806      	bhi.n	8006330 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006322:	f7ff fa25 	bl	8005770 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006326:	68f9      	ldr	r1, [r7, #12]
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff ff81 	bl	8006230 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800632e:	e024      	b.n	800637a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d008      	beq.n	8006348 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006336:	4b13      	ldr	r3, [pc, #76]	@ (8006384 <prvProcessTimerOrBlockTask+0x90>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <prvProcessTimerOrBlockTask+0x50>
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <prvProcessTimerOrBlockTask+0x52>
 8006344:	2300      	movs	r3, #0
 8006346:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006348:	4b0f      	ldr	r3, [pc, #60]	@ (8006388 <prvProcessTimerOrBlockTask+0x94>)
 800634a:	6818      	ldr	r0, [r3, #0]
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4619      	mov	r1, r3
 8006356:	f7fe ff65 	bl	8005224 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800635a:	f7ff fa09 	bl	8005770 <xTaskResumeAll>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10a      	bne.n	800637a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006364:	4b09      	ldr	r3, [pc, #36]	@ (800638c <prvProcessTimerOrBlockTask+0x98>)
 8006366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	f3bf 8f6f 	isb	sy
}
 8006374:	e001      	b.n	800637a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006376:	f7ff f9fb 	bl	8005770 <xTaskResumeAll>
}
 800637a:	bf00      	nop
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	20000f08 	.word	0x20000f08
 8006388:	20000f0c 	.word	0x20000f0c
 800638c:	e000ed04 	.word	0xe000ed04

08006390 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006398:	4b0e      	ldr	r3, [pc, #56]	@ (80063d4 <prvGetNextExpireTime+0x44>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <prvGetNextExpireTime+0x16>
 80063a2:	2201      	movs	r2, #1
 80063a4:	e000      	b.n	80063a8 <prvGetNextExpireTime+0x18>
 80063a6:	2200      	movs	r2, #0
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d105      	bne.n	80063c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063b4:	4b07      	ldr	r3, [pc, #28]	@ (80063d4 <prvGetNextExpireTime+0x44>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	60fb      	str	r3, [r7, #12]
 80063be:	e001      	b.n	80063c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80063c4:	68fb      	ldr	r3, [r7, #12]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3714      	adds	r7, #20
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	20000f04 	.word	0x20000f04

080063d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80063e0:	f7ff fa64 	bl	80058ac <xTaskGetTickCount>
 80063e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80063e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006414 <prvSampleTimeNow+0x3c>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d205      	bcs.n	80063fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80063f0:	f000 f93a 	bl	8006668 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	e002      	b.n	8006402 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006402:	4a04      	ldr	r2, [pc, #16]	@ (8006414 <prvSampleTimeNow+0x3c>)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006408:	68fb      	ldr	r3, [r7, #12]
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20000f14 	.word	0x20000f14

08006418 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	60b9      	str	r1, [r7, #8]
 8006422:	607a      	str	r2, [r7, #4]
 8006424:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006436:	68ba      	ldr	r2, [r7, #8]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	429a      	cmp	r2, r3
 800643c:	d812      	bhi.n	8006464 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	1ad2      	subs	r2, r2, r3
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	429a      	cmp	r2, r3
 800644a:	d302      	bcc.n	8006452 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800644c:	2301      	movs	r3, #1
 800644e:	617b      	str	r3, [r7, #20]
 8006450:	e01b      	b.n	800648a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006452:	4b10      	ldr	r3, [pc, #64]	@ (8006494 <prvInsertTimerInActiveList+0x7c>)
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	3304      	adds	r3, #4
 800645a:	4619      	mov	r1, r3
 800645c:	4610      	mov	r0, r2
 800645e:	f7fe f9b8 	bl	80047d2 <vListInsert>
 8006462:	e012      	b.n	800648a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d206      	bcs.n	800647a <prvInsertTimerInActiveList+0x62>
 800646c:	68ba      	ldr	r2, [r7, #8]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	429a      	cmp	r2, r3
 8006472:	d302      	bcc.n	800647a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006474:	2301      	movs	r3, #1
 8006476:	617b      	str	r3, [r7, #20]
 8006478:	e007      	b.n	800648a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800647a:	4b07      	ldr	r3, [pc, #28]	@ (8006498 <prvInsertTimerInActiveList+0x80>)
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	3304      	adds	r3, #4
 8006482:	4619      	mov	r1, r3
 8006484:	4610      	mov	r0, r2
 8006486:	f7fe f9a4 	bl	80047d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800648a:	697b      	ldr	r3, [r7, #20]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	20000f08 	.word	0x20000f08
 8006498:	20000f04 	.word	0x20000f04

0800649c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b08e      	sub	sp, #56	@ 0x38
 80064a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80064a2:	e0ce      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	da19      	bge.n	80064de <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80064aa:	1d3b      	adds	r3, r7, #4
 80064ac:	3304      	adds	r3, #4
 80064ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80064b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10b      	bne.n	80064ce <prvProcessReceivedCommands+0x32>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	61fb      	str	r3, [r7, #28]
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80064ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064d4:	6850      	ldr	r0, [r2, #4]
 80064d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064d8:	6892      	ldr	r2, [r2, #8]
 80064da:	4611      	mov	r1, r2
 80064dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f2c0 80ae 	blt.w	8006642 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80064ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d004      	beq.n	80064fc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f4:	3304      	adds	r3, #4
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7fe f9a4 	bl	8004844 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064fc:	463b      	mov	r3, r7
 80064fe:	4618      	mov	r0, r3
 8006500:	f7ff ff6a 	bl	80063d8 <prvSampleTimeNow>
 8006504:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b09      	cmp	r3, #9
 800650a:	f200 8097 	bhi.w	800663c <prvProcessReceivedCommands+0x1a0>
 800650e:	a201      	add	r2, pc, #4	@ (adr r2, 8006514 <prvProcessReceivedCommands+0x78>)
 8006510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006514:	0800653d 	.word	0x0800653d
 8006518:	0800653d 	.word	0x0800653d
 800651c:	0800653d 	.word	0x0800653d
 8006520:	080065b3 	.word	0x080065b3
 8006524:	080065c7 	.word	0x080065c7
 8006528:	08006613 	.word	0x08006613
 800652c:	0800653d 	.word	0x0800653d
 8006530:	0800653d 	.word	0x0800653d
 8006534:	080065b3 	.word	0x080065b3
 8006538:	080065c7 	.word	0x080065c7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800653c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006542:	f043 0301 	orr.w	r3, r3, #1
 8006546:	b2da      	uxtb	r2, r3
 8006548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800654e:	68ba      	ldr	r2, [r7, #8]
 8006550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	18d1      	adds	r1, r2, r3
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800655a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800655c:	f7ff ff5c 	bl	8006418 <prvInsertTimerInActiveList>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d06c      	beq.n	8006640 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800656c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800656e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006570:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006574:	f003 0304 	and.w	r3, r3, #4
 8006578:	2b00      	cmp	r3, #0
 800657a:	d061      	beq.n	8006640 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	441a      	add	r2, r3
 8006584:	2300      	movs	r3, #0
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	2300      	movs	r3, #0
 800658a:	2100      	movs	r1, #0
 800658c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800658e:	f7ff fe01 	bl	8006194 <xTimerGenericCommand>
 8006592:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d152      	bne.n	8006640 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800659a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659e:	f383 8811 	msr	BASEPRI, r3
 80065a2:	f3bf 8f6f 	isb	sy
 80065a6:	f3bf 8f4f 	dsb	sy
 80065aa:	61bb      	str	r3, [r7, #24]
}
 80065ac:	bf00      	nop
 80065ae:	bf00      	nop
 80065b0:	e7fd      	b.n	80065ae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065b8:	f023 0301 	bic.w	r3, r3, #1
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80065c4:	e03d      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80065c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065cc:	f043 0301 	orr.w	r3, r3, #1
 80065d0:	b2da      	uxtb	r2, r3
 80065d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80065de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10b      	bne.n	80065fe <prvProcessReceivedCommands+0x162>
	__asm volatile
 80065e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	617b      	str	r3, [r7, #20]
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	e7fd      	b.n	80065fa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80065fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006600:	699a      	ldr	r2, [r3, #24]
 8006602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006604:	18d1      	adds	r1, r2, r3
 8006606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800660a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800660c:	f7ff ff04 	bl	8006418 <prvInsertTimerInActiveList>
					break;
 8006610:	e017      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006614:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d103      	bne.n	8006628 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006620:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006622:	f000 fbe9 	bl	8006df8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006626:	e00c      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800662e:	f023 0301 	bic.w	r3, r3, #1
 8006632:	b2da      	uxtb	r2, r3
 8006634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006636:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800663a:	e002      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800663c:	bf00      	nop
 800663e:	e000      	b.n	8006642 <prvProcessReceivedCommands+0x1a6>
					break;
 8006640:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006642:	4b08      	ldr	r3, [pc, #32]	@ (8006664 <prvProcessReceivedCommands+0x1c8>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	1d39      	adds	r1, r7, #4
 8006648:	2200      	movs	r2, #0
 800664a:	4618      	mov	r0, r3
 800664c:	f7fe fbce 	bl	8004dec <xQueueReceive>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	f47f af26 	bne.w	80064a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006658:	bf00      	nop
 800665a:	bf00      	nop
 800665c:	3730      	adds	r7, #48	@ 0x30
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	20000f0c 	.word	0x20000f0c

08006668 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b088      	sub	sp, #32
 800666c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800666e:	e049      	b.n	8006704 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006670:	4b2e      	ldr	r3, [pc, #184]	@ (800672c <prvSwitchTimerLists+0xc4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800667a:	4b2c      	ldr	r3, [pc, #176]	@ (800672c <prvSwitchTimerLists+0xc4>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	3304      	adds	r3, #4
 8006688:	4618      	mov	r0, r3
 800668a:	f7fe f8db 	bl	8004844 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800669c:	f003 0304 	and.w	r3, r3, #4
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d02f      	beq.n	8006704 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	699b      	ldr	r3, [r3, #24]
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	4413      	add	r3, r2
 80066ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d90e      	bls.n	80066d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066c2:	4b1a      	ldr	r3, [pc, #104]	@ (800672c <prvSwitchTimerLists+0xc4>)
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	3304      	adds	r3, #4
 80066ca:	4619      	mov	r1, r3
 80066cc:	4610      	mov	r0, r2
 80066ce:	f7fe f880 	bl	80047d2 <vListInsert>
 80066d2:	e017      	b.n	8006704 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80066d4:	2300      	movs	r3, #0
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	2300      	movs	r3, #0
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	2100      	movs	r1, #0
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f7ff fd58 	bl	8006194 <xTimerGenericCommand>
 80066e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d10b      	bne.n	8006704 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	603b      	str	r3, [r7, #0]
}
 80066fe:	bf00      	nop
 8006700:	bf00      	nop
 8006702:	e7fd      	b.n	8006700 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006704:	4b09      	ldr	r3, [pc, #36]	@ (800672c <prvSwitchTimerLists+0xc4>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1b0      	bne.n	8006670 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800670e:	4b07      	ldr	r3, [pc, #28]	@ (800672c <prvSwitchTimerLists+0xc4>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006714:	4b06      	ldr	r3, [pc, #24]	@ (8006730 <prvSwitchTimerLists+0xc8>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a04      	ldr	r2, [pc, #16]	@ (800672c <prvSwitchTimerLists+0xc4>)
 800671a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800671c:	4a04      	ldr	r2, [pc, #16]	@ (8006730 <prvSwitchTimerLists+0xc8>)
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	6013      	str	r3, [r2, #0]
}
 8006722:	bf00      	nop
 8006724:	3718      	adds	r7, #24
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	20000f04 	.word	0x20000f04
 8006730:	20000f08 	.word	0x20000f08

08006734 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800673a:	f000 f96d 	bl	8006a18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800673e:	4b15      	ldr	r3, [pc, #84]	@ (8006794 <prvCheckForValidListAndQueue+0x60>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d120      	bne.n	8006788 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006746:	4814      	ldr	r0, [pc, #80]	@ (8006798 <prvCheckForValidListAndQueue+0x64>)
 8006748:	f7fd fff2 	bl	8004730 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800674c:	4813      	ldr	r0, [pc, #76]	@ (800679c <prvCheckForValidListAndQueue+0x68>)
 800674e:	f7fd ffef 	bl	8004730 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006752:	4b13      	ldr	r3, [pc, #76]	@ (80067a0 <prvCheckForValidListAndQueue+0x6c>)
 8006754:	4a10      	ldr	r2, [pc, #64]	@ (8006798 <prvCheckForValidListAndQueue+0x64>)
 8006756:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006758:	4b12      	ldr	r3, [pc, #72]	@ (80067a4 <prvCheckForValidListAndQueue+0x70>)
 800675a:	4a10      	ldr	r2, [pc, #64]	@ (800679c <prvCheckForValidListAndQueue+0x68>)
 800675c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800675e:	2300      	movs	r3, #0
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	4b11      	ldr	r3, [pc, #68]	@ (80067a8 <prvCheckForValidListAndQueue+0x74>)
 8006764:	4a11      	ldr	r2, [pc, #68]	@ (80067ac <prvCheckForValidListAndQueue+0x78>)
 8006766:	2110      	movs	r1, #16
 8006768:	200a      	movs	r0, #10
 800676a:	f7fe f8ff 	bl	800496c <xQueueGenericCreateStatic>
 800676e:	4603      	mov	r3, r0
 8006770:	4a08      	ldr	r2, [pc, #32]	@ (8006794 <prvCheckForValidListAndQueue+0x60>)
 8006772:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006774:	4b07      	ldr	r3, [pc, #28]	@ (8006794 <prvCheckForValidListAndQueue+0x60>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800677c:	4b05      	ldr	r3, [pc, #20]	@ (8006794 <prvCheckForValidListAndQueue+0x60>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	490b      	ldr	r1, [pc, #44]	@ (80067b0 <prvCheckForValidListAndQueue+0x7c>)
 8006782:	4618      	mov	r0, r3
 8006784:	f7fe fd24 	bl	80051d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006788:	f000 f978 	bl	8006a7c <vPortExitCritical>
}
 800678c:	bf00      	nop
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000f0c 	.word	0x20000f0c
 8006798:	20000edc 	.word	0x20000edc
 800679c:	20000ef0 	.word	0x20000ef0
 80067a0:	20000f04 	.word	0x20000f04
 80067a4:	20000f08 	.word	0x20000f08
 80067a8:	20000fb8 	.word	0x20000fb8
 80067ac:	20000f18 	.word	0x20000f18
 80067b0:	080072c0 	.word	0x080072c0

080067b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	3b04      	subs	r3, #4
 80067c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80067cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3b04      	subs	r3, #4
 80067d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f023 0201 	bic.w	r2, r3, #1
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	3b04      	subs	r3, #4
 80067e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80067e4:	4a0c      	ldr	r2, [pc, #48]	@ (8006818 <pxPortInitialiseStack+0x64>)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3b14      	subs	r3, #20
 80067ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	3b04      	subs	r3, #4
 80067fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f06f 0202 	mvn.w	r2, #2
 8006802:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	3b20      	subs	r3, #32
 8006808:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800680a:	68fb      	ldr	r3, [r7, #12]
}
 800680c:	4618      	mov	r0, r3
 800680e:	3714      	adds	r7, #20
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr
 8006818:	0800681d 	.word	0x0800681d

0800681c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006822:	2300      	movs	r3, #0
 8006824:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006826:	4b13      	ldr	r3, [pc, #76]	@ (8006874 <prvTaskExitError+0x58>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682e:	d00b      	beq.n	8006848 <prvTaskExitError+0x2c>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	60fb      	str	r3, [r7, #12]
}
 8006842:	bf00      	nop
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <prvTaskExitError+0x28>
	__asm volatile
 8006848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684c:	f383 8811 	msr	BASEPRI, r3
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	60bb      	str	r3, [r7, #8]
}
 800685a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800685c:	bf00      	nop
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0fc      	beq.n	800685e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	2000002c 	.word	0x2000002c
	...

08006880 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006880:	4b07      	ldr	r3, [pc, #28]	@ (80068a0 <pxCurrentTCBConst2>)
 8006882:	6819      	ldr	r1, [r3, #0]
 8006884:	6808      	ldr	r0, [r1, #0]
 8006886:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688a:	f380 8809 	msr	PSP, r0
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f04f 0000 	mov.w	r0, #0
 8006896:	f380 8811 	msr	BASEPRI, r0
 800689a:	4770      	bx	lr
 800689c:	f3af 8000 	nop.w

080068a0 <pxCurrentTCBConst2>:
 80068a0:	200009dc 	.word	0x200009dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80068a4:	bf00      	nop
 80068a6:	bf00      	nop

080068a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80068a8:	4808      	ldr	r0, [pc, #32]	@ (80068cc <prvPortStartFirstTask+0x24>)
 80068aa:	6800      	ldr	r0, [r0, #0]
 80068ac:	6800      	ldr	r0, [r0, #0]
 80068ae:	f380 8808 	msr	MSP, r0
 80068b2:	f04f 0000 	mov.w	r0, #0
 80068b6:	f380 8814 	msr	CONTROL, r0
 80068ba:	b662      	cpsie	i
 80068bc:	b661      	cpsie	f
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	df00      	svc	0
 80068c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068ca:	bf00      	nop
 80068cc:	e000ed08 	.word	0xe000ed08

080068d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80068d6:	4b47      	ldr	r3, [pc, #284]	@ (80069f4 <xPortStartScheduler+0x124>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a47      	ldr	r2, [pc, #284]	@ (80069f8 <xPortStartScheduler+0x128>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d10b      	bne.n	80068f8 <xPortStartScheduler+0x28>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60fb      	str	r3, [r7, #12]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80068f8:	4b3e      	ldr	r3, [pc, #248]	@ (80069f4 <xPortStartScheduler+0x124>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a3f      	ldr	r2, [pc, #252]	@ (80069fc <xPortStartScheduler+0x12c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d10b      	bne.n	800691a <xPortStartScheduler+0x4a>
	__asm volatile
 8006902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006906:	f383 8811 	msr	BASEPRI, r3
 800690a:	f3bf 8f6f 	isb	sy
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	613b      	str	r3, [r7, #16]
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop
 8006918:	e7fd      	b.n	8006916 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800691a:	4b39      	ldr	r3, [pc, #228]	@ (8006a00 <xPortStartScheduler+0x130>)
 800691c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	b2db      	uxtb	r3, r3
 8006924:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	22ff      	movs	r2, #255	@ 0xff
 800692a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	b2db      	uxtb	r3, r3
 8006932:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006934:	78fb      	ldrb	r3, [r7, #3]
 8006936:	b2db      	uxtb	r3, r3
 8006938:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800693c:	b2da      	uxtb	r2, r3
 800693e:	4b31      	ldr	r3, [pc, #196]	@ (8006a04 <xPortStartScheduler+0x134>)
 8006940:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006942:	4b31      	ldr	r3, [pc, #196]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006944:	2207      	movs	r2, #7
 8006946:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006948:	e009      	b.n	800695e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800694a:	4b2f      	ldr	r3, [pc, #188]	@ (8006a08 <xPortStartScheduler+0x138>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3b01      	subs	r3, #1
 8006950:	4a2d      	ldr	r2, [pc, #180]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006952:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006954:	78fb      	ldrb	r3, [r7, #3]
 8006956:	b2db      	uxtb	r3, r3
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	b2db      	uxtb	r3, r3
 800695c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	b2db      	uxtb	r3, r3
 8006962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006966:	2b80      	cmp	r3, #128	@ 0x80
 8006968:	d0ef      	beq.n	800694a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800696a:	4b27      	ldr	r3, [pc, #156]	@ (8006a08 <xPortStartScheduler+0x138>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f1c3 0307 	rsb	r3, r3, #7
 8006972:	2b04      	cmp	r3, #4
 8006974:	d00b      	beq.n	800698e <xPortStartScheduler+0xbe>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	60bb      	str	r3, [r7, #8]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800698e:	4b1e      	ldr	r3, [pc, #120]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	021b      	lsls	r3, r3, #8
 8006994:	4a1c      	ldr	r2, [pc, #112]	@ (8006a08 <xPortStartScheduler+0x138>)
 8006996:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006998:	4b1b      	ldr	r3, [pc, #108]	@ (8006a08 <xPortStartScheduler+0x138>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80069a0:	4a19      	ldr	r2, [pc, #100]	@ (8006a08 <xPortStartScheduler+0x138>)
 80069a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80069ac:	4b17      	ldr	r3, [pc, #92]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a16      	ldr	r2, [pc, #88]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80069b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80069b8:	4b14      	ldr	r3, [pc, #80]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a13      	ldr	r2, [pc, #76]	@ (8006a0c <xPortStartScheduler+0x13c>)
 80069be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80069c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80069c4:	f000 f8da 	bl	8006b7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80069c8:	4b11      	ldr	r3, [pc, #68]	@ (8006a10 <xPortStartScheduler+0x140>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80069ce:	f000 f8f9 	bl	8006bc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80069d2:	4b10      	ldr	r3, [pc, #64]	@ (8006a14 <xPortStartScheduler+0x144>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006a14 <xPortStartScheduler+0x144>)
 80069d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80069dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80069de:	f7ff ff63 	bl	80068a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80069e2:	f7ff f82d 	bl	8005a40 <vTaskSwitchContext>
	prvTaskExitError();
 80069e6:	f7ff ff19 	bl	800681c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3718      	adds	r7, #24
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	e000ed00 	.word	0xe000ed00
 80069f8:	410fc271 	.word	0x410fc271
 80069fc:	410fc270 	.word	0x410fc270
 8006a00:	e000e400 	.word	0xe000e400
 8006a04:	20001008 	.word	0x20001008
 8006a08:	2000100c 	.word	0x2000100c
 8006a0c:	e000ed20 	.word	0xe000ed20
 8006a10:	2000002c 	.word	0x2000002c
 8006a14:	e000ef34 	.word	0xe000ef34

08006a18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	607b      	str	r3, [r7, #4]
}
 8006a30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006a32:	4b10      	ldr	r3, [pc, #64]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3301      	adds	r3, #1
 8006a38:	4a0e      	ldr	r2, [pc, #56]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006a74 <vPortEnterCritical+0x5c>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d110      	bne.n	8006a66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a44:	4b0c      	ldr	r3, [pc, #48]	@ (8006a78 <vPortEnterCritical+0x60>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00b      	beq.n	8006a66 <vPortEnterCritical+0x4e>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	603b      	str	r3, [r7, #0]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <vPortEnterCritical+0x4a>
	}
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
 8006a72:	bf00      	nop
 8006a74:	2000002c 	.word	0x2000002c
 8006a78:	e000ed04 	.word	0xe000ed04

08006a7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a82:	4b12      	ldr	r3, [pc, #72]	@ (8006acc <vPortExitCritical+0x50>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10b      	bne.n	8006aa2 <vPortExitCritical+0x26>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	607b      	str	r3, [r7, #4]
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	e7fd      	b.n	8006a9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006acc <vPortExitCritical+0x50>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	4a08      	ldr	r2, [pc, #32]	@ (8006acc <vPortExitCritical+0x50>)
 8006aaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006aac:	4b07      	ldr	r3, [pc, #28]	@ (8006acc <vPortExitCritical+0x50>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d105      	bne.n	8006ac0 <vPortExitCritical+0x44>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f383 8811 	msr	BASEPRI, r3
}
 8006abe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	2000002c 	.word	0x2000002c

08006ad0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ad0:	f3ef 8009 	mrs	r0, PSP
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	4b15      	ldr	r3, [pc, #84]	@ (8006b30 <pxCurrentTCBConst>)
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	f01e 0f10 	tst.w	lr, #16
 8006ae0:	bf08      	it	eq
 8006ae2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ae6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aea:	6010      	str	r0, [r2, #0]
 8006aec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006af0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006af4:	f380 8811 	msr	BASEPRI, r0
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f7fe ff9e 	bl	8005a40 <vTaskSwitchContext>
 8006b04:	f04f 0000 	mov.w	r0, #0
 8006b08:	f380 8811 	msr	BASEPRI, r0
 8006b0c:	bc09      	pop	{r0, r3}
 8006b0e:	6819      	ldr	r1, [r3, #0]
 8006b10:	6808      	ldr	r0, [r1, #0]
 8006b12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b16:	f01e 0f10 	tst.w	lr, #16
 8006b1a:	bf08      	it	eq
 8006b1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006b20:	f380 8809 	msr	PSP, r0
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	4770      	bx	lr
 8006b2a:	bf00      	nop
 8006b2c:	f3af 8000 	nop.w

08006b30 <pxCurrentTCBConst>:
 8006b30:	200009dc 	.word	0x200009dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop

08006b38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b42:	f383 8811 	msr	BASEPRI, r3
 8006b46:	f3bf 8f6f 	isb	sy
 8006b4a:	f3bf 8f4f 	dsb	sy
 8006b4e:	607b      	str	r3, [r7, #4]
}
 8006b50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b52:	f7fe febb 	bl	80058cc <xTaskIncrementTick>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b5c:	4b06      	ldr	r3, [pc, #24]	@ (8006b78 <xPortSysTickHandler+0x40>)
 8006b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b62:	601a      	str	r2, [r3, #0]
 8006b64:	2300      	movs	r3, #0
 8006b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	f383 8811 	msr	BASEPRI, r3
}
 8006b6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b70:	bf00      	nop
 8006b72:	3708      	adds	r7, #8
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	e000ed04 	.word	0xe000ed04

08006b7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b80:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb0 <vPortSetupTimerInterrupt+0x34>)
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b86:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb4 <vPortSetupTimerInterrupt+0x38>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006bb8 <vPortSetupTimerInterrupt+0x3c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a0a      	ldr	r2, [pc, #40]	@ (8006bbc <vPortSetupTimerInterrupt+0x40>)
 8006b92:	fba2 2303 	umull	r2, r3, r2, r3
 8006b96:	099b      	lsrs	r3, r3, #6
 8006b98:	4a09      	ldr	r2, [pc, #36]	@ (8006bc0 <vPortSetupTimerInterrupt+0x44>)
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b9e:	4b04      	ldr	r3, [pc, #16]	@ (8006bb0 <vPortSetupTimerInterrupt+0x34>)
 8006ba0:	2207      	movs	r2, #7
 8006ba2:	601a      	str	r2, [r3, #0]
}
 8006ba4:	bf00      	nop
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	e000e010 	.word	0xe000e010
 8006bb4:	e000e018 	.word	0xe000e018
 8006bb8:	20000020 	.word	0x20000020
 8006bbc:	10624dd3 	.word	0x10624dd3
 8006bc0:	e000e014 	.word	0xe000e014

08006bc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006bc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006bd4 <vPortEnableVFP+0x10>
 8006bc8:	6801      	ldr	r1, [r0, #0]
 8006bca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006bce:	6001      	str	r1, [r0, #0]
 8006bd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006bd2:	bf00      	nop
 8006bd4:	e000ed88 	.word	0xe000ed88

08006bd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006bde:	f3ef 8305 	mrs	r3, IPSR
 8006be2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2b0f      	cmp	r3, #15
 8006be8:	d915      	bls.n	8006c16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006bea:	4a18      	ldr	r2, [pc, #96]	@ (8006c4c <vPortValidateInterruptPriority+0x74>)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	4413      	add	r3, r2
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006bf4:	4b16      	ldr	r3, [pc, #88]	@ (8006c50 <vPortValidateInterruptPriority+0x78>)
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	7afa      	ldrb	r2, [r7, #11]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d20b      	bcs.n	8006c16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	607b      	str	r3, [r7, #4]
}
 8006c10:	bf00      	nop
 8006c12:	bf00      	nop
 8006c14:	e7fd      	b.n	8006c12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006c16:	4b0f      	ldr	r3, [pc, #60]	@ (8006c54 <vPortValidateInterruptPriority+0x7c>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8006c58 <vPortValidateInterruptPriority+0x80>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d90b      	bls.n	8006c3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	603b      	str	r3, [r7, #0]
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <vPortValidateInterruptPriority+0x62>
	}
 8006c3e:	bf00      	nop
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	e000e3f0 	.word	0xe000e3f0
 8006c50:	20001008 	.word	0x20001008
 8006c54:	e000ed0c 	.word	0xe000ed0c
 8006c58:	2000100c 	.word	0x2000100c

08006c5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08a      	sub	sp, #40	@ 0x28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c64:	2300      	movs	r3, #0
 8006c66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c68:	f7fe fd74 	bl	8005754 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c6c:	4b5c      	ldr	r3, [pc, #368]	@ (8006de0 <pvPortMalloc+0x184>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d101      	bne.n	8006c78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c74:	f000 f924 	bl	8006ec0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c78:	4b5a      	ldr	r3, [pc, #360]	@ (8006de4 <pvPortMalloc+0x188>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4013      	ands	r3, r2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f040 8095 	bne.w	8006db0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d01e      	beq.n	8006cca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c8c:	2208      	movs	r2, #8
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4413      	add	r3, r2
 8006c92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d015      	beq.n	8006cca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f023 0307 	bic.w	r3, r3, #7
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00b      	beq.n	8006cca <pvPortMalloc+0x6e>
	__asm volatile
 8006cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb6:	f383 8811 	msr	BASEPRI, r3
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	617b      	str	r3, [r7, #20]
}
 8006cc4:	bf00      	nop
 8006cc6:	bf00      	nop
 8006cc8:	e7fd      	b.n	8006cc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d06f      	beq.n	8006db0 <pvPortMalloc+0x154>
 8006cd0:	4b45      	ldr	r3, [pc, #276]	@ (8006de8 <pvPortMalloc+0x18c>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d86a      	bhi.n	8006db0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006cda:	4b44      	ldr	r3, [pc, #272]	@ (8006dec <pvPortMalloc+0x190>)
 8006cdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006cde:	4b43      	ldr	r3, [pc, #268]	@ (8006dec <pvPortMalloc+0x190>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ce4:	e004      	b.n	8006cf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf2:	685b      	ldr	r3, [r3, #4]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d903      	bls.n	8006d02 <pvPortMalloc+0xa6>
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1f1      	bne.n	8006ce6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d02:	4b37      	ldr	r3, [pc, #220]	@ (8006de0 <pvPortMalloc+0x184>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d051      	beq.n	8006db0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d0c:	6a3b      	ldr	r3, [r7, #32]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2208      	movs	r2, #8
 8006d12:	4413      	add	r3, r2
 8006d14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	6a3b      	ldr	r3, [r7, #32]
 8006d1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	1ad2      	subs	r2, r2, r3
 8006d26:	2308      	movs	r3, #8
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d920      	bls.n	8006d70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4413      	add	r3, r2
 8006d34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	f003 0307 	and.w	r3, r3, #7
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d00b      	beq.n	8006d58 <pvPortMalloc+0xfc>
	__asm volatile
 8006d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	613b      	str	r3, [r7, #16]
}
 8006d52:	bf00      	nop
 8006d54:	bf00      	nop
 8006d56:	e7fd      	b.n	8006d54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	1ad2      	subs	r2, r2, r3
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d6a:	69b8      	ldr	r0, [r7, #24]
 8006d6c:	f000 f90a 	bl	8006f84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d70:	4b1d      	ldr	r3, [pc, #116]	@ (8006de8 <pvPortMalloc+0x18c>)
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	4a1b      	ldr	r2, [pc, #108]	@ (8006de8 <pvPortMalloc+0x18c>)
 8006d7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8006de8 <pvPortMalloc+0x18c>)
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	4b1b      	ldr	r3, [pc, #108]	@ (8006df0 <pvPortMalloc+0x194>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d203      	bcs.n	8006d92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d8a:	4b17      	ldr	r3, [pc, #92]	@ (8006de8 <pvPortMalloc+0x18c>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a18      	ldr	r2, [pc, #96]	@ (8006df0 <pvPortMalloc+0x194>)
 8006d90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d94:	685a      	ldr	r2, [r3, #4]
 8006d96:	4b13      	ldr	r3, [pc, #76]	@ (8006de4 <pvPortMalloc+0x188>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	2200      	movs	r2, #0
 8006da4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006da6:	4b13      	ldr	r3, [pc, #76]	@ (8006df4 <pvPortMalloc+0x198>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	3301      	adds	r3, #1
 8006dac:	4a11      	ldr	r2, [pc, #68]	@ (8006df4 <pvPortMalloc+0x198>)
 8006dae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006db0:	f7fe fcde 	bl	8005770 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	f003 0307 	and.w	r3, r3, #7
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00b      	beq.n	8006dd6 <pvPortMalloc+0x17a>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	60fb      	str	r3, [r7, #12]
}
 8006dd0:	bf00      	nop
 8006dd2:	bf00      	nop
 8006dd4:	e7fd      	b.n	8006dd2 <pvPortMalloc+0x176>
	return pvReturn;
 8006dd6:	69fb      	ldr	r3, [r7, #28]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3728      	adds	r7, #40	@ 0x28
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	20004c18 	.word	0x20004c18
 8006de4:	20004c2c 	.word	0x20004c2c
 8006de8:	20004c1c 	.word	0x20004c1c
 8006dec:	20004c10 	.word	0x20004c10
 8006df0:	20004c20 	.word	0x20004c20
 8006df4:	20004c24 	.word	0x20004c24

08006df8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b086      	sub	sp, #24
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d04f      	beq.n	8006eaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e0a:	2308      	movs	r3, #8
 8006e0c:	425b      	negs	r3, r3
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4413      	add	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	685a      	ldr	r2, [r3, #4]
 8006e1c:	4b25      	ldr	r3, [pc, #148]	@ (8006eb4 <vPortFree+0xbc>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4013      	ands	r3, r2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10b      	bne.n	8006e3e <vPortFree+0x46>
	__asm volatile
 8006e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2a:	f383 8811 	msr	BASEPRI, r3
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f3bf 8f4f 	dsb	sy
 8006e36:	60fb      	str	r3, [r7, #12]
}
 8006e38:	bf00      	nop
 8006e3a:	bf00      	nop
 8006e3c:	e7fd      	b.n	8006e3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00b      	beq.n	8006e5e <vPortFree+0x66>
	__asm volatile
 8006e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e4a:	f383 8811 	msr	BASEPRI, r3
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f3bf 8f4f 	dsb	sy
 8006e56:	60bb      	str	r3, [r7, #8]
}
 8006e58:	bf00      	nop
 8006e5a:	bf00      	nop
 8006e5c:	e7fd      	b.n	8006e5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	4b14      	ldr	r3, [pc, #80]	@ (8006eb4 <vPortFree+0xbc>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4013      	ands	r3, r2
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d01e      	beq.n	8006eaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d11a      	bne.n	8006eaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	4b0e      	ldr	r3, [pc, #56]	@ (8006eb4 <vPortFree+0xbc>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	401a      	ands	r2, r3
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e84:	f7fe fc66 	bl	8005754 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb8 <vPortFree+0xc0>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4413      	add	r3, r2
 8006e92:	4a09      	ldr	r2, [pc, #36]	@ (8006eb8 <vPortFree+0xc0>)
 8006e94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e96:	6938      	ldr	r0, [r7, #16]
 8006e98:	f000 f874 	bl	8006f84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e9c:	4b07      	ldr	r3, [pc, #28]	@ (8006ebc <vPortFree+0xc4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	4a06      	ldr	r2, [pc, #24]	@ (8006ebc <vPortFree+0xc4>)
 8006ea4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006ea6:	f7fe fc63 	bl	8005770 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006eaa:	bf00      	nop
 8006eac:	3718      	adds	r7, #24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20004c2c 	.word	0x20004c2c
 8006eb8:	20004c1c 	.word	0x20004c1c
 8006ebc:	20004c28 	.word	0x20004c28

08006ec0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ec6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006eca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ecc:	4b27      	ldr	r3, [pc, #156]	@ (8006f6c <prvHeapInit+0xac>)
 8006ece:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f003 0307 	and.w	r3, r3, #7
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00c      	beq.n	8006ef4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	3307      	adds	r3, #7
 8006ede:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f023 0307 	bic.w	r3, r3, #7
 8006ee6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	4a1f      	ldr	r2, [pc, #124]	@ (8006f6c <prvHeapInit+0xac>)
 8006ef0:	4413      	add	r3, r2
 8006ef2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ef8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f70 <prvHeapInit+0xb0>)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006efe:	4b1c      	ldr	r3, [pc, #112]	@ (8006f70 <prvHeapInit+0xb0>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	68ba      	ldr	r2, [r7, #8]
 8006f08:	4413      	add	r3, r2
 8006f0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f0c:	2208      	movs	r2, #8
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	1a9b      	subs	r3, r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0307 	bic.w	r3, r3, #7
 8006f1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4a15      	ldr	r2, [pc, #84]	@ (8006f74 <prvHeapInit+0xb4>)
 8006f20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f22:	4b14      	ldr	r3, [pc, #80]	@ (8006f74 <prvHeapInit+0xb4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2200      	movs	r2, #0
 8006f28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f2a:	4b12      	ldr	r3, [pc, #72]	@ (8006f74 <prvHeapInit+0xb4>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	1ad2      	subs	r2, r2, r3
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f40:	4b0c      	ldr	r3, [pc, #48]	@ (8006f74 <prvHeapInit+0xb4>)
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8006f78 <prvHeapInit+0xb8>)
 8006f4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	4a09      	ldr	r2, [pc, #36]	@ (8006f7c <prvHeapInit+0xbc>)
 8006f56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f58:	4b09      	ldr	r3, [pc, #36]	@ (8006f80 <prvHeapInit+0xc0>)
 8006f5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006f5e:	601a      	str	r2, [r3, #0]
}
 8006f60:	bf00      	nop
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	20001010 	.word	0x20001010
 8006f70:	20004c10 	.word	0x20004c10
 8006f74:	20004c18 	.word	0x20004c18
 8006f78:	20004c20 	.word	0x20004c20
 8006f7c:	20004c1c 	.word	0x20004c1c
 8006f80:	20004c2c 	.word	0x20004c2c

08006f84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f8c:	4b28      	ldr	r3, [pc, #160]	@ (8007030 <prvInsertBlockIntoFreeList+0xac>)
 8006f8e:	60fb      	str	r3, [r7, #12]
 8006f90:	e002      	b.n	8006f98 <prvInsertBlockIntoFreeList+0x14>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d8f7      	bhi.n	8006f92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	4413      	add	r3, r2
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d108      	bne.n	8006fc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	441a      	add	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	441a      	add	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d118      	bne.n	800700c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	4b15      	ldr	r3, [pc, #84]	@ (8007034 <prvInsertBlockIntoFreeList+0xb0>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d00d      	beq.n	8007002 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	441a      	add	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	e008      	b.n	8007014 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007002:	4b0c      	ldr	r3, [pc, #48]	@ (8007034 <prvInsertBlockIntoFreeList+0xb0>)
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	601a      	str	r2, [r3, #0]
 800700a:	e003      	b.n	8007014 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	429a      	cmp	r2, r3
 800701a:	d002      	beq.n	8007022 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007022:	bf00      	nop
 8007024:	3714      	adds	r7, #20
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	20004c10 	.word	0x20004c10
 8007034:	20004c18 	.word	0x20004c18

08007038 <__malloc_lock>:
 8007038:	4801      	ldr	r0, [pc, #4]	@ (8007040 <__malloc_lock+0x8>)
 800703a:	f000 b893 	b.w	8007164 <__retarget_lock_acquire_recursive>
 800703e:	bf00      	nop
 8007040:	20004d6c 	.word	0x20004d6c

08007044 <__malloc_unlock>:
 8007044:	4801      	ldr	r0, [pc, #4]	@ (800704c <__malloc_unlock+0x8>)
 8007046:	f000 b88e 	b.w	8007166 <__retarget_lock_release_recursive>
 800704a:	bf00      	nop
 800704c:	20004d6c 	.word	0x20004d6c

08007050 <memset>:
 8007050:	4402      	add	r2, r0
 8007052:	4603      	mov	r3, r0
 8007054:	4293      	cmp	r3, r2
 8007056:	d100      	bne.n	800705a <memset+0xa>
 8007058:	4770      	bx	lr
 800705a:	f803 1b01 	strb.w	r1, [r3], #1
 800705e:	e7f9      	b.n	8007054 <memset+0x4>

08007060 <_reclaim_reent>:
 8007060:	4b2d      	ldr	r3, [pc, #180]	@ (8007118 <_reclaim_reent+0xb8>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4283      	cmp	r3, r0
 8007066:	b570      	push	{r4, r5, r6, lr}
 8007068:	4604      	mov	r4, r0
 800706a:	d053      	beq.n	8007114 <_reclaim_reent+0xb4>
 800706c:	69c3      	ldr	r3, [r0, #28]
 800706e:	b31b      	cbz	r3, 80070b8 <_reclaim_reent+0x58>
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	b163      	cbz	r3, 800708e <_reclaim_reent+0x2e>
 8007074:	2500      	movs	r5, #0
 8007076:	69e3      	ldr	r3, [r4, #28]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	5959      	ldr	r1, [r3, r5]
 800707c:	b9b1      	cbnz	r1, 80070ac <_reclaim_reent+0x4c>
 800707e:	3504      	adds	r5, #4
 8007080:	2d80      	cmp	r5, #128	@ 0x80
 8007082:	d1f8      	bne.n	8007076 <_reclaim_reent+0x16>
 8007084:	69e3      	ldr	r3, [r4, #28]
 8007086:	4620      	mov	r0, r4
 8007088:	68d9      	ldr	r1, [r3, #12]
 800708a:	f000 f87b 	bl	8007184 <_free_r>
 800708e:	69e3      	ldr	r3, [r4, #28]
 8007090:	6819      	ldr	r1, [r3, #0]
 8007092:	b111      	cbz	r1, 800709a <_reclaim_reent+0x3a>
 8007094:	4620      	mov	r0, r4
 8007096:	f000 f875 	bl	8007184 <_free_r>
 800709a:	69e3      	ldr	r3, [r4, #28]
 800709c:	689d      	ldr	r5, [r3, #8]
 800709e:	b15d      	cbz	r5, 80070b8 <_reclaim_reent+0x58>
 80070a0:	4629      	mov	r1, r5
 80070a2:	4620      	mov	r0, r4
 80070a4:	682d      	ldr	r5, [r5, #0]
 80070a6:	f000 f86d 	bl	8007184 <_free_r>
 80070aa:	e7f8      	b.n	800709e <_reclaim_reent+0x3e>
 80070ac:	680e      	ldr	r6, [r1, #0]
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f868 	bl	8007184 <_free_r>
 80070b4:	4631      	mov	r1, r6
 80070b6:	e7e1      	b.n	800707c <_reclaim_reent+0x1c>
 80070b8:	6961      	ldr	r1, [r4, #20]
 80070ba:	b111      	cbz	r1, 80070c2 <_reclaim_reent+0x62>
 80070bc:	4620      	mov	r0, r4
 80070be:	f000 f861 	bl	8007184 <_free_r>
 80070c2:	69e1      	ldr	r1, [r4, #28]
 80070c4:	b111      	cbz	r1, 80070cc <_reclaim_reent+0x6c>
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 f85c 	bl	8007184 <_free_r>
 80070cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80070ce:	b111      	cbz	r1, 80070d6 <_reclaim_reent+0x76>
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 f857 	bl	8007184 <_free_r>
 80070d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070d8:	b111      	cbz	r1, 80070e0 <_reclaim_reent+0x80>
 80070da:	4620      	mov	r0, r4
 80070dc:	f000 f852 	bl	8007184 <_free_r>
 80070e0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80070e2:	b111      	cbz	r1, 80070ea <_reclaim_reent+0x8a>
 80070e4:	4620      	mov	r0, r4
 80070e6:	f000 f84d 	bl	8007184 <_free_r>
 80070ea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80070ec:	b111      	cbz	r1, 80070f4 <_reclaim_reent+0x94>
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 f848 	bl	8007184 <_free_r>
 80070f4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80070f6:	b111      	cbz	r1, 80070fe <_reclaim_reent+0x9e>
 80070f8:	4620      	mov	r0, r4
 80070fa:	f000 f843 	bl	8007184 <_free_r>
 80070fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007100:	b111      	cbz	r1, 8007108 <_reclaim_reent+0xa8>
 8007102:	4620      	mov	r0, r4
 8007104:	f000 f83e 	bl	8007184 <_free_r>
 8007108:	6a23      	ldr	r3, [r4, #32]
 800710a:	b11b      	cbz	r3, 8007114 <_reclaim_reent+0xb4>
 800710c:	4620      	mov	r0, r4
 800710e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007112:	4718      	bx	r3
 8007114:	bd70      	pop	{r4, r5, r6, pc}
 8007116:	bf00      	nop
 8007118:	20000030 	.word	0x20000030

0800711c <__libc_init_array>:
 800711c:	b570      	push	{r4, r5, r6, lr}
 800711e:	4d0d      	ldr	r5, [pc, #52]	@ (8007154 <__libc_init_array+0x38>)
 8007120:	4c0d      	ldr	r4, [pc, #52]	@ (8007158 <__libc_init_array+0x3c>)
 8007122:	1b64      	subs	r4, r4, r5
 8007124:	10a4      	asrs	r4, r4, #2
 8007126:	2600      	movs	r6, #0
 8007128:	42a6      	cmp	r6, r4
 800712a:	d109      	bne.n	8007140 <__libc_init_array+0x24>
 800712c:	4d0b      	ldr	r5, [pc, #44]	@ (800715c <__libc_init_array+0x40>)
 800712e:	4c0c      	ldr	r4, [pc, #48]	@ (8007160 <__libc_init_array+0x44>)
 8007130:	f000 f872 	bl	8007218 <_init>
 8007134:	1b64      	subs	r4, r4, r5
 8007136:	10a4      	asrs	r4, r4, #2
 8007138:	2600      	movs	r6, #0
 800713a:	42a6      	cmp	r6, r4
 800713c:	d105      	bne.n	800714a <__libc_init_array+0x2e>
 800713e:	bd70      	pop	{r4, r5, r6, pc}
 8007140:	f855 3b04 	ldr.w	r3, [r5], #4
 8007144:	4798      	blx	r3
 8007146:	3601      	adds	r6, #1
 8007148:	e7ee      	b.n	8007128 <__libc_init_array+0xc>
 800714a:	f855 3b04 	ldr.w	r3, [r5], #4
 800714e:	4798      	blx	r3
 8007150:	3601      	adds	r6, #1
 8007152:	e7f2      	b.n	800713a <__libc_init_array+0x1e>
 8007154:	0800d940 	.word	0x0800d940
 8007158:	0800d940 	.word	0x0800d940
 800715c:	0800d940 	.word	0x0800d940
 8007160:	0800d944 	.word	0x0800d944

08007164 <__retarget_lock_acquire_recursive>:
 8007164:	4770      	bx	lr

08007166 <__retarget_lock_release_recursive>:
 8007166:	4770      	bx	lr

08007168 <memcpy>:
 8007168:	440a      	add	r2, r1
 800716a:	4291      	cmp	r1, r2
 800716c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007170:	d100      	bne.n	8007174 <memcpy+0xc>
 8007172:	4770      	bx	lr
 8007174:	b510      	push	{r4, lr}
 8007176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800717a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800717e:	4291      	cmp	r1, r2
 8007180:	d1f9      	bne.n	8007176 <memcpy+0xe>
 8007182:	bd10      	pop	{r4, pc}

08007184 <_free_r>:
 8007184:	b538      	push	{r3, r4, r5, lr}
 8007186:	4605      	mov	r5, r0
 8007188:	2900      	cmp	r1, #0
 800718a:	d041      	beq.n	8007210 <_free_r+0x8c>
 800718c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007190:	1f0c      	subs	r4, r1, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	bfb8      	it	lt
 8007196:	18e4      	addlt	r4, r4, r3
 8007198:	f7ff ff4e 	bl	8007038 <__malloc_lock>
 800719c:	4a1d      	ldr	r2, [pc, #116]	@ (8007214 <_free_r+0x90>)
 800719e:	6813      	ldr	r3, [r2, #0]
 80071a0:	b933      	cbnz	r3, 80071b0 <_free_r+0x2c>
 80071a2:	6063      	str	r3, [r4, #4]
 80071a4:	6014      	str	r4, [r2, #0]
 80071a6:	4628      	mov	r0, r5
 80071a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071ac:	f7ff bf4a 	b.w	8007044 <__malloc_unlock>
 80071b0:	42a3      	cmp	r3, r4
 80071b2:	d908      	bls.n	80071c6 <_free_r+0x42>
 80071b4:	6820      	ldr	r0, [r4, #0]
 80071b6:	1821      	adds	r1, r4, r0
 80071b8:	428b      	cmp	r3, r1
 80071ba:	bf01      	itttt	eq
 80071bc:	6819      	ldreq	r1, [r3, #0]
 80071be:	685b      	ldreq	r3, [r3, #4]
 80071c0:	1809      	addeq	r1, r1, r0
 80071c2:	6021      	streq	r1, [r4, #0]
 80071c4:	e7ed      	b.n	80071a2 <_free_r+0x1e>
 80071c6:	461a      	mov	r2, r3
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	b10b      	cbz	r3, 80071d0 <_free_r+0x4c>
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	d9fa      	bls.n	80071c6 <_free_r+0x42>
 80071d0:	6811      	ldr	r1, [r2, #0]
 80071d2:	1850      	adds	r0, r2, r1
 80071d4:	42a0      	cmp	r0, r4
 80071d6:	d10b      	bne.n	80071f0 <_free_r+0x6c>
 80071d8:	6820      	ldr	r0, [r4, #0]
 80071da:	4401      	add	r1, r0
 80071dc:	1850      	adds	r0, r2, r1
 80071de:	4283      	cmp	r3, r0
 80071e0:	6011      	str	r1, [r2, #0]
 80071e2:	d1e0      	bne.n	80071a6 <_free_r+0x22>
 80071e4:	6818      	ldr	r0, [r3, #0]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	6053      	str	r3, [r2, #4]
 80071ea:	4408      	add	r0, r1
 80071ec:	6010      	str	r0, [r2, #0]
 80071ee:	e7da      	b.n	80071a6 <_free_r+0x22>
 80071f0:	d902      	bls.n	80071f8 <_free_r+0x74>
 80071f2:	230c      	movs	r3, #12
 80071f4:	602b      	str	r3, [r5, #0]
 80071f6:	e7d6      	b.n	80071a6 <_free_r+0x22>
 80071f8:	6820      	ldr	r0, [r4, #0]
 80071fa:	1821      	adds	r1, r4, r0
 80071fc:	428b      	cmp	r3, r1
 80071fe:	bf04      	itt	eq
 8007200:	6819      	ldreq	r1, [r3, #0]
 8007202:	685b      	ldreq	r3, [r3, #4]
 8007204:	6063      	str	r3, [r4, #4]
 8007206:	bf04      	itt	eq
 8007208:	1809      	addeq	r1, r1, r0
 800720a:	6021      	streq	r1, [r4, #0]
 800720c:	6054      	str	r4, [r2, #4]
 800720e:	e7ca      	b.n	80071a6 <_free_r+0x22>
 8007210:	bd38      	pop	{r3, r4, r5, pc}
 8007212:	bf00      	nop
 8007214:	20004c30 	.word	0x20004c30

08007218 <_init>:
 8007218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721a:	bf00      	nop
 800721c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800721e:	bc08      	pop	{r3}
 8007220:	469e      	mov	lr, r3
 8007222:	4770      	bx	lr

08007224 <_fini>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	bf00      	nop
 8007228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800722a:	bc08      	pop	{r3}
 800722c:	469e      	mov	lr, r3
 800722e:	4770      	bx	lr
