<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>LPC17xx GPIO API</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx GPIO API<div class="ingroups"><a class="el" href="group___g_p_i_o.html">GPIO</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPC17xx GPIO APIs Reference.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacdcc7436bfef19dca62605e2e2266f1f"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gacdcc7436bfef19dca62605e2e2266f1f">GPIOPinToPeripheralId</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:gacdcc7436bfef19dca62605e2e2266f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the GPIO port from a Pin.  <a href="#gacdcc7436bfef19dca62605e2e2266f1f">More...</a><br/></td></tr>
<tr class="separator:gacdcc7436bfef19dca62605e2e2266f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399b35c47645e85e1cbd32df084b33f1"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga399b35c47645e85e1cbd32df084b33f1">GPIOPinToPort</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:ga399b35c47645e85e1cbd32df084b33f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the GPIO port from a short Pin.  <a href="#ga399b35c47645e85e1cbd32df084b33f1">More...</a><br/></td></tr>
<tr class="separator:ga399b35c47645e85e1cbd32df084b33f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb86ba3bbd823fb022006b92c2ca0cbf"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gaeb86ba3bbd823fb022006b92c2ca0cbf">GPIOPinToPin</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:gaeb86ba3bbd823fb022006b92c2ca0cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the GPIO pin number from a short Pin.  <a href="#gaeb86ba3bbd823fb022006b92c2ca0cbf">More...</a><br/></td></tr>
<tr class="separator:gaeb86ba3bbd823fb022006b92c2ca0cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf441be1cd05cf07173e2b5d36fa8a843"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gaf441be1cd05cf07173e2b5d36fa8a843">GPIOPinFunCfg</a> (unsigned long ulPort, unsigned long ulPin, unsigned long ulCfg)</td></tr>
<tr class="memdesc:gaf441be1cd05cf07173e2b5d36fa8a843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure GPIO function. This function map gpio to special function.  <a href="#gaf441be1cd05cf07173e2b5d36fa8a843">More...</a><br/></td></tr>
<tr class="separator:gaf441be1cd05cf07173e2b5d36fa8a843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d32ff1d03b12691745b0c06d43b3065"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga3d32ff1d03b12691745b0c06d43b3065">GPIOPinModeCfg</a> (unsigned long ulPort, unsigned long ulPin, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga3d32ff1d03b12691745b0c06d43b3065"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure GPIO mode. This function configure gpio mode, includes open-drain/pull-push/ input/output.  <a href="#ga3d32ff1d03b12691745b0c06d43b3065">More...</a><br/></td></tr>
<tr class="separator:ga3d32ff1d03b12691745b0c06d43b3065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af5a9ea57925128141a170b41386ec2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga2af5a9ea57925128141a170b41386ec2">GPIOPinSet</a> (unsigned long ulPort, unsigned long ulPins)</td></tr>
<tr class="memdesc:ga2af5a9ea57925128141a170b41386ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 1 to gpio pins.  <a href="#ga2af5a9ea57925128141a170b41386ec2">More...</a><br/></td></tr>
<tr class="separator:ga2af5a9ea57925128141a170b41386ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b266d1f73df791fa64edfde9458d1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga71b266d1f73df791fa64edfde9458d1c">GPIOPinClr</a> (unsigned long ulPort, unsigned long ulPins)</td></tr>
<tr class="memdesc:ga71b266d1f73df791fa64edfde9458d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 0 to gpio pins.  <a href="#ga71b266d1f73df791fa64edfde9458d1c">More...</a><br/></td></tr>
<tr class="separator:ga71b266d1f73df791fa64edfde9458d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac829a6fb25f4e720c91e99ef4ca7d91f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gac829a6fb25f4e720c91e99ef4ca7d91f">GPIOPinWrite</a> (unsigned long ulPort, unsigned long ulPins, unsigned long ulVal)</td></tr>
<tr class="memdesc:gac829a6fb25f4e720c91e99ef4ca7d91f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 0 or 1 to select gpio pins.  <a href="#gac829a6fb25f4e720c91e99ef4ca7d91f">More...</a><br/></td></tr>
<tr class="separator:gac829a6fb25f4e720c91e99ef4ca7d91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc046651a882d680449ed02e0fa564c"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga8dc046651a882d680449ed02e0fa564c">GPIOPinRead</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:ga8dc046651a882d680449ed02e0fa564c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read selected gpio pin value.  <a href="#ga8dc046651a882d680449ed02e0fa564c">More...</a><br/></td></tr>
<tr class="separator:ga8dc046651a882d680449ed02e0fa564c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20f9877490ec0ed7211e539642c20b6"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gaa20f9877490ec0ed7211e539642c20b6">GPIOPortRead</a> (unsigned long ulPort)</td></tr>
<tr class="memdesc:gaa20f9877490ec0ed7211e539642c20b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read selected gpio port value.  <a href="#gaa20f9877490ec0ed7211e539642c20b6">More...</a><br/></td></tr>
<tr class="separator:gaa20f9877490ec0ed7211e539642c20b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e08f3270186acbd2426335d1de7e73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga54e08f3270186acbd2426335d1de7e73">GPIOPortWrite</a> (unsigned long ulPort, unsigned long ulVal)</td></tr>
<tr class="memdesc:ga54e08f3270186acbd2426335d1de7e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write value to gpio port.  <a href="#ga54e08f3270186acbd2426335d1de7e73">More...</a><br/></td></tr>
<tr class="separator:ga54e08f3270186acbd2426335d1de7e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ef991a70ee059e696ba785b46c737e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga07ef991a70ee059e696ba785b46c737e">GPIOPinIntCfg</a> (unsigned long ulPort, unsigned long ulPin, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga07ef991a70ee059e696ba785b46c737e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure gpio pin interrupt mode.  <a href="#ga07ef991a70ee059e696ba785b46c737e">More...</a><br/></td></tr>
<tr class="separator:ga07ef991a70ee059e696ba785b46c737e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4114bf90b05ad0b49fd67382f7e2852e"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga4114bf90b05ad0b49fd67382f7e2852e">GPIOPinIntFlagGet</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:ga4114bf90b05ad0b49fd67382f7e2852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get GPIO pin interrupt flag.  <a href="#ga4114bf90b05ad0b49fd67382f7e2852e">More...</a><br/></td></tr>
<tr class="separator:ga4114bf90b05ad0b49fd67382f7e2852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f61ad69e5a711987ea6d7f326d9cdb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#ga74f61ad69e5a711987ea6d7f326d9cdb">GPIOPinIntFlagClear</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:ga74f61ad69e5a711987ea6d7f326d9cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear GPIO pin interrupt flag.  <a href="#ga74f61ad69e5a711987ea6d7f326d9cdb">More...</a><br/></td></tr>
<tr class="separator:ga74f61ad69e5a711987ea6d7f326d9cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf211f4e1f95b7ceb91d68c6e7132c528"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gaf211f4e1f95b7ceb91d68c6e7132c528">GPIOPinIntEnable</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:gaf211f4e1f95b7ceb91d68c6e7132c528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO interrupt.  <a href="#gaf211f4e1f95b7ceb91d68c6e7132c528">More...</a><br/></td></tr>
<tr class="separator:gaf211f4e1f95b7ceb91d68c6e7132c528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d67f729cc7e362f8d7b96db8d6e9c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___g_p_i_o___exported___a_p_is.html#gac1d67f729cc7e362f8d7b96db8d6e9c8">GPIOPinIntDisable</a> (unsigned long ulPort, unsigned long ulPin)</td></tr>
<tr class="memdesc:gac1d67f729cc7e362f8d7b96db8d6e9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPIO interrupt.  <a href="#gac1d67f729cc7e362f8d7b96db8d6e9c8">More...</a><br/></td></tr>
<tr class="separator:gac1d67f729cc7e362f8d7b96db8d6e9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>LPC17xx GPIO APIs Reference. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga71b266d1f73df791fa64edfde9458d1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinClr </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPins</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 0 to gpio pins. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00642">642</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) =~ulPins;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga83d666cde8b310097435bf6564a04d93">FIOCLR</a>)  = ulPins;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga83d666cde8b310097435bf6564a04d93"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga83d666cde8b310097435bf6564a04d93">FIOCLR</a></div><div class="ttdeci">#define FIOCLR</div><div class="ttdoc">GPIO Pin Clear register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00254">xhw_gpio.h:254</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaf441be1cd05cf07173e2b5d36fa8a843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinFunCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure GPIO function. This function map gpio to special function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the GPIO configure parameter, which can be one of the following value;<ul>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga134034d4141892b36467b0e9470a612b">GPIO_PA0_PA0</a></li>
<li>GPIO_PA0_RD1</li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga3751865729cdd5c8a56ebd99df1c207c">GPIO_PA0_UART3TX</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___general___pin___i_ds.html#ga1d8cdcfec54b6980d3494952b17fba4e">GPIO_PA0_I2C1SDA</a> ... and so on, more information, please reference GPIO alterfunction.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00429">429</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulRegAddr = 0;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg  = 0;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">switch</span>(ulPort)</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    {</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:               <span class="comment">// Port 0</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            }</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>:               <span class="comment">// Port 1</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            }</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:               <span class="comment">// Port 2</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            {</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga4f66e285e1b0ae7dbed4910861054c9e">PINSEL4</a>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            }</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>:               <span class="comment">// Port 3</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            {</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa39cd7997821dceab9766644b7cea17d">PINSEL6</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            }</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>:               <span class="comment">// Port 4</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;            {</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gace0afbbeb6f1b02f248d18495c29f8e3">PINSEL8</a>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            {</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                <span class="comment">//while(1);            // Error</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            }</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    }</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    ulPin = PinIDToPos(ulPin);</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// Select Pin ID</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span>(ulPin &gt;= 16)</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    {</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        ulPin     -= 16;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        ulRegAddr += 4;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    }</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">// Read --&gt; Modify --&gt; WriteBack</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    ulTmpReg &amp;= ~(0x03 &lt;&lt; (2*ulPin));</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    ulTmpReg |= ulCfg;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr) = ulTmpReg;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gace0afbbeb6f1b02f248d18495c29f8e3"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gace0afbbeb6f1b02f248d18495c29f8e3">PINSEL8</a></div><div class="ttdeci">#define PINSEL8</div><div class="ttdoc">Pin Function Select register 8. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00114">xhw_gpio.h:114</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gaa5915adf6f7ab5e8cd299b3c904f290a"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a></div><div class="ttdeci">#define PIN_CON_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00163">xhw_memmap.h:163</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac944a89eb789000ece920c0f89cb6a68"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a></div><div class="ttdeci">#define GPIOB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00147">xhw_memmap.h:147</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga4f66e285e1b0ae7dbed4910861054c9e"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga4f66e285e1b0ae7dbed4910861054c9e">PINSEL4</a></div><div class="ttdeci">#define PINSEL4</div><div class="ttdoc">Pin Function Select register 4. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00102">xhw_gpio.h:102</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaff215b5e0d11d5a47354ecfad12a8902"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a></div><div class="ttdeci">#define PINSEL0</div><div class="ttdoc">Pin Function Select register 0. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00090">xhw_gpio.h:90</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaa39cd7997821dceab9766644b7cea17d"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa39cd7997821dceab9766644b7cea17d">PINSEL6</a></div><div class="ttdeci">#define PINSEL6</div><div class="ttdoc">Pin Function Select register 6. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00108">xhw_gpio.h:108</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gac43539e28c63bbab43998e0fde66a96f"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gac43539e28c63bbab43998e0fde66a96f">PINSEL2</a></div><div class="ttdeci">#define PINSEL2</div><div class="ttdoc">Pin Function Select register 2. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00096">xhw_gpio.h:96</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga1a93ab27129f04064089616910c296ec"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a></div><div class="ttdeci">#define GPIOD_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00149">xhw_memmap.h:149</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gab487b1983d936c4fee3e9e88b95aad9d"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a></div><div class="ttdeci">#define GPIOE_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00150">xhw_memmap.h:150</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga07ef991a70ee059e696ba785b46c737e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinIntCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure gpio pin interrupt mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the bit-packed representation of the pin(s). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the interrupts configure parameter, which can be logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00731">731</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;{</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">switch</span>(ulPort)</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:                        <span class="comment">// Port 0</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            {</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a>)     <span class="comment">// GPIO Rising Int Type</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a>) |= ulPin;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                }</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a>)    <span class="comment">// GPIO Falling Int Type</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                {</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a>) |= ulPin;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                }</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            }</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:                        <span class="comment">// Port 2</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            {</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                <span class="keywordflow">if</span>(ulCfg &amp; INT_TYPE_RISING)     <span class="comment">// GPIO Rising Int Type</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                {</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a>) |= ulPin;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                }</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a>)    <span class="comment">// GPIO Falling Int Type</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                {</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a>) |= ulPin;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                }</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;            }</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;            {</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                <span class="keywordflow">while</span>(1);                       <span class="comment">// Error</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            }</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    }</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___int___types_html_gaec0d9ce3073e73e991dc004306473866"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a></div><div class="ttdeci">#define INT_TYPE_RISING</div><div class="ttdoc">GPIO Interrupt Type: Rising edge. </div><div class="ttdef"><b>Definition:</b> <a href="gpio_8h_source.html#l00479">gpio.h:479</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga8f289a67e91a7c274b170f777e33f273"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a></div><div class="ttdeci">#define IO2IntEnR</div><div class="ttdoc">GPIO Port 2 Interrupt Rising Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00277">xhw_gpio.h:277</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab48ffec29834d789a81ed5570fe6059c"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a></div><div class="ttdeci">#define IO0IntEnR</div><div class="ttdoc">GPIO Port 0 Interrupt Rising Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00273">xhw_gpio.h:273</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaa11ee069da6b1df9215bb02c1a9ebe73"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a></div><div class="ttdeci">#define IO2IntEnF</div><div class="ttdoc">GPIO Port 2 Interrupt Falling Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00285">xhw_gpio.h:285</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga6b2a987d668261756cd4e9818486bb6a"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a></div><div class="ttdeci">#define IO0IntEnF</div><div class="ttdoc">GPIO Port 0 Interrupt Falling Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00281">xhw_gpio.h:281</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___int___types_html_ga77506189bfc2f381dcf4c33864527861"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a></div><div class="ttdeci">#define INT_TYPE_FALLING</div><div class="ttdoc">GPIO Interrupt Type: Falling edge. </div><div class="ttdef"><b>Definition:</b> <a href="gpio_8h_source.html#l00482">gpio.h:482</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga3437bff1611bbd996173261dff7dc185"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a></div><div class="ttdeci">#define GPIO_INT_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00162">xhw_memmap.h:162</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac1d67f729cc7e362f8d7b96db8d6e9c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinIntDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable GPIO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>For LPC17xx, The pins belong to the same port share the same interrupt source. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00807">807</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">// Avoid Compiler warning</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    (void) ulPort;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    (void) ulPin;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#gaaa996a649e5b0a10ea9aed9bb6986d0c">xIntDisable</a>(<a class="code" href="group___l_p_c___low_layer___interrupt___assignments.html#ga52eecf77fedeaa1e59516b1c6e65fee9">INT_GPIO</a>);</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;}</div>
<div class="ttc" id="group___l_p_c___low_layer___interrupt___assignments_html_ga52eecf77fedeaa1e59516b1c6e65fee9"><div class="ttname"><a href="group___l_p_c___low_layer___interrupt___assignments.html#ga52eecf77fedeaa1e59516b1c6e65fee9">INT_GPIO</a></div><div class="ttdeci">#define INT_GPIO</div><div class="ttdef"><b>Definition:</b> <a href="xhw__ints_8h_source.html#l00203">xhw_ints.h:203</a></div></div>
<div class="ttc" id="group__x_c_o_r_e___exported___a_p_is_html_gaaa996a649e5b0a10ea9aed9bb6986d0c"><div class="ttname"><a href="group__x_c_o_r_e___exported___a_p_is.html#gaaa996a649e5b0a10ea9aed9bb6986d0c">xIntDisable</a></div><div class="ttdeci">void xIntDisable(unsigned long ulInterrupt)</div><div class="ttdef"><b>Definition:</b> <a href="xcore_8c_source.html#l00980">xcore.c:980</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaf211f4e1f95b7ceb91d68c6e7132c528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinIntEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable GPIO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>For LPC17xx, The pins belong to the same port share the same interrupt source. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00784">784</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">// Avoid Compiler warning</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    (void) ulPort;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    (void) ulPin;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="group__x_c_o_r_e___exported___a_p_is.html#ga1d1c076c748565e109f8abad14dda0bf">xIntEnable</a>(<a class="code" href="group___l_p_c___low_layer___interrupt___assignments.html#ga52eecf77fedeaa1e59516b1c6e65fee9">INT_GPIO</a>);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div>
<div class="ttc" id="group___l_p_c___low_layer___interrupt___assignments_html_ga52eecf77fedeaa1e59516b1c6e65fee9"><div class="ttname"><a href="group___l_p_c___low_layer___interrupt___assignments.html#ga52eecf77fedeaa1e59516b1c6e65fee9">INT_GPIO</a></div><div class="ttdeci">#define INT_GPIO</div><div class="ttdef"><b>Definition:</b> <a href="xhw__ints_8h_source.html#l00203">xhw_ints.h:203</a></div></div>
<div class="ttc" id="group__x_c_o_r_e___exported___a_p_is_html_ga1d1c076c748565e109f8abad14dda0bf"><div class="ttname"><a href="group__x_c_o_r_e___exported___a_p_is.html#ga1d1c076c748565e109f8abad14dda0bf">xIntEnable</a></div><div class="ttdeci">void xIntEnable(unsigned long ulInterrupt)</div><div class="ttdef"><b>Definition:</b> <a href="xcore_8c_source.html#l00907">xcore.c:907</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga74f61ad69e5a711987ea6d7f326d9cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinIntFlagClear </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear GPIO pin interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00885">885</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;{</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">switch</span>(ulPort)</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    {</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:                           <span class="comment">// Port 0</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;            {</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga09d8afb65cfc45f7a48e686c7ce22a7b">IO0IntClr</a>) |= ulPin;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;            }</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:                           <span class="comment">// Port 2</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;            {</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga72c9459d1e272c34972452fcdb81e425">IO2IntClr</a>) |= ulPin;</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;            }</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            {</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;            }</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    }</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga72c9459d1e272c34972452fcdb81e425"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga72c9459d1e272c34972452fcdb81e425">IO2IntClr</a></div><div class="ttdeci">#define IO2IntClr</div><div class="ttdoc">GPIO Port 2 Interrupt Clear Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00309">xhw_gpio.h:309</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga09d8afb65cfc45f7a48e686c7ce22a7b"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga09d8afb65cfc45f7a48e686c7ce22a7b">IO0IntClr</a></div><div class="ttdeci">#define IO0IntClr</div><div class="ttdoc">GPIO Port 0 Interrupt Clear Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00305">xhw_gpio.h:305</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga3437bff1611bbd996173261dff7dc185"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a></div><div class="ttdeci">#define GPIO_INT_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00162">xhw_memmap.h:162</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga4114bf90b05ad0b49fd67382f7e2852e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPinIntFlagGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get GPIO pin interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPin</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The interrupt status of the gpio pin, which is the logical OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a> </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00830">830</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulResult = 0;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">switch</span>(ulPort)</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    {</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:                           <span class="comment">// Port 0</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            {</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a>) &amp; ulPin)      <span class="comment">// GPIO Rising Int Type</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                {</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                    ulResult |= <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a>;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                }</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a>) &amp; ulPin)      <span class="comment">// GPIO Falling Int Type</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                {</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                    ulResult |= <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a>;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                }</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;            }</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:                           <span class="comment">// Port 2</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;            {</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a>) &amp; ulPin)      <span class="comment">// GPIO Rising Int Type</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                {</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                    ulResult |= <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a>;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                }</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                <span class="keywordflow">if</span>(<a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a> + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a>) &amp; ulPin)      <span class="comment">// GPIO Falling Int Type</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                {</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                    ulResult |= <a class="code" href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a>;</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                }</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;            }</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                ulResult  = 0;                     <span class="comment">// Error</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;            }</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    }</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">return</span> (ulResult);</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___int___types_html_gaec0d9ce3073e73e991dc004306473866"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___int___types.html#gaec0d9ce3073e73e991dc004306473866">INT_TYPE_RISING</a></div><div class="ttdeci">#define INT_TYPE_RISING</div><div class="ttdoc">GPIO Interrupt Type: Rising edge. </div><div class="ttdef"><b>Definition:</b> <a href="gpio_8h_source.html#l00479">gpio.h:479</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga8f289a67e91a7c274b170f777e33f273"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a></div><div class="ttdeci">#define IO2IntEnR</div><div class="ttdoc">GPIO Port 2 Interrupt Rising Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00277">xhw_gpio.h:277</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab48ffec29834d789a81ed5570fe6059c"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a></div><div class="ttdeci">#define IO0IntEnR</div><div class="ttdoc">GPIO Port 0 Interrupt Rising Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00273">xhw_gpio.h:273</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaa11ee069da6b1df9215bb02c1a9ebe73"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a></div><div class="ttdeci">#define IO2IntEnF</div><div class="ttdoc">GPIO Port 2 Interrupt Falling Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00285">xhw_gpio.h:285</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga6b2a987d668261756cd4e9818486bb6a"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a></div><div class="ttdeci">#define IO0IntEnF</div><div class="ttdoc">GPIO Port 0 Interrupt Falling Control register. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00281">xhw_gpio.h:281</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___int___types_html_ga77506189bfc2f381dcf4c33864527861"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___int___types.html#ga77506189bfc2f381dcf4c33864527861">INT_TYPE_FALLING</a></div><div class="ttdeci">#define INT_TYPE_FALLING</div><div class="ttdoc">GPIO Interrupt Type: Falling edge. </div><div class="ttdef"><b>Definition:</b> <a href="gpio_8h_source.html#l00482">gpio.h:482</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga3437bff1611bbd996173261dff7dc185"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga3437bff1611bbd996173261dff7dc185">GPIO_INT_BASE</a></div><div class="ttdeci">#define GPIO_INT_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00162">xhw_memmap.h:162</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga3d32ff1d03b12691745b0c06d43b3065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinModeCfg </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure GPIO mode. This function configure gpio mode, includes open-drain/pull-push/ input/output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulCfg</td><td>is the GPIO configure parameter, which can be one of the following value;<ul>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#gab70c886ac43d42b17e19f59d505a2fef">PIN_MODE_OD_DIS</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#gacf7293ea33e96714141f53b734996e63">PIN_MODE_OD_EN</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#ga1ab04314bca8aa4359a233f5aa456ac2">PIN_MODE_PULL_UP</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#ga80d7ab24b7b597974ba3063d22e63588">PIN_MODE_REPEATER</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#ga2453bc806b78ff6dde0bfe07f78eb27b">PIN_MODE_NONE</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#ga06e06e0da3fbc45e5566166196958e7c">PIN_MODE_PULL_DOWN</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#ga9b96fab07f827dcc04beaae6bd09400f">PIN_MODE_INPUT</a></li>
<li><a class="el" href="group___l_p_c17xx___g_p_i_o___cfg.html#gac25f0f159ffa1179651fbde4ac338c5d">PIN_MODE_OUTPUT</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00505">505</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;{</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulRegAddr = 0;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmp     = 0;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg  = 0;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpMode = 0;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">/******************* Configure Input/Output Mode ****************/</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>)                         <span class="comment">// Need to configure Input/Output Mode.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    {</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)                     <span class="comment">// OutPut Mode.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaaab85407d17e72200aeb519040238059">FIODIR</a>) |= ulPin;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        }</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">else</span>                                     <span class="comment">// Input Mode</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;            <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaaab85407d17e72200aeb519040238059">FIODIR</a>) &amp;= ~ulPin;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        }</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    }</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="comment">/***************** Configure pull-up/pull-down Resister ****************/</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>)                         <span class="comment">// Need to configure Pull-up/Pull-down</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    {</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="keywordflow">switch</span>(ulPort)                           <span class="comment">//</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        {</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                {</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga38059134b0adaf25bb64ab021edfd5f4">PINMODE0</a>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                }</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>:</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                {</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1e102735ca34f2a7ad80d4057ca63e8f">PINMODE2</a>;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                }</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                {</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8c91299d8c6d1fb5a20d2177ecfd710b">PINMODE4</a>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>:</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                {</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga15392f94e9172cb6001a9b54daada614">PINMODE6</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                }</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>:</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                {</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7df7007a47ee536c0d1d14efff86333">PINMODE8</a>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                }</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        }</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        ulTmp = PinIDToPos(ulPin);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <span class="keywordflow">if</span>(ulTmp &gt;= 16)</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        {</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;            ulRegAddr += 4;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;            ulTmp     -= 16;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        }</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        ulTmpReg  = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        ulTmpReg &amp;= ~((<span class="keywordtype">unsigned</span> long)0x03&lt;&lt; (2*ulTmp));</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        ulTmpMode = ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        ulTmpMode = (ulTmpMode &gt;&gt; 2) &lt;&lt; (2 * ulTmp);</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        ulTmpReg |= ulTmpMode;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr)  = ulTmpReg;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    }</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="comment">/************************** Configure OD Mode **************************/</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)                         <span class="comment">// Configure OD</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    {</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keywordflow">switch</span>(ulPort)</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        {</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                {</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7cf20ef49d5135affe914cdcc161d953">PINMODE_OD0</a>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                }</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>:</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa3f6c6da221d942ac4c2fb18bcff353e">PINMODE_OD1</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                }</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                {</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2edbd279e1d3cf9de2185aef8ec1cc68">PINMODE_OD2</a>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                }</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>:</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                {</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7c209b63ecd7d4226b1c82307bf0ef29">PINMODE_OD3</a>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                }</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>:</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                    ulRegAddr = <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga413c105eaf861bc917bb7f61c3c453d6">PINMODE_OD4</a>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                }</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        }</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <span class="keywordflow">if</span>(ulCfg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>)                     <span class="comment">// OD Enable</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        {</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr)  |= ulPin;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        }</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="keywordflow">else</span>                                     <span class="comment">// OD Disable</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        {</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(<a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a> + ulRegAddr)  &amp;= ~ulPin;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        }</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    }</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaaab85407d17e72200aeb519040238059"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaaab85407d17e72200aeb519040238059">FIODIR</a></div><div class="ttdeci">#define FIODIR</div><div class="ttdoc">GPIO direction register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00174">xhw_gpio.h:174</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga2edbd279e1d3cf9de2185aef8ec1cc68"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2edbd279e1d3cf9de2185aef8ec1cc68">PINMODE_OD2</a></div><div class="ttdeci">#define PINMODE_OD2</div><div class="ttdoc">Pin Open-Drain register 2. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00160">xhw_gpio.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gaa5915adf6f7ab5e8cd299b3c904f290a"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gaa5915adf6f7ab5e8cd299b3c904f290a">PIN_CON_BASE</a></div><div class="ttdeci">#define PIN_CON_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00163">xhw_memmap.h:163</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_gab3ba86d51581aef3bdd78bbafeecaca8"><div class="ttname"><a href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></div><div class="ttdeci">#define BIT_32_4</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00159">xhw_types.h:159</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac944a89eb789000ece920c0f89cb6a68"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a></div><div class="ttdeci">#define GPIOB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00147">xhw_memmap.h:147</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7df7007a47ee536c0d1d14efff86333"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7df7007a47ee536c0d1d14efff86333">PINMODE8</a></div><div class="ttdeci">#define PINMODE8</div><div class="ttdoc">Pin Mode register 9. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00147">xhw_gpio.h:147</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga7624ce39c33c7dc97b91262794cf1b67"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></div><div class="ttdeci">#define BIT_32_0</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00155">xhw_types.h:155</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_gabbdcd99d54a13b3feead59acb504383c"><div class="ttname"><a href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></div><div class="ttdeci">#define BIT_32_1</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00156">xhw_types.h:156</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga5ab8f1acfe8efe51556cde168184e72c"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></div><div class="ttdeci">#define BIT_32_5</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00160">xhw_types.h:160</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga1e102735ca34f2a7ad80d4057ca63e8f"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga1e102735ca34f2a7ad80d4057ca63e8f">PINMODE2</a></div><div class="ttdeci">#define PINMODE2</div><div class="ttdoc">Pin Mode register 2. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00129">xhw_gpio.h:129</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga413c105eaf861bc917bb7f61c3c453d6"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga413c105eaf861bc917bb7f61c3c453d6">PINMODE_OD4</a></div><div class="ttdeci">#define PINMODE_OD4</div><div class="ttdoc">Pin Open-Drain register 4. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00166">xhw_gpio.h:166</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga8c91299d8c6d1fb5a20d2177ecfd710b"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga8c91299d8c6d1fb5a20d2177ecfd710b">PINMODE4</a></div><div class="ttdeci">#define PINMODE4</div><div class="ttdoc">Pin Mode register 4. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00135">xhw_gpio.h:135</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga15392f94e9172cb6001a9b54daada614"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga15392f94e9172cb6001a9b54daada614">PINMODE6</a></div><div class="ttdeci">#define PINMODE6</div><div class="ttdoc">Pin Mode register 6. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00141">xhw_gpio.h:141</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga38059134b0adaf25bb64ab021edfd5f4"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga38059134b0adaf25bb64ab021edfd5f4">PINMODE0</a></div><div class="ttdeci">#define PINMODE0</div><div class="ttdoc">Pin Mode register 0. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00123">xhw_gpio.h:123</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaa3f6c6da221d942ac4c2fb18bcff353e"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaa3f6c6da221d942ac4c2fb18bcff353e">PINMODE_OD1</a></div><div class="ttdeci">#define PINMODE_OD1</div><div class="ttdoc">Pin Open-Drain register 1. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00157">xhw_gpio.h:157</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga7cf20ef49d5135affe914cdcc161d953"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7cf20ef49d5135affe914cdcc161d953">PINMODE_OD0</a></div><div class="ttdeci">#define PINMODE_OD0</div><div class="ttdoc">Pin Open-Drain register 0. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00154">xhw_gpio.h:154</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga6441e752d4c2cdc497d1311915b79ad4"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></div><div class="ttdeci">#define BIT_32_6</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00161">xhw_types.h:161</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga7c209b63ecd7d4226b1c82307bf0ef29"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga7c209b63ecd7d4226b1c82307bf0ef29">PINMODE_OD3</a></div><div class="ttdeci">#define PINMODE_OD3</div><div class="ttdoc">Pin Open-Drain register 3. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00163">xhw_gpio.h:163</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga1a93ab27129f04064089616910c296ec"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a></div><div class="ttdeci">#define GPIOD_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00149">xhw_memmap.h:149</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gab487b1983d936c4fee3e9e88b95aad9d"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a></div><div class="ttdeci">#define GPIOE_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00150">xhw_memmap.h:150</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8dc046651a882d680449ed02e0fa564c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPinRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read selected gpio pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of gpio pin. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00681">681</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) = ~ulPin;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a>);</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga2efae043d89b0492767427cee10bc2dd"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a></div><div class="ttdeci">#define FIOPIN</div><div class="ttdoc">GPIO Pin value register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00214">xhw_gpio.h:214</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga2af5a9ea57925128141a170b41386ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinSet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPins</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 1 to gpio pins. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00626">626</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) =~ulPins;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaed937bb4684c1a3b4b927bbee175a57c">FIOSET</a>)  = ulPins;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaed937bb4684c1a3b4b927bbee175a57c"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaed937bb4684c1a3b4b927bbee175a57c">FIOSET</a></div><div class="ttdeci">#define FIOSET</div><div class="ttdoc">GPIO Pin Set register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00234">xhw_gpio.h:234</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gacdcc7436bfef19dca62605e2e2266f1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPinToPeripheralId </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the GPIO port from a Pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">eShortPin</td><td>is the base address of the GPIO port</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO port code, which is one of the following value:<ul>
<li><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gab66449c498969b4fd7c32a8f174876d9">xSYSCTL_PERIPH_GPIOC</a></li>
<li><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga5bd8288a379971b398b4c4dc9b003432">xSYSCTL_PERIPH_I2C1</a></li>
<li>...</li>
<li><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9f9861e42b1fc63cd703d0aae8d3e2a8">xSYSCTL_PERIPH_TIMER2</a></li>
<li><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8df6ad2355251ba67d8a91d72fe06e7a">xSYSCTL_PERIPH_TIMER3</a></li>
</ul>
</dd></dl>
<p>which can be used in those functions:</p>
<ul>
<li><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga065374b3e5fab89caf28fbacefb44d3f">xSysCtlPeripheralEnable</a></li>
<li><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4d6e1eb25514755e5fda1b716e42a099">xSysCtlPeripheralDisable</a></li>
<li><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac735bf3dbb0c1ea0ff85579f9c7ff905">xSysCtlPeripheralReset</a> </li>
</ul>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00156">156</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">switch</span> (ulPort)</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    {</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>:</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a>);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            }</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>:</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>:</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            {</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a>);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a>);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>:</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> (0);                      <span class="comment">// Error</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad7723846cc5db8e43a44d78cf21f6efa"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a></div><div class="ttdeci">#define GPIOA_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00146">xhw_memmap.h:146</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_gaacde21f07d16b073bf84d6b7eac72af7"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a></div><div class="ttdeci">#define SYSCTL_PERIPH_GPIOB</div><div class="ttdoc">GPIO B –&gt; P1. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01516">xsysctl.h:1516</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gac944a89eb789000ece920c0f89cb6a68"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a></div><div class="ttdeci">#define GPIOB_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00147">xhw_memmap.h:147</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_ga14a273e397a6753c6036fddcb55de797"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a></div><div class="ttdeci">#define SYSCTL_PERIPH_GPIOC</div><div class="ttdoc">GPIO C –&gt; P2. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01519">xsysctl.h:1519</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_ga9b21d2d75e53972282522ff00568aa87"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a></div><div class="ttdeci">#define SYSCTL_PERIPH_GPIOE</div><div class="ttdoc">GPIO E –&gt; P4. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01525">xsysctl.h:1525</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga26f267dc35338eef219544c51f1e6b3f"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a></div><div class="ttdeci">#define GPIOC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00148">xhw_memmap.h:148</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_gaea621e9fcb42501468c5d42aa08972c8"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a></div><div class="ttdeci">#define SYSCTL_PERIPH_GPIOA</div><div class="ttdoc">GPIO A –&gt; P0. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01513">xsysctl.h:1513</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_ga86c8966034ad2bb893b2eda828cf9d57"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a></div><div class="ttdeci">#define SYSCTL_PERIPH_GPIOD</div><div class="ttdoc">GPIO D –&gt; P3. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01522">xsysctl.h:1522</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_ga1a93ab27129f04064089616910c296ec"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a></div><div class="ttdeci">#define GPIOD_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00149">xhw_memmap.h:149</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gab487b1983d936c4fee3e9e88b95aad9d"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a></div><div class="ttdeci">#define GPIOE_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00150">xhw_memmap.h:150</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaeb86ba3bbd823fb022006b92c2ca0cbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPinToPin </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the GPIO pin number from a short Pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">eShortPin</td><td>is the base address of the GPIO port</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO pin number which is used by GPIO API. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00215">215</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">return</span> (ulPin);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga399b35c47645e85e1cbd32df084b33f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPinToPort </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the GPIO port from a short Pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">eShortPin</td><td>is the base address of the GPIO port</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>GPIO port address which is used by GPIO API. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00200">200</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> (ulPort);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac829a6fb25f4e720c91e99ef4ca7d91f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPinWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 0 or 1 to select gpio pins. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPins</td><td>is the bit-packed representation of the pin(s).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00658">658</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) = ~ulPins;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">if</span>(0 != ulVal)</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    {</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaed937bb4684c1a3b4b927bbee175a57c">FIOSET</a>)   =  ulPins;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    }</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga83d666cde8b310097435bf6564a04d93">FIOCLR</a>)   =  ulPins;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gaed937bb4684c1a3b4b927bbee175a57c"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gaed937bb4684c1a3b4b927bbee175a57c">FIOSET</a></div><div class="ttdeci">#define FIOSET</div><div class="ttdoc">GPIO Pin Set register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00234">xhw_gpio.h:234</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga83d666cde8b310097435bf6564a04d93"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga83d666cde8b310097435bf6564a04d93">FIOCLR</a></div><div class="ttdeci">#define FIOCLR</div><div class="ttdoc">GPIO Pin Clear register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00254">xhw_gpio.h:254</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa20f9877490ec0ed7211e539642c20b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long GPIOPortRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read selected gpio port value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of gpio port. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00696">696</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;{</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) = (<span class="keywordtype">unsigned</span> long) 0x00;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a>);</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga2efae043d89b0492767427cee10bc2dd"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a></div><div class="ttdeci">#define FIOPIN</div><div class="ttdoc">GPIO Pin value register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00214">xhw_gpio.h:214</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga54e08f3270186acbd2426335d1de7e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GPIOPortWrite </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulPort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write value to gpio port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPort</td><td>is the base address of the GPIO port</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value of gpio port. </dd></dl>

<p>Definition at line <a class="el" href="xgpio_8c_source.html#l00711">711</a> of file <a class="el" href="xgpio_8c_source.html">xgpio.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;{</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a>) = (<span class="keywordtype">unsigned</span> long) 0x00;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulPort + <a class="code" href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a>)  = ulVal;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_gab7ee46207a95f66b405aa5a7ad72a6ed"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#gab7ee46207a95f66b405aa5a7ad72a6ed">FIOMASK</a></div><div class="ttdeci">#define FIOMASK</div><div class="ttdoc">GPIO mask register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00194">xhw_gpio.h:194</a></div></div>
<div class="ttc" id="group___l_p_c17xx___g_p_i_o___register___offsets_html_ga2efae043d89b0492767427cee10bc2dd"><div class="ttname"><a href="group___l_p_c17xx___g_p_i_o___register___offsets.html#ga2efae043d89b0492767427cee10bc2dd">FIOPIN</a></div><div class="ttdeci">#define FIOPIN</div><div class="ttdoc">GPIO Pin value register offset. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__gpio_8h_source.html#l00214">xhw_gpio.h:214</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
