$date
	Fri Apr 13 11:07:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testcount4r $end
$var wire 4 ! out [3:0] $end
$var reg 1 " ck $end
$var reg 1 # res $end
$scope module cnt $end
$var wire 1 $ ck $end
$var wire 4 % out [3:0] $end
$var wire 1 & res $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
b0 %
0$
0#
0"
b0 !
$end
#10
1"
1$
#20
0"
0$
#30
1"
1$
#40
0"
0$
1#
1&
#50
b1 '
b1 !
b1 %
1"
1$
#60
0"
0$
#70
b10 '
b10 !
b10 %
1"
1$
#80
0"
0$
#90
b11 '
b11 !
b11 %
1"
1$
#100
0"
0$
#110
b100 '
b100 !
b100 %
1"
1$
#120
0"
0$
#130
b101 '
b101 !
b101 %
1"
1$
#140
0"
0$
#150
b110 '
b110 !
b110 %
1"
1$
#160
0"
0$
#170
b111 '
b111 !
b111 %
1"
1$
#180
0"
0$
#190
b1000 '
b1000 !
b1000 %
1"
1$
#200
0"
0$
#210
b1001 '
b1001 !
b1001 %
1"
1$
#220
0"
0$
#230
b1010 '
b1010 !
b1010 %
1"
1$
#240
0"
0$
#250
b1011 '
b1011 !
b1011 %
1"
1$
#260
0"
0$
#270
b1100 '
b1100 !
b1100 %
1"
1$
#280
0"
0$
#290
b1101 '
b1101 !
b1101 %
1"
1$
#300
0"
0$
#310
b1110 '
b1110 !
b1110 %
1"
1$
#320
0"
0$
#330
b1111 '
b1111 !
b1111 %
1"
1$
#340
0"
0$
#350
b0 '
b0 !
b0 %
1"
1$
#360
0"
0$
#370
b1 '
b1 !
b1 %
1"
1$
#380
0"
0$
#390
b10 '
b10 !
b10 %
1"
1$
