
IO_Tile_2_33

 (3 6)  (99 535)  (99 535)  IO control bit: IOUP_IE_1

 (12 8)  (106 536)  (106 536)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (12 9)  (106 537)  (106 537)  routing T_2_33.glb_netwk_3 <X> T_2_33.wire_io_cluster/io_1/inclk
 (15 9)  (109 537)  (109 537)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk
 (17 9)  (77 537)  (77 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (4 8)  (196 536)  (196 536)  routing T_4_33.logic_op_bot_0 <X> T_4_33.lc_trk_g1_0
 (4 9)  (196 537)  (196 537)  routing T_4_33.logic_op_bot_0 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (5 14)  (197 543)  (197 543)  routing T_4_33.span4_horz_r_15 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.span4_horz_r_15 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (5 6)  (251 535)  (251 535)  routing T_5_33.span4_vert_47 <X> T_5_33.lc_trk_g0_7
 (6 6)  (252 535)  (252 535)  routing T_5_33.span4_vert_47 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (254 535)  (254 535)  routing T_5_33.span4_vert_47 <X> T_5_33.lc_trk_g0_7
 (8 7)  (254 534)  (254 534)  routing T_5_33.span4_vert_47 <X> T_5_33.lc_trk_g0_7
 (13 10)  (269 539)  (269 539)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (12 11)  (268 538)  (268 538)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (269 538)  (269 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (268 540)  (268 540)  routing T_5_33.span4_vert_43 <X> T_5_33.span4_horz_l_15
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



LogicTile_4_32

 (37 0)  (217 512)  (217 512)  LC_0 Logic Functioning bit
 (39 0)  (219 512)  (219 512)  LC_0 Logic Functioning bit
 (40 0)  (220 512)  (220 512)  LC_0 Logic Functioning bit
 (42 0)  (222 512)  (222 512)  LC_0 Logic Functioning bit
 (26 1)  (206 513)  (206 513)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 513)  (207 513)  routing T_4_32.lc_trk_g1_3 <X> T_4_32.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 513)  (209 513)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (216 513)  (216 513)  LC_0 Logic Functioning bit
 (38 1)  (218 513)  (218 513)  LC_0 Logic Functioning bit
 (41 1)  (221 513)  (221 513)  LC_0 Logic Functioning bit
 (43 1)  (223 513)  (223 513)  LC_0 Logic Functioning bit
 (22 4)  (202 516)  (202 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3


LogicTile_5_32

 (6 10)  (240 522)  (240 522)  routing T_5_32.sp4_v_b_3 <X> T_5_32.sp4_v_t_43
 (5 11)  (239 523)  (239 523)  routing T_5_32.sp4_v_b_3 <X> T_5_32.sp4_v_t_43
 (8 15)  (242 527)  (242 527)  routing T_5_32.sp4_h_r_10 <X> T_5_32.sp4_v_t_47
 (9 15)  (243 527)  (243 527)  routing T_5_32.sp4_h_r_10 <X> T_5_32.sp4_v_t_47


LogicTile_9_32

 (10 14)  (448 526)  (448 526)  routing T_9_32.sp4_v_b_5 <X> T_9_32.sp4_h_l_47


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (14 0)  (32 480)  (32 480)  routing T_1_30.wire_logic_cluster/lc_0/out <X> T_1_30.lc_trk_g0_0
 (21 0)  (39 480)  (39 480)  routing T_1_30.wire_logic_cluster/lc_3/out <X> T_1_30.lc_trk_g0_3
 (22 0)  (40 480)  (40 480)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (47 480)  (47 480)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 480)  (50 480)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 480)  (54 480)  LC_0 Logic Functioning bit
 (39 0)  (57 480)  (57 480)  LC_0 Logic Functioning bit
 (41 0)  (59 480)  (59 480)  LC_0 Logic Functioning bit
 (42 0)  (60 480)  (60 480)  LC_0 Logic Functioning bit
 (17 1)  (35 481)  (35 481)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (48 481)  (48 481)  routing T_1_30.lc_trk_g0_3 <X> T_1_30.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 481)  (54 481)  LC_0 Logic Functioning bit
 (39 1)  (57 481)  (57 481)  LC_0 Logic Functioning bit
 (41 1)  (59 481)  (59 481)  LC_0 Logic Functioning bit
 (42 1)  (60 481)  (60 481)  LC_0 Logic Functioning bit
 (49 1)  (67 481)  (67 481)  Carry_In_Mux bit 

 (0 2)  (18 482)  (18 482)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (2 2)  (20 482)  (20 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 483)  (18 483)  routing T_1_30.glb_netwk_3 <X> T_1_30.wire_logic_cluster/lc_7/clk
 (29 6)  (47 486)  (47 486)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 486)  (49 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 486)  (50 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 486)  (51 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 486)  (52 486)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 486)  (53 486)  routing T_1_30.lc_trk_g2_5 <X> T_1_30.input_2_3
 (36 6)  (54 486)  (54 486)  LC_3 Logic Functioning bit
 (38 6)  (56 486)  (56 486)  LC_3 Logic Functioning bit
 (45 6)  (63 486)  (63 486)  LC_3 Logic Functioning bit
 (26 7)  (44 487)  (44 487)  routing T_1_30.lc_trk_g0_3 <X> T_1_30.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 487)  (47 487)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 487)  (49 487)  routing T_1_30.lc_trk_g3_7 <X> T_1_30.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 487)  (50 487)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (51 487)  (51 487)  routing T_1_30.lc_trk_g2_5 <X> T_1_30.input_2_3
 (37 7)  (55 487)  (55 487)  LC_3 Logic Functioning bit
 (38 7)  (56 487)  (56 487)  LC_3 Logic Functioning bit
 (17 10)  (35 490)  (35 490)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 14)  (39 494)  (39 494)  routing T_1_30.rgt_op_7 <X> T_1_30.lc_trk_g3_7
 (22 14)  (40 494)  (40 494)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 494)  (42 494)  routing T_1_30.rgt_op_7 <X> T_1_30.lc_trk_g3_7


LogicTile_2_30

 (16 0)  (88 480)  (88 480)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g0_1
 (17 0)  (89 480)  (89 480)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 480)  (90 480)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g0_1
 (21 0)  (93 480)  (93 480)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g0_3
 (22 0)  (94 480)  (94 480)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (96 480)  (96 480)  routing T_2_30.lft_op_3 <X> T_2_30.lc_trk_g0_3
 (15 1)  (87 481)  (87 481)  routing T_2_30.bot_op_0 <X> T_2_30.lc_trk_g0_0
 (17 1)  (89 481)  (89 481)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (90 481)  (90 481)  routing T_2_30.sp4_v_b_9 <X> T_2_30.lc_trk_g0_1
 (0 2)  (72 482)  (72 482)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (2 2)  (74 482)  (74 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 482)  (88 482)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (17 2)  (89 482)  (89 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 482)  (90 482)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (0 3)  (72 483)  (72 483)  routing T_2_30.glb_netwk_3 <X> T_2_30.wire_logic_cluster/lc_7/clk
 (18 3)  (90 483)  (90 483)  routing T_2_30.sp4_v_b_13 <X> T_2_30.lc_trk_g0_5
 (22 4)  (94 484)  (94 484)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 484)  (96 484)  routing T_2_30.bot_op_3 <X> T_2_30.lc_trk_g1_3
 (29 4)  (101 484)  (101 484)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 484)  (104 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 484)  (108 484)  LC_2 Logic Functioning bit
 (37 4)  (109 484)  (109 484)  LC_2 Logic Functioning bit
 (38 4)  (110 484)  (110 484)  LC_2 Logic Functioning bit
 (39 4)  (111 484)  (111 484)  LC_2 Logic Functioning bit
 (41 4)  (113 484)  (113 484)  LC_2 Logic Functioning bit
 (42 4)  (114 484)  (114 484)  LC_2 Logic Functioning bit
 (43 4)  (115 484)  (115 484)  LC_2 Logic Functioning bit
 (26 5)  (98 485)  (98 485)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 485)  (99 485)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 485)  (101 485)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 485)  (103 485)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 485)  (104 485)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 485)  (108 485)  LC_2 Logic Functioning bit
 (37 5)  (109 485)  (109 485)  LC_2 Logic Functioning bit
 (38 5)  (110 485)  (110 485)  LC_2 Logic Functioning bit
 (39 5)  (111 485)  (111 485)  LC_2 Logic Functioning bit
 (40 5)  (112 485)  (112 485)  LC_2 Logic Functioning bit
 (41 5)  (113 485)  (113 485)  LC_2 Logic Functioning bit
 (42 5)  (114 485)  (114 485)  LC_2 Logic Functioning bit
 (43 5)  (115 485)  (115 485)  LC_2 Logic Functioning bit
 (48 5)  (120 485)  (120 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (87 486)  (87 486)  routing T_2_30.bot_op_5 <X> T_2_30.lc_trk_g1_5
 (17 6)  (89 486)  (89 486)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (32 6)  (104 486)  (104 486)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 486)  (105 486)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 486)  (106 486)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 486)  (108 486)  LC_3 Logic Functioning bit
 (37 6)  (109 486)  (109 486)  LC_3 Logic Functioning bit
 (38 6)  (110 486)  (110 486)  LC_3 Logic Functioning bit
 (39 6)  (111 486)  (111 486)  LC_3 Logic Functioning bit
 (45 6)  (117 486)  (117 486)  LC_3 Logic Functioning bit
 (46 6)  (118 486)  (118 486)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (123 486)  (123 486)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (125 486)  (125 486)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (94 487)  (94 487)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 487)  (96 487)  routing T_2_30.bot_op_6 <X> T_2_30.lc_trk_g1_6
 (31 7)  (103 487)  (103 487)  routing T_2_30.lc_trk_g3_3 <X> T_2_30.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 487)  (108 487)  LC_3 Logic Functioning bit
 (37 7)  (109 487)  (109 487)  LC_3 Logic Functioning bit
 (38 7)  (110 487)  (110 487)  LC_3 Logic Functioning bit
 (39 7)  (111 487)  (111 487)  LC_3 Logic Functioning bit
 (52 7)  (124 487)  (124 487)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 12)  (89 492)  (89 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (94 492)  (94 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (95 492)  (95 492)  routing T_2_30.sp12_v_b_19 <X> T_2_30.lc_trk_g3_3
 (29 12)  (101 492)  (101 492)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 492)  (103 492)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 492)  (104 492)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 492)  (106 492)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 492)  (108 492)  LC_6 Logic Functioning bit
 (37 12)  (109 492)  (109 492)  LC_6 Logic Functioning bit
 (38 12)  (110 492)  (110 492)  LC_6 Logic Functioning bit
 (39 12)  (111 492)  (111 492)  LC_6 Logic Functioning bit
 (41 12)  (113 492)  (113 492)  LC_6 Logic Functioning bit
 (42 12)  (114 492)  (114 492)  LC_6 Logic Functioning bit
 (43 12)  (115 492)  (115 492)  LC_6 Logic Functioning bit
 (21 13)  (93 493)  (93 493)  routing T_2_30.sp12_v_b_19 <X> T_2_30.lc_trk_g3_3
 (26 13)  (98 493)  (98 493)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 493)  (99 493)  routing T_2_30.lc_trk_g1_3 <X> T_2_30.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 493)  (101 493)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 493)  (102 493)  routing T_2_30.lc_trk_g0_3 <X> T_2_30.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 493)  (103 493)  routing T_2_30.lc_trk_g1_6 <X> T_2_30.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 493)  (104 493)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (108 493)  (108 493)  LC_6 Logic Functioning bit
 (37 13)  (109 493)  (109 493)  LC_6 Logic Functioning bit
 (38 13)  (110 493)  (110 493)  LC_6 Logic Functioning bit
 (39 13)  (111 493)  (111 493)  LC_6 Logic Functioning bit
 (40 13)  (112 493)  (112 493)  LC_6 Logic Functioning bit
 (41 13)  (113 493)  (113 493)  LC_6 Logic Functioning bit
 (42 13)  (114 493)  (114 493)  LC_6 Logic Functioning bit
 (43 13)  (115 493)  (115 493)  LC_6 Logic Functioning bit
 (26 14)  (98 494)  (98 494)  routing T_2_30.lc_trk_g0_5 <X> T_2_30.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 494)  (99 494)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 494)  (100 494)  routing T_2_30.lc_trk_g3_1 <X> T_2_30.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 494)  (101 494)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 494)  (103 494)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 494)  (104 494)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 494)  (106 494)  routing T_2_30.lc_trk_g1_5 <X> T_2_30.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 494)  (108 494)  LC_7 Logic Functioning bit
 (38 14)  (110 494)  (110 494)  LC_7 Logic Functioning bit
 (41 14)  (113 494)  (113 494)  LC_7 Logic Functioning bit
 (43 14)  (115 494)  (115 494)  LC_7 Logic Functioning bit
 (50 14)  (122 494)  (122 494)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (101 495)  (101 495)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (109 495)  (109 495)  LC_7 Logic Functioning bit
 (39 15)  (111 495)  (111 495)  LC_7 Logic Functioning bit
 (40 15)  (112 495)  (112 495)  LC_7 Logic Functioning bit
 (41 15)  (113 495)  (113 495)  LC_7 Logic Functioning bit
 (42 15)  (114 495)  (114 495)  LC_7 Logic Functioning bit
 (48 15)  (120 495)  (120 495)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_5_30

 (13 12)  (247 492)  (247 492)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11
 (12 13)  (246 493)  (246 493)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11


LogicTile_11_30

 (19 4)  (565 484)  (565 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_1_29

 (15 0)  (33 464)  (33 464)  routing T_1_29.bot_op_1 <X> T_1_29.lc_trk_g0_1
 (17 0)  (35 464)  (35 464)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (46 464)  (46 464)  routing T_1_29.lc_trk_g2_1 <X> T_1_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 464)  (47 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 464)  (50 464)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 464)  (54 464)  LC_0 Logic Functioning bit
 (41 0)  (59 464)  (59 464)  LC_0 Logic Functioning bit
 (44 0)  (62 464)  (62 464)  LC_0 Logic Functioning bit
 (15 1)  (33 465)  (33 465)  routing T_1_29.bot_op_0 <X> T_1_29.lc_trk_g0_0
 (17 1)  (35 465)  (35 465)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (44 465)  (44 465)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 465)  (45 465)  routing T_1_29.lc_trk_g1_3 <X> T_1_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 465)  (47 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (39 1)  (57 465)  (57 465)  LC_0 Logic Functioning bit
 (42 1)  (60 465)  (60 465)  LC_0 Logic Functioning bit
 (50 1)  (68 465)  (68 465)  Carry_In_Mux bit 

 (26 2)  (44 466)  (44 466)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 466)  (46 466)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 466)  (47 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 466)  (50 466)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 466)  (54 466)  LC_1 Logic Functioning bit
 (41 2)  (59 466)  (59 466)  LC_1 Logic Functioning bit
 (44 2)  (62 466)  (62 466)  LC_1 Logic Functioning bit
 (26 3)  (44 467)  (44 467)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 467)  (46 467)  routing T_1_29.lc_trk_g2_7 <X> T_1_29.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 467)  (47 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 467)  (48 467)  routing T_1_29.lc_trk_g2_2 <X> T_1_29.wire_logic_cluster/lc_1/in_1
 (39 3)  (57 467)  (57 467)  LC_1 Logic Functioning bit
 (42 3)  (60 467)  (60 467)  LC_1 Logic Functioning bit
 (22 4)  (40 468)  (40 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (45 468)  (45 468)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 468)  (46 468)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 468)  (47 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 468)  (48 468)  routing T_1_29.lc_trk_g3_4 <X> T_1_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 468)  (50 468)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 468)  (54 468)  LC_2 Logic Functioning bit
 (39 4)  (57 468)  (57 468)  LC_2 Logic Functioning bit
 (41 4)  (59 468)  (59 468)  LC_2 Logic Functioning bit
 (42 4)  (60 468)  (60 468)  LC_2 Logic Functioning bit
 (44 4)  (62 468)  (62 468)  LC_2 Logic Functioning bit
 (21 5)  (39 469)  (39 469)  routing T_1_29.sp4_r_v_b_27 <X> T_1_29.lc_trk_g1_3
 (36 5)  (54 469)  (54 469)  LC_2 Logic Functioning bit
 (39 5)  (57 469)  (57 469)  LC_2 Logic Functioning bit
 (41 5)  (59 469)  (59 469)  LC_2 Logic Functioning bit
 (42 5)  (60 469)  (60 469)  LC_2 Logic Functioning bit
 (29 6)  (47 470)  (47 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 470)  (50 470)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 470)  (54 470)  LC_3 Logic Functioning bit
 (39 6)  (57 470)  (57 470)  LC_3 Logic Functioning bit
 (41 6)  (59 470)  (59 470)  LC_3 Logic Functioning bit
 (42 6)  (60 470)  (60 470)  LC_3 Logic Functioning bit
 (44 6)  (62 470)  (62 470)  LC_3 Logic Functioning bit
 (36 7)  (54 471)  (54 471)  LC_3 Logic Functioning bit
 (39 7)  (57 471)  (57 471)  LC_3 Logic Functioning bit
 (41 7)  (59 471)  (59 471)  LC_3 Logic Functioning bit
 (42 7)  (60 471)  (60 471)  LC_3 Logic Functioning bit
 (15 8)  (33 472)  (33 472)  routing T_1_29.rgt_op_1 <X> T_1_29.lc_trk_g2_1
 (17 8)  (35 472)  (35 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (36 472)  (36 472)  routing T_1_29.rgt_op_1 <X> T_1_29.lc_trk_g2_1
 (25 8)  (43 472)  (43 472)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g2_2
 (29 8)  (47 472)  (47 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 472)  (50 472)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 472)  (54 472)  LC_4 Logic Functioning bit
 (39 8)  (57 472)  (57 472)  LC_4 Logic Functioning bit
 (41 8)  (59 472)  (59 472)  LC_4 Logic Functioning bit
 (42 8)  (60 472)  (60 472)  LC_4 Logic Functioning bit
 (44 8)  (62 472)  (62 472)  LC_4 Logic Functioning bit
 (22 9)  (40 473)  (40 473)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 473)  (42 473)  routing T_1_29.rgt_op_2 <X> T_1_29.lc_trk_g2_2
 (36 9)  (54 473)  (54 473)  LC_4 Logic Functioning bit
 (39 9)  (57 473)  (57 473)  LC_4 Logic Functioning bit
 (41 9)  (59 473)  (59 473)  LC_4 Logic Functioning bit
 (42 9)  (60 473)  (60 473)  LC_4 Logic Functioning bit
 (22 10)  (40 474)  (40 474)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 474)  (42 474)  routing T_1_29.tnr_op_7 <X> T_1_29.lc_trk_g2_7
 (27 10)  (45 474)  (45 474)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 474)  (46 474)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 474)  (47 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 474)  (48 474)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 474)  (50 474)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 474)  (54 474)  LC_5 Logic Functioning bit
 (39 10)  (57 474)  (57 474)  LC_5 Logic Functioning bit
 (41 10)  (59 474)  (59 474)  LC_5 Logic Functioning bit
 (42 10)  (60 474)  (60 474)  LC_5 Logic Functioning bit
 (44 10)  (62 474)  (62 474)  LC_5 Logic Functioning bit
 (30 11)  (48 475)  (48 475)  routing T_1_29.lc_trk_g3_7 <X> T_1_29.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 475)  (54 475)  LC_5 Logic Functioning bit
 (39 11)  (57 475)  (57 475)  LC_5 Logic Functioning bit
 (41 11)  (59 475)  (59 475)  LC_5 Logic Functioning bit
 (42 11)  (60 475)  (60 475)  LC_5 Logic Functioning bit
 (14 12)  (32 476)  (32 476)  routing T_1_29.rgt_op_0 <X> T_1_29.lc_trk_g3_0
 (21 12)  (39 476)  (39 476)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g3_3
 (22 12)  (40 476)  (40 476)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 476)  (42 476)  routing T_1_29.rgt_op_3 <X> T_1_29.lc_trk_g3_3
 (27 12)  (45 476)  (45 476)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 476)  (46 476)  routing T_1_29.lc_trk_g3_0 <X> T_1_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 476)  (47 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 476)  (50 476)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 476)  (54 476)  LC_6 Logic Functioning bit
 (39 12)  (57 476)  (57 476)  LC_6 Logic Functioning bit
 (41 12)  (59 476)  (59 476)  LC_6 Logic Functioning bit
 (42 12)  (60 476)  (60 476)  LC_6 Logic Functioning bit
 (44 12)  (62 476)  (62 476)  LC_6 Logic Functioning bit
 (15 13)  (33 477)  (33 477)  routing T_1_29.rgt_op_0 <X> T_1_29.lc_trk_g3_0
 (17 13)  (35 477)  (35 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (54 477)  (54 477)  LC_6 Logic Functioning bit
 (39 13)  (57 477)  (57 477)  LC_6 Logic Functioning bit
 (41 13)  (59 477)  (59 477)  LC_6 Logic Functioning bit
 (42 13)  (60 477)  (60 477)  LC_6 Logic Functioning bit
 (14 14)  (32 478)  (32 478)  routing T_1_29.rgt_op_4 <X> T_1_29.lc_trk_g3_4
 (21 14)  (39 478)  (39 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (22 14)  (40 478)  (40 478)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 478)  (42 478)  routing T_1_29.rgt_op_7 <X> T_1_29.lc_trk_g3_7
 (27 14)  (45 478)  (45 478)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 478)  (46 478)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 478)  (47 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 478)  (50 478)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 478)  (54 478)  LC_7 Logic Functioning bit
 (39 14)  (57 478)  (57 478)  LC_7 Logic Functioning bit
 (41 14)  (59 478)  (59 478)  LC_7 Logic Functioning bit
 (42 14)  (60 478)  (60 478)  LC_7 Logic Functioning bit
 (44 14)  (62 478)  (62 478)  LC_7 Logic Functioning bit
 (46 14)  (64 478)  (64 478)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (33 479)  (33 479)  routing T_1_29.rgt_op_4 <X> T_1_29.lc_trk_g3_4
 (17 15)  (35 479)  (35 479)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (48 479)  (48 479)  routing T_1_29.lc_trk_g3_3 <X> T_1_29.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 479)  (54 479)  LC_7 Logic Functioning bit
 (39 15)  (57 479)  (57 479)  LC_7 Logic Functioning bit
 (41 15)  (59 479)  (59 479)  LC_7 Logic Functioning bit
 (42 15)  (60 479)  (60 479)  LC_7 Logic Functioning bit


LogicTile_2_29

 (14 0)  (86 464)  (86 464)  routing T_2_29.lft_op_0 <X> T_2_29.lc_trk_g0_0
 (17 0)  (89 464)  (89 464)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 464)  (90 464)  routing T_2_29.wire_logic_cluster/lc_1/out <X> T_2_29.lc_trk_g0_1
 (21 0)  (93 464)  (93 464)  routing T_2_29.wire_logic_cluster/lc_3/out <X> T_2_29.lc_trk_g0_3
 (22 0)  (94 464)  (94 464)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 464)  (97 464)  routing T_2_29.lft_op_2 <X> T_2_29.lc_trk_g0_2
 (26 0)  (98 464)  (98 464)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 464)  (101 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 464)  (102 464)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 464)  (104 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 464)  (105 464)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 464)  (106 464)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 464)  (108 464)  LC_0 Logic Functioning bit
 (41 0)  (113 464)  (113 464)  LC_0 Logic Functioning bit
 (43 0)  (115 464)  (115 464)  LC_0 Logic Functioning bit
 (45 0)  (117 464)  (117 464)  LC_0 Logic Functioning bit
 (15 1)  (87 465)  (87 465)  routing T_2_29.lft_op_0 <X> T_2_29.lc_trk_g0_0
 (17 1)  (89 465)  (89 465)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (94 465)  (94 465)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 465)  (96 465)  routing T_2_29.lft_op_2 <X> T_2_29.lc_trk_g0_2
 (26 1)  (98 465)  (98 465)  routing T_2_29.lc_trk_g0_6 <X> T_2_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 465)  (101 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 465)  (102 465)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 465)  (104 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 465)  (105 465)  routing T_2_29.lc_trk_g2_0 <X> T_2_29.input_2_0
 (36 1)  (108 465)  (108 465)  LC_0 Logic Functioning bit
 (0 2)  (72 466)  (72 466)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (2 2)  (74 466)  (74 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 466)  (86 466)  routing T_2_29.wire_logic_cluster/lc_4/out <X> T_2_29.lc_trk_g0_4
 (22 2)  (94 466)  (94 466)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 466)  (96 466)  routing T_2_29.top_op_7 <X> T_2_29.lc_trk_g0_7
 (25 2)  (97 466)  (97 466)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g0_6
 (29 2)  (101 466)  (101 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 466)  (104 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 466)  (105 466)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 466)  (108 466)  LC_1 Logic Functioning bit
 (38 2)  (110 466)  (110 466)  LC_1 Logic Functioning bit
 (41 2)  (113 466)  (113 466)  LC_1 Logic Functioning bit
 (43 2)  (115 466)  (115 466)  LC_1 Logic Functioning bit
 (45 2)  (117 466)  (117 466)  LC_1 Logic Functioning bit
 (0 3)  (72 467)  (72 467)  routing T_2_29.glb_netwk_3 <X> T_2_29.wire_logic_cluster/lc_7/clk
 (17 3)  (89 467)  (89 467)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (93 467)  (93 467)  routing T_2_29.top_op_7 <X> T_2_29.lc_trk_g0_7
 (22 3)  (94 467)  (94 467)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 467)  (96 467)  routing T_2_29.lft_op_6 <X> T_2_29.lc_trk_g0_6
 (29 3)  (101 467)  (101 467)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 467)  (103 467)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 467)  (109 467)  LC_1 Logic Functioning bit
 (39 3)  (111 467)  (111 467)  LC_1 Logic Functioning bit
 (41 3)  (113 467)  (113 467)  LC_1 Logic Functioning bit
 (43 3)  (115 467)  (115 467)  LC_1 Logic Functioning bit
 (15 4)  (87 468)  (87 468)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g1_1
 (17 4)  (89 468)  (89 468)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 468)  (90 468)  routing T_2_29.lft_op_1 <X> T_2_29.lc_trk_g1_1
 (27 4)  (99 468)  (99 468)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 468)  (100 468)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 468)  (101 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 468)  (104 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 468)  (105 468)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 468)  (106 468)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 468)  (108 468)  LC_2 Logic Functioning bit
 (38 4)  (110 468)  (110 468)  LC_2 Logic Functioning bit
 (45 4)  (117 468)  (117 468)  LC_2 Logic Functioning bit
 (27 5)  (99 469)  (99 469)  routing T_2_29.lc_trk_g1_1 <X> T_2_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 469)  (101 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 469)  (103 469)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 469)  (108 469)  LC_2 Logic Functioning bit
 (37 5)  (109 469)  (109 469)  LC_2 Logic Functioning bit
 (38 5)  (110 469)  (110 469)  LC_2 Logic Functioning bit
 (39 5)  (111 469)  (111 469)  LC_2 Logic Functioning bit
 (40 5)  (112 469)  (112 469)  LC_2 Logic Functioning bit
 (42 5)  (114 469)  (114 469)  LC_2 Logic Functioning bit
 (15 6)  (87 470)  (87 470)  routing T_2_29.lft_op_5 <X> T_2_29.lc_trk_g1_5
 (17 6)  (89 470)  (89 470)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 470)  (90 470)  routing T_2_29.lft_op_5 <X> T_2_29.lc_trk_g1_5
 (21 6)  (93 470)  (93 470)  routing T_2_29.wire_logic_cluster/lc_7/out <X> T_2_29.lc_trk_g1_7
 (22 6)  (94 470)  (94 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (98 470)  (98 470)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 470)  (99 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 470)  (100 470)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 470)  (101 470)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 470)  (104 470)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 470)  (105 470)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 470)  (108 470)  LC_3 Logic Functioning bit
 (41 6)  (113 470)  (113 470)  LC_3 Logic Functioning bit
 (43 6)  (115 470)  (115 470)  LC_3 Logic Functioning bit
 (45 6)  (117 470)  (117 470)  LC_3 Logic Functioning bit
 (26 7)  (98 471)  (98 471)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 471)  (101 471)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 471)  (102 471)  routing T_2_29.lc_trk_g3_3 <X> T_2_29.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 471)  (103 471)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 471)  (104 471)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 471)  (107 471)  routing T_2_29.lc_trk_g0_3 <X> T_2_29.input_2_3
 (37 7)  (109 471)  (109 471)  LC_3 Logic Functioning bit
 (14 8)  (86 472)  (86 472)  routing T_2_29.wire_logic_cluster/lc_0/out <X> T_2_29.lc_trk_g2_0
 (25 8)  (97 472)  (97 472)  routing T_2_29.bnl_op_2 <X> T_2_29.lc_trk_g2_2
 (26 8)  (98 472)  (98 472)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 472)  (101 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 472)  (102 472)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 472)  (104 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 472)  (105 472)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 472)  (106 472)  routing T_2_29.lc_trk_g3_0 <X> T_2_29.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 472)  (108 472)  LC_4 Logic Functioning bit
 (38 8)  (110 472)  (110 472)  LC_4 Logic Functioning bit
 (43 8)  (115 472)  (115 472)  LC_4 Logic Functioning bit
 (45 8)  (117 472)  (117 472)  LC_4 Logic Functioning bit
 (17 9)  (89 473)  (89 473)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (94 473)  (94 473)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (97 473)  (97 473)  routing T_2_29.bnl_op_2 <X> T_2_29.lc_trk_g2_2
 (29 9)  (101 473)  (101 473)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 473)  (102 473)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 473)  (104 473)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (107 473)  (107 473)  routing T_2_29.lc_trk_g0_2 <X> T_2_29.input_2_4
 (43 9)  (115 473)  (115 473)  LC_4 Logic Functioning bit
 (21 10)  (93 474)  (93 474)  routing T_2_29.wire_logic_cluster/lc_7/out <X> T_2_29.lc_trk_g2_7
 (22 10)  (94 474)  (94 474)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (101 474)  (101 474)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 474)  (102 474)  routing T_2_29.lc_trk_g0_4 <X> T_2_29.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 474)  (103 474)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 474)  (104 474)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 474)  (106 474)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 474)  (108 474)  LC_5 Logic Functioning bit
 (37 10)  (109 474)  (109 474)  LC_5 Logic Functioning bit
 (38 10)  (110 474)  (110 474)  LC_5 Logic Functioning bit
 (39 10)  (111 474)  (111 474)  LC_5 Logic Functioning bit
 (41 10)  (113 474)  (113 474)  LC_5 Logic Functioning bit
 (43 10)  (115 474)  (115 474)  LC_5 Logic Functioning bit
 (31 11)  (103 475)  (103 475)  routing T_2_29.lc_trk_g1_7 <X> T_2_29.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 475)  (108 475)  LC_5 Logic Functioning bit
 (37 11)  (109 475)  (109 475)  LC_5 Logic Functioning bit
 (38 11)  (110 475)  (110 475)  LC_5 Logic Functioning bit
 (39 11)  (111 475)  (111 475)  LC_5 Logic Functioning bit
 (41 11)  (113 475)  (113 475)  LC_5 Logic Functioning bit
 (43 11)  (115 475)  (115 475)  LC_5 Logic Functioning bit
 (14 12)  (86 476)  (86 476)  routing T_2_29.sp4_v_b_24 <X> T_2_29.lc_trk_g3_0
 (21 12)  (93 476)  (93 476)  routing T_2_29.sp4_h_r_43 <X> T_2_29.lc_trk_g3_3
 (22 12)  (94 476)  (94 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 476)  (95 476)  routing T_2_29.sp4_h_r_43 <X> T_2_29.lc_trk_g3_3
 (24 12)  (96 476)  (96 476)  routing T_2_29.sp4_h_r_43 <X> T_2_29.lc_trk_g3_3
 (25 12)  (97 476)  (97 476)  routing T_2_29.wire_logic_cluster/lc_2/out <X> T_2_29.lc_trk_g3_2
 (29 12)  (101 476)  (101 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 476)  (104 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 476)  (105 476)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 476)  (106 476)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 476)  (108 476)  LC_6 Logic Functioning bit
 (38 12)  (110 476)  (110 476)  LC_6 Logic Functioning bit
 (16 13)  (88 477)  (88 477)  routing T_2_29.sp4_v_b_24 <X> T_2_29.lc_trk_g3_0
 (17 13)  (89 477)  (89 477)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (93 477)  (93 477)  routing T_2_29.sp4_h_r_43 <X> T_2_29.lc_trk_g3_3
 (22 13)  (94 477)  (94 477)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (103 477)  (103 477)  routing T_2_29.lc_trk_g3_2 <X> T_2_29.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 477)  (108 477)  LC_6 Logic Functioning bit
 (38 13)  (110 477)  (110 477)  LC_6 Logic Functioning bit
 (26 14)  (98 478)  (98 478)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 478)  (99 478)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 478)  (101 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 478)  (102 478)  routing T_2_29.lc_trk_g1_5 <X> T_2_29.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 478)  (104 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 478)  (105 478)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 478)  (107 478)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.input_2_7
 (36 14)  (108 478)  (108 478)  LC_7 Logic Functioning bit
 (41 14)  (113 478)  (113 478)  LC_7 Logic Functioning bit
 (43 14)  (115 478)  (115 478)  LC_7 Logic Functioning bit
 (45 14)  (117 478)  (117 478)  LC_7 Logic Functioning bit
 (26 15)  (98 479)  (98 479)  routing T_2_29.lc_trk_g0_7 <X> T_2_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 479)  (101 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 479)  (103 479)  routing T_2_29.lc_trk_g2_2 <X> T_2_29.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 479)  (104 479)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 479)  (105 479)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.input_2_7
 (35 15)  (107 479)  (107 479)  routing T_2_29.lc_trk_g2_7 <X> T_2_29.input_2_7
 (37 15)  (109 479)  (109 479)  LC_7 Logic Functioning bit


LogicTile_5_29

 (0 2)  (234 466)  (234 466)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (2 2)  (236 466)  (236 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 467)  (234 467)  routing T_5_29.glb_netwk_3 <X> T_5_29.wire_logic_cluster/lc_7/clk
 (0 4)  (234 468)  (234 468)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_7/cen
 (1 4)  (235 468)  (235 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (261 468)  (261 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 468)  (262 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 468)  (263 468)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 468)  (264 468)  routing T_5_29.lc_trk_g3_4 <X> T_5_29.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 468)  (266 468)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 468)  (267 468)  routing T_5_29.lc_trk_g2_1 <X> T_5_29.wire_logic_cluster/lc_2/in_3
 (41 4)  (275 468)  (275 468)  LC_2 Logic Functioning bit
 (43 4)  (277 468)  (277 468)  LC_2 Logic Functioning bit
 (45 4)  (279 468)  (279 468)  LC_2 Logic Functioning bit
 (48 4)  (282 468)  (282 468)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (234 469)  (234 469)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_7/cen
 (1 5)  (235 469)  (235 469)  routing T_5_29.lc_trk_g3_3 <X> T_5_29.wire_logic_cluster/lc_7/cen
 (26 5)  (260 469)  (260 469)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 469)  (262 469)  routing T_5_29.lc_trk_g2_2 <X> T_5_29.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 469)  (263 469)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 469)  (270 469)  LC_2 Logic Functioning bit
 (37 5)  (271 469)  (271 469)  LC_2 Logic Functioning bit
 (38 5)  (272 469)  (272 469)  LC_2 Logic Functioning bit
 (39 5)  (273 469)  (273 469)  LC_2 Logic Functioning bit
 (40 5)  (274 469)  (274 469)  LC_2 Logic Functioning bit
 (42 5)  (276 469)  (276 469)  LC_2 Logic Functioning bit
 (51 5)  (285 469)  (285 469)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (286 469)  (286 469)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 8)  (249 472)  (249 472)  routing T_5_29.rgt_op_1 <X> T_5_29.lc_trk_g2_1
 (17 8)  (251 472)  (251 472)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 472)  (252 472)  routing T_5_29.rgt_op_1 <X> T_5_29.lc_trk_g2_1
 (25 8)  (259 472)  (259 472)  routing T_5_29.wire_logic_cluster/lc_2/out <X> T_5_29.lc_trk_g2_2
 (22 9)  (256 473)  (256 473)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 12)  (256 476)  (256 476)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 476)  (257 476)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g3_3
 (24 12)  (258 476)  (258 476)  routing T_5_29.sp4_v_t_30 <X> T_5_29.lc_trk_g3_3
 (0 14)  (234 478)  (234 478)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 478)  (235 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (249 478)  (249 478)  routing T_5_29.sp4_h_l_16 <X> T_5_29.lc_trk_g3_5
 (16 14)  (250 478)  (250 478)  routing T_5_29.sp4_h_l_16 <X> T_5_29.lc_trk_g3_5
 (17 14)  (251 478)  (251 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (234 479)  (234 479)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (235 479)  (235 479)  routing T_5_29.lc_trk_g3_5 <X> T_5_29.wire_logic_cluster/lc_7/s_r
 (17 15)  (251 479)  (251 479)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (252 479)  (252 479)  routing T_5_29.sp4_h_l_16 <X> T_5_29.lc_trk_g3_5


LogicTile_6_29

 (25 0)  (313 464)  (313 464)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g0_2
 (22 1)  (310 465)  (310 465)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (311 465)  (311 465)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g0_2
 (24 1)  (312 465)  (312 465)  routing T_6_29.sp4_h_r_10 <X> T_6_29.lc_trk_g0_2
 (0 2)  (288 466)  (288 466)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (2 2)  (290 466)  (290 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (317 466)  (317 466)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 466)  (318 466)  routing T_6_29.lc_trk_g0_4 <X> T_6_29.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 466)  (320 466)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 466)  (321 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 466)  (322 466)  routing T_6_29.lc_trk_g3_1 <X> T_6_29.wire_logic_cluster/lc_1/in_3
 (37 2)  (325 466)  (325 466)  LC_1 Logic Functioning bit
 (39 2)  (327 466)  (327 466)  LC_1 Logic Functioning bit
 (41 2)  (329 466)  (329 466)  LC_1 Logic Functioning bit
 (43 2)  (331 466)  (331 466)  LC_1 Logic Functioning bit
 (45 2)  (333 466)  (333 466)  LC_1 Logic Functioning bit
 (48 2)  (336 466)  (336 466)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (341 466)  (341 466)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (288 467)  (288 467)  routing T_6_29.glb_netwk_3 <X> T_6_29.wire_logic_cluster/lc_7/clk
 (15 3)  (303 467)  (303 467)  routing T_6_29.sp4_v_t_9 <X> T_6_29.lc_trk_g0_4
 (16 3)  (304 467)  (304 467)  routing T_6_29.sp4_v_t_9 <X> T_6_29.lc_trk_g0_4
 (17 3)  (305 467)  (305 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (37 3)  (325 467)  (325 467)  LC_1 Logic Functioning bit
 (39 3)  (327 467)  (327 467)  LC_1 Logic Functioning bit
 (41 3)  (329 467)  (329 467)  LC_1 Logic Functioning bit
 (43 3)  (331 467)  (331 467)  LC_1 Logic Functioning bit
 (1 4)  (289 468)  (289 468)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (289 469)  (289 469)  routing T_6_29.lc_trk_g0_2 <X> T_6_29.wire_logic_cluster/lc_7/cen
 (8 12)  (296 476)  (296 476)  routing T_6_29.sp4_v_b_4 <X> T_6_29.sp4_h_r_10
 (9 12)  (297 476)  (297 476)  routing T_6_29.sp4_v_b_4 <X> T_6_29.sp4_h_r_10
 (10 12)  (298 476)  (298 476)  routing T_6_29.sp4_v_b_4 <X> T_6_29.sp4_h_r_10
 (17 12)  (305 476)  (305 476)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 476)  (306 476)  routing T_6_29.wire_logic_cluster/lc_1/out <X> T_6_29.lc_trk_g3_1
 (0 14)  (288 478)  (288 478)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 478)  (289 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (303 478)  (303 478)  routing T_6_29.sp4_h_l_24 <X> T_6_29.lc_trk_g3_5
 (16 14)  (304 478)  (304 478)  routing T_6_29.sp4_h_l_24 <X> T_6_29.lc_trk_g3_5
 (17 14)  (305 478)  (305 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (306 478)  (306 478)  routing T_6_29.sp4_h_l_24 <X> T_6_29.lc_trk_g3_5
 (0 15)  (288 479)  (288 479)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 479)  (289 479)  routing T_6_29.lc_trk_g3_5 <X> T_6_29.wire_logic_cluster/lc_7/s_r


LogicTile_7_29

 (14 0)  (356 464)  (356 464)  routing T_7_29.wire_logic_cluster/lc_0/out <X> T_7_29.lc_trk_g0_0
 (15 0)  (357 464)  (357 464)  routing T_7_29.sp4_v_b_17 <X> T_7_29.lc_trk_g0_1
 (16 0)  (358 464)  (358 464)  routing T_7_29.sp4_v_b_17 <X> T_7_29.lc_trk_g0_1
 (17 0)  (359 464)  (359 464)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (368 464)  (368 464)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 464)  (371 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 464)  (373 464)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 464)  (374 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 464)  (376 464)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 464)  (378 464)  LC_0 Logic Functioning bit
 (37 0)  (379 464)  (379 464)  LC_0 Logic Functioning bit
 (41 0)  (383 464)  (383 464)  LC_0 Logic Functioning bit
 (42 0)  (384 464)  (384 464)  LC_0 Logic Functioning bit
 (43 0)  (385 464)  (385 464)  LC_0 Logic Functioning bit
 (45 0)  (387 464)  (387 464)  LC_0 Logic Functioning bit
 (47 0)  (389 464)  (389 464)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (359 465)  (359 465)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (369 465)  (369 465)  routing T_7_29.lc_trk_g1_5 <X> T_7_29.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 465)  (371 465)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 465)  (373 465)  routing T_7_29.lc_trk_g1_6 <X> T_7_29.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 465)  (374 465)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 465)  (378 465)  LC_0 Logic Functioning bit
 (37 1)  (379 465)  (379 465)  LC_0 Logic Functioning bit
 (43 1)  (385 465)  (385 465)  LC_0 Logic Functioning bit
 (0 2)  (342 466)  (342 466)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (2 2)  (344 466)  (344 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 466)  (347 466)  routing T_7_29.sp4_v_b_0 <X> T_7_29.sp4_h_l_37
 (0 3)  (342 467)  (342 467)  routing T_7_29.glb_netwk_3 <X> T_7_29.wire_logic_cluster/lc_7/clk
 (15 6)  (357 470)  (357 470)  routing T_7_29.sp4_v_b_21 <X> T_7_29.lc_trk_g1_5
 (16 6)  (358 470)  (358 470)  routing T_7_29.sp4_v_b_21 <X> T_7_29.lc_trk_g1_5
 (17 6)  (359 470)  (359 470)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (13 7)  (355 471)  (355 471)  routing T_7_29.sp4_v_b_0 <X> T_7_29.sp4_h_l_40
 (22 7)  (364 471)  (364 471)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (366 471)  (366 471)  routing T_7_29.bot_op_6 <X> T_7_29.lc_trk_g1_6


RAM_Tile_8_29

 (3 8)  (399 472)  (399 472)  routing T_8_29.sp12_h_r_1 <X> T_8_29.sp12_v_b_1
 (3 9)  (399 473)  (399 473)  routing T_8_29.sp12_h_r_1 <X> T_8_29.sp12_v_b_1


LogicTile_11_29

 (14 1)  (560 465)  (560 465)  routing T_11_29.sp12_h_r_16 <X> T_11_29.lc_trk_g0_0
 (16 1)  (562 465)  (562 465)  routing T_11_29.sp12_h_r_16 <X> T_11_29.lc_trk_g0_0
 (17 1)  (563 465)  (563 465)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (546 466)  (546 466)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (2 2)  (548 466)  (548 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 467)  (546 467)  routing T_11_29.glb_netwk_3 <X> T_11_29.wire_logic_cluster/lc_7/clk
 (14 5)  (560 469)  (560 469)  routing T_11_29.sp4_r_v_b_24 <X> T_11_29.lc_trk_g1_0
 (17 5)  (563 469)  (563 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 6)  (567 470)  (567 470)  routing T_11_29.wire_logic_cluster/lc_7/out <X> T_11_29.lc_trk_g1_7
 (22 6)  (568 470)  (568 470)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 14)  (575 478)  (575 478)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 478)  (577 478)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 478)  (578 478)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 478)  (580 478)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 478)  (582 478)  LC_7 Logic Functioning bit
 (37 14)  (583 478)  (583 478)  LC_7 Logic Functioning bit
 (38 14)  (584 478)  (584 478)  LC_7 Logic Functioning bit
 (39 14)  (585 478)  (585 478)  LC_7 Logic Functioning bit
 (41 14)  (587 478)  (587 478)  LC_7 Logic Functioning bit
 (43 14)  (589 478)  (589 478)  LC_7 Logic Functioning bit
 (45 14)  (591 478)  (591 478)  LC_7 Logic Functioning bit
 (47 14)  (593 478)  (593 478)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (594 478)  (594 478)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (573 479)  (573 479)  routing T_11_29.lc_trk_g1_0 <X> T_11_29.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 479)  (575 479)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 479)  (577 479)  routing T_11_29.lc_trk_g1_7 <X> T_11_29.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 479)  (582 479)  LC_7 Logic Functioning bit
 (38 15)  (584 479)  (584 479)  LC_7 Logic Functioning bit


LogicTile_12_29

 (3 9)  (603 473)  (603 473)  routing T_12_29.sp12_h_l_22 <X> T_12_29.sp12_v_b_1


LogicTile_15_29

 (14 1)  (776 465)  (776 465)  routing T_15_29.sp4_r_v_b_35 <X> T_15_29.lc_trk_g0_0
 (17 1)  (779 465)  (779 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (762 466)  (762 466)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (2 2)  (764 466)  (764 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 467)  (762 467)  routing T_15_29.glb_netwk_3 <X> T_15_29.wire_logic_cluster/lc_7/clk
 (25 4)  (787 468)  (787 468)  routing T_15_29.sp4_v_b_2 <X> T_15_29.lc_trk_g1_2
 (22 5)  (784 469)  (784 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (785 469)  (785 469)  routing T_15_29.sp4_v_b_2 <X> T_15_29.lc_trk_g1_2
 (26 12)  (788 476)  (788 476)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 476)  (789 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 476)  (790 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 476)  (791 476)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 476)  (792 476)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 476)  (794 476)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 476)  (796 476)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 476)  (798 476)  LC_6 Logic Functioning bit
 (38 12)  (800 476)  (800 476)  LC_6 Logic Functioning bit
 (40 12)  (802 476)  (802 476)  LC_6 Logic Functioning bit
 (43 12)  (805 476)  (805 476)  LC_6 Logic Functioning bit
 (45 12)  (807 476)  (807 476)  LC_6 Logic Functioning bit
 (53 12)  (815 476)  (815 476)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (788 477)  (788 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 477)  (789 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 477)  (790 477)  routing T_15_29.lc_trk_g3_7 <X> T_15_29.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 477)  (791 477)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 477)  (792 477)  routing T_15_29.lc_trk_g3_6 <X> T_15_29.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 477)  (793 477)  routing T_15_29.lc_trk_g1_2 <X> T_15_29.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 477)  (794 477)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (798 477)  (798 477)  LC_6 Logic Functioning bit
 (38 13)  (800 477)  (800 477)  LC_6 Logic Functioning bit
 (41 13)  (803 477)  (803 477)  LC_6 Logic Functioning bit
 (42 13)  (804 477)  (804 477)  LC_6 Logic Functioning bit
 (21 14)  (783 478)  (783 478)  routing T_15_29.sp4_v_t_26 <X> T_15_29.lc_trk_g3_7
 (22 14)  (784 478)  (784 478)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 478)  (785 478)  routing T_15_29.sp4_v_t_26 <X> T_15_29.lc_trk_g3_7
 (25 14)  (787 478)  (787 478)  routing T_15_29.wire_logic_cluster/lc_6/out <X> T_15_29.lc_trk_g3_6
 (21 15)  (783 479)  (783 479)  routing T_15_29.sp4_v_t_26 <X> T_15_29.lc_trk_g3_7
 (22 15)  (784 479)  (784 479)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


IO_Tile_0_28

 (4 0)  (13 448)  (13 448)  routing T_0_28.span4_horz_8 <X> T_0_28.lc_trk_g0_0
 (4 1)  (13 449)  (13 449)  routing T_0_28.span4_horz_8 <X> T_0_28.lc_trk_g0_0
 (6 1)  (11 449)  (11 449)  routing T_0_28.span4_horz_8 <X> T_0_28.lc_trk_g0_0
 (7 1)  (10 449)  (10 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0
 (4 9)  (13 457)  (13 457)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g1_0
 (5 9)  (12 457)  (12 457)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g1_0
 (6 9)  (11 457)  (11 457)  routing T_0_28.span4_horz_24 <X> T_0_28.lc_trk_g1_0
 (7 9)  (10 457)  (10 457)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_0 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (17 0)  (35 448)  (35 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (36 448)  (36 448)  routing T_1_28.wire_logic_cluster/lc_1/out <X> T_1_28.lc_trk_g0_1
 (22 0)  (40 448)  (40 448)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 448)  (42 448)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g0_3
 (25 0)  (43 448)  (43 448)  routing T_1_28.wire_logic_cluster/lc_2/out <X> T_1_28.lc_trk_g0_2
 (26 0)  (44 448)  (44 448)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 448)  (47 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 448)  (50 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 448)  (52 448)  routing T_1_28.lc_trk_g1_0 <X> T_1_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 448)  (54 448)  LC_0 Logic Functioning bit
 (38 0)  (56 448)  (56 448)  LC_0 Logic Functioning bit
 (41 0)  (59 448)  (59 448)  LC_0 Logic Functioning bit
 (45 0)  (63 448)  (63 448)  LC_0 Logic Functioning bit
 (21 1)  (39 449)  (39 449)  routing T_1_28.top_op_3 <X> T_1_28.lc_trk_g0_3
 (22 1)  (40 449)  (40 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (44 449)  (44 449)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 449)  (46 449)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 449)  (47 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 449)  (48 449)  routing T_1_28.lc_trk_g0_3 <X> T_1_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 449)  (50 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 449)  (53 449)  routing T_1_28.lc_trk_g0_2 <X> T_1_28.input_2_0
 (37 1)  (55 449)  (55 449)  LC_0 Logic Functioning bit
 (53 1)  (71 449)  (71 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (18 450)  (18 450)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (2 2)  (20 450)  (20 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (44 450)  (44 450)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 450)  (47 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 450)  (49 450)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 450)  (50 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 450)  (51 450)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 450)  (54 450)  LC_1 Logic Functioning bit
 (45 2)  (63 450)  (63 450)  LC_1 Logic Functioning bit
 (0 3)  (18 451)  (18 451)  routing T_1_28.glb_netwk_3 <X> T_1_28.wire_logic_cluster/lc_7/clk
 (15 3)  (33 451)  (33 451)  routing T_1_28.bot_op_4 <X> T_1_28.lc_trk_g0_4
 (17 3)  (35 451)  (35 451)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (45 451)  (45 451)  routing T_1_28.lc_trk_g1_4 <X> T_1_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 451)  (47 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 451)  (48 451)  routing T_1_28.lc_trk_g0_2 <X> T_1_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 451)  (49 451)  routing T_1_28.lc_trk_g2_6 <X> T_1_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 451)  (50 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (54 451)  (54 451)  LC_1 Logic Functioning bit
 (37 3)  (55 451)  (55 451)  LC_1 Logic Functioning bit
 (39 3)  (57 451)  (57 451)  LC_1 Logic Functioning bit
 (14 4)  (32 452)  (32 452)  routing T_1_28.wire_logic_cluster/lc_0/out <X> T_1_28.lc_trk_g1_0
 (28 4)  (46 452)  (46 452)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 452)  (47 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 452)  (49 452)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 452)  (50 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 452)  (51 452)  routing T_1_28.lc_trk_g2_5 <X> T_1_28.wire_logic_cluster/lc_2/in_3
 (38 4)  (56 452)  (56 452)  LC_2 Logic Functioning bit
 (45 4)  (63 452)  (63 452)  LC_2 Logic Functioning bit
 (46 4)  (64 452)  (64 452)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (71 452)  (71 452)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (35 453)  (35 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (44 453)  (44 453)  routing T_1_28.lc_trk_g2_2 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 453)  (46 453)  routing T_1_28.lc_trk_g2_2 <X> T_1_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 453)  (47 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 453)  (48 453)  routing T_1_28.lc_trk_g2_3 <X> T_1_28.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 453)  (50 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (53 453)  (53 453)  routing T_1_28.lc_trk_g0_2 <X> T_1_28.input_2_2
 (53 5)  (71 453)  (71 453)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (35 454)  (35 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 454)  (36 454)  routing T_1_28.wire_logic_cluster/lc_5/out <X> T_1_28.lc_trk_g1_5
 (14 7)  (32 455)  (32 455)  routing T_1_28.top_op_4 <X> T_1_28.lc_trk_g1_4
 (15 7)  (33 455)  (33 455)  routing T_1_28.top_op_4 <X> T_1_28.lc_trk_g1_4
 (17 7)  (35 455)  (35 455)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 8)  (39 456)  (39 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (22 8)  (40 456)  (40 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 456)  (42 456)  routing T_1_28.rgt_op_3 <X> T_1_28.lc_trk_g2_3
 (25 8)  (43 456)  (43 456)  routing T_1_28.sp4_h_r_34 <X> T_1_28.lc_trk_g2_2
 (22 9)  (40 457)  (40 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 457)  (41 457)  routing T_1_28.sp4_h_r_34 <X> T_1_28.lc_trk_g2_2
 (24 9)  (42 457)  (42 457)  routing T_1_28.sp4_h_r_34 <X> T_1_28.lc_trk_g2_2
 (15 10)  (33 458)  (33 458)  routing T_1_28.rgt_op_5 <X> T_1_28.lc_trk_g2_5
 (17 10)  (35 458)  (35 458)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (36 458)  (36 458)  routing T_1_28.rgt_op_5 <X> T_1_28.lc_trk_g2_5
 (29 10)  (47 458)  (47 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 458)  (48 458)  routing T_1_28.lc_trk_g0_4 <X> T_1_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 458)  (49 458)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 458)  (50 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 458)  (52 458)  routing T_1_28.lc_trk_g1_5 <X> T_1_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 458)  (54 458)  LC_5 Logic Functioning bit
 (37 10)  (55 458)  (55 458)  LC_5 Logic Functioning bit
 (38 10)  (56 458)  (56 458)  LC_5 Logic Functioning bit
 (39 10)  (57 458)  (57 458)  LC_5 Logic Functioning bit
 (41 10)  (59 458)  (59 458)  LC_5 Logic Functioning bit
 (43 10)  (61 458)  (61 458)  LC_5 Logic Functioning bit
 (45 10)  (63 458)  (63 458)  LC_5 Logic Functioning bit
 (51 10)  (69 458)  (69 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (40 459)  (40 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 459)  (43 459)  routing T_1_28.sp4_r_v_b_38 <X> T_1_28.lc_trk_g2_6
 (27 11)  (45 459)  (45 459)  routing T_1_28.lc_trk_g3_0 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 459)  (46 459)  routing T_1_28.lc_trk_g3_0 <X> T_1_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 459)  (47 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 459)  (54 459)  LC_5 Logic Functioning bit
 (38 11)  (56 459)  (56 459)  LC_5 Logic Functioning bit
 (14 13)  (32 461)  (32 461)  routing T_1_28.sp4_r_v_b_40 <X> T_1_28.lc_trk_g3_0
 (17 13)  (35 461)  (35 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_2_28

 (14 0)  (86 448)  (86 448)  routing T_2_28.bnr_op_0 <X> T_2_28.lc_trk_g0_0
 (15 0)  (87 448)  (87 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (17 0)  (89 448)  (89 448)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 448)  (90 448)  routing T_2_28.lft_op_1 <X> T_2_28.lc_trk_g0_1
 (21 0)  (93 448)  (93 448)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g0_3
 (22 0)  (94 448)  (94 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (104 448)  (104 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 448)  (105 448)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 448)  (106 448)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 448)  (112 448)  LC_0 Logic Functioning bit
 (41 0)  (113 448)  (113 448)  LC_0 Logic Functioning bit
 (42 0)  (114 448)  (114 448)  LC_0 Logic Functioning bit
 (43 0)  (115 448)  (115 448)  LC_0 Logic Functioning bit
 (14 1)  (86 449)  (86 449)  routing T_2_28.bnr_op_0 <X> T_2_28.lc_trk_g0_0
 (17 1)  (89 449)  (89 449)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (94 449)  (94 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 449)  (95 449)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g0_2
 (24 1)  (96 449)  (96 449)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g0_2
 (25 1)  (97 449)  (97 449)  routing T_2_28.sp4_h_r_2 <X> T_2_28.lc_trk_g0_2
 (31 1)  (103 449)  (103 449)  routing T_2_28.lc_trk_g3_2 <X> T_2_28.wire_logic_cluster/lc_0/in_3
 (40 1)  (112 449)  (112 449)  LC_0 Logic Functioning bit
 (41 1)  (113 449)  (113 449)  LC_0 Logic Functioning bit
 (42 1)  (114 449)  (114 449)  LC_0 Logic Functioning bit
 (43 1)  (115 449)  (115 449)  LC_0 Logic Functioning bit
 (47 1)  (119 449)  (119 449)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (72 450)  (72 450)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (2 2)  (74 450)  (74 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (77 450)  (77 450)  routing T_2_28.sp4_v_b_0 <X> T_2_28.sp4_h_l_37
 (15 2)  (87 450)  (87 450)  routing T_2_28.top_op_5 <X> T_2_28.lc_trk_g0_5
 (17 2)  (89 450)  (89 450)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (94 450)  (94 450)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (95 450)  (95 450)  routing T_2_28.sp12_h_l_12 <X> T_2_28.lc_trk_g0_7
 (27 2)  (99 450)  (99 450)  routing T_2_28.lc_trk_g1_1 <X> T_2_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 450)  (101 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 450)  (104 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 450)  (107 450)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_1
 (45 2)  (117 450)  (117 450)  LC_1 Logic Functioning bit
 (46 2)  (118 450)  (118 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (119 450)  (119 450)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (72 451)  (72 451)  routing T_2_28.glb_netwk_3 <X> T_2_28.wire_logic_cluster/lc_7/clk
 (18 3)  (90 451)  (90 451)  routing T_2_28.top_op_5 <X> T_2_28.lc_trk_g0_5
 (22 3)  (94 451)  (94 451)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 451)  (96 451)  routing T_2_28.top_op_6 <X> T_2_28.lc_trk_g0_6
 (25 3)  (97 451)  (97 451)  routing T_2_28.top_op_6 <X> T_2_28.lc_trk_g0_6
 (26 3)  (98 451)  (98 451)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 451)  (99 451)  routing T_2_28.lc_trk_g1_2 <X> T_2_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 451)  (101 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 451)  (103 451)  routing T_2_28.lc_trk_g0_2 <X> T_2_28.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 451)  (104 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 451)  (107 451)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_1
 (36 3)  (108 451)  (108 451)  LC_1 Logic Functioning bit
 (53 3)  (125 451)  (125 451)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (86 452)  (86 452)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g1_0
 (15 4)  (87 452)  (87 452)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (16 4)  (88 452)  (88 452)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (17 4)  (89 452)  (89 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (93 452)  (93 452)  routing T_2_28.wire_logic_cluster/lc_3/out <X> T_2_28.lc_trk_g1_3
 (22 4)  (94 452)  (94 452)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 452)  (97 452)  routing T_2_28.sp4_h_l_7 <X> T_2_28.lc_trk_g1_2
 (15 5)  (87 453)  (87 453)  routing T_2_28.lft_op_0 <X> T_2_28.lc_trk_g1_0
 (17 5)  (89 453)  (89 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (90 453)  (90 453)  routing T_2_28.sp4_h_r_1 <X> T_2_28.lc_trk_g1_1
 (22 5)  (94 453)  (94 453)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 453)  (95 453)  routing T_2_28.sp4_h_l_7 <X> T_2_28.lc_trk_g1_2
 (24 5)  (96 453)  (96 453)  routing T_2_28.sp4_h_l_7 <X> T_2_28.lc_trk_g1_2
 (25 5)  (97 453)  (97 453)  routing T_2_28.sp4_h_l_7 <X> T_2_28.lc_trk_g1_2
 (17 6)  (89 454)  (89 454)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 454)  (90 454)  routing T_2_28.wire_logic_cluster/lc_5/out <X> T_2_28.lc_trk_g1_5
 (29 6)  (101 454)  (101 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 454)  (103 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 454)  (104 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 454)  (106 454)  routing T_2_28.lc_trk_g1_5 <X> T_2_28.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 454)  (109 454)  LC_3 Logic Functioning bit
 (42 6)  (114 454)  (114 454)  LC_3 Logic Functioning bit
 (45 6)  (117 454)  (117 454)  LC_3 Logic Functioning bit
 (48 6)  (120 454)  (120 454)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (100 455)  (100 455)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 455)  (101 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 455)  (104 455)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 455)  (107 455)  routing T_2_28.lc_trk_g0_3 <X> T_2_28.input_2_3
 (38 7)  (110 455)  (110 455)  LC_3 Logic Functioning bit
 (43 7)  (115 455)  (115 455)  LC_3 Logic Functioning bit
 (15 8)  (87 456)  (87 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (16 8)  (88 456)  (88 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (17 8)  (89 456)  (89 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 456)  (90 456)  routing T_2_28.sp4_h_r_33 <X> T_2_28.lc_trk_g2_1
 (29 8)  (101 456)  (101 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 456)  (104 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 456)  (106 456)  routing T_2_28.lc_trk_g1_0 <X> T_2_28.wire_logic_cluster/lc_4/in_3
 (42 8)  (114 456)  (114 456)  LC_4 Logic Functioning bit
 (26 9)  (98 457)  (98 457)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 457)  (99 457)  routing T_2_28.lc_trk_g1_3 <X> T_2_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 457)  (101 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (104 457)  (104 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (40 9)  (112 457)  (112 457)  LC_4 Logic Functioning bit
 (42 9)  (114 457)  (114 457)  LC_4 Logic Functioning bit
 (53 9)  (125 457)  (125 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (98 458)  (98 458)  routing T_2_28.lc_trk_g0_5 <X> T_2_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 458)  (100 458)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 458)  (101 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 458)  (102 458)  routing T_2_28.lc_trk_g2_4 <X> T_2_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 458)  (103 458)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 458)  (104 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 458)  (108 458)  LC_5 Logic Functioning bit
 (37 10)  (109 458)  (109 458)  LC_5 Logic Functioning bit
 (38 10)  (110 458)  (110 458)  LC_5 Logic Functioning bit
 (39 10)  (111 458)  (111 458)  LC_5 Logic Functioning bit
 (41 10)  (113 458)  (113 458)  LC_5 Logic Functioning bit
 (42 10)  (114 458)  (114 458)  LC_5 Logic Functioning bit
 (43 10)  (115 458)  (115 458)  LC_5 Logic Functioning bit
 (15 11)  (87 459)  (87 459)  routing T_2_28.sp4_v_t_33 <X> T_2_28.lc_trk_g2_4
 (16 11)  (88 459)  (88 459)  routing T_2_28.sp4_v_t_33 <X> T_2_28.lc_trk_g2_4
 (17 11)  (89 459)  (89 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 11)  (101 459)  (101 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 459)  (103 459)  routing T_2_28.lc_trk_g0_6 <X> T_2_28.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 459)  (104 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 459)  (108 459)  LC_5 Logic Functioning bit
 (37 11)  (109 459)  (109 459)  LC_5 Logic Functioning bit
 (38 11)  (110 459)  (110 459)  LC_5 Logic Functioning bit
 (39 11)  (111 459)  (111 459)  LC_5 Logic Functioning bit
 (40 11)  (112 459)  (112 459)  LC_5 Logic Functioning bit
 (41 11)  (113 459)  (113 459)  LC_5 Logic Functioning bit
 (42 11)  (114 459)  (114 459)  LC_5 Logic Functioning bit
 (43 11)  (115 459)  (115 459)  LC_5 Logic Functioning bit
 (17 12)  (89 460)  (89 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 460)  (90 460)  routing T_2_28.wire_logic_cluster/lc_1/out <X> T_2_28.lc_trk_g3_1
 (25 12)  (97 460)  (97 460)  routing T_2_28.sp4_v_b_26 <X> T_2_28.lc_trk_g3_2
 (29 12)  (101 460)  (101 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 460)  (104 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 460)  (105 460)  routing T_2_28.lc_trk_g2_1 <X> T_2_28.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 460)  (112 460)  LC_6 Logic Functioning bit
 (42 12)  (114 460)  (114 460)  LC_6 Logic Functioning bit
 (50 12)  (122 460)  (122 460)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (125 460)  (125 460)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (94 461)  (94 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (95 461)  (95 461)  routing T_2_28.sp4_v_b_26 <X> T_2_28.lc_trk_g3_2
 (29 13)  (101 461)  (101 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 461)  (102 461)  routing T_2_28.lc_trk_g0_3 <X> T_2_28.wire_logic_cluster/lc_6/in_1
 (43 13)  (115 461)  (115 461)  LC_6 Logic Functioning bit
 (14 14)  (86 462)  (86 462)  routing T_2_28.rgt_op_4 <X> T_2_28.lc_trk_g3_4
 (22 14)  (94 462)  (94 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (98 462)  (98 462)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 462)  (99 462)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 462)  (100 462)  routing T_2_28.lc_trk_g3_1 <X> T_2_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 462)  (101 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 462)  (103 462)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 462)  (104 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 462)  (105 462)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 462)  (106 462)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 462)  (107 462)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_7
 (36 14)  (108 462)  (108 462)  LC_7 Logic Functioning bit
 (38 14)  (110 462)  (110 462)  LC_7 Logic Functioning bit
 (41 14)  (113 462)  (113 462)  LC_7 Logic Functioning bit
 (43 14)  (115 462)  (115 462)  LC_7 Logic Functioning bit
 (15 15)  (87 463)  (87 463)  routing T_2_28.rgt_op_4 <X> T_2_28.lc_trk_g3_4
 (17 15)  (89 463)  (89 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (93 463)  (93 463)  routing T_2_28.sp4_r_v_b_47 <X> T_2_28.lc_trk_g3_7
 (27 15)  (99 463)  (99 463)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 463)  (100 463)  routing T_2_28.lc_trk_g3_4 <X> T_2_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 463)  (101 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 463)  (103 463)  routing T_2_28.lc_trk_g3_7 <X> T_2_28.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 463)  (104 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 463)  (107 463)  routing T_2_28.lc_trk_g0_7 <X> T_2_28.input_2_7
 (36 15)  (108 463)  (108 463)  LC_7 Logic Functioning bit
 (38 15)  (110 463)  (110 463)  LC_7 Logic Functioning bit
 (39 15)  (111 463)  (111 463)  LC_7 Logic Functioning bit
 (41 15)  (113 463)  (113 463)  LC_7 Logic Functioning bit
 (43 15)  (115 463)  (115 463)  LC_7 Logic Functioning bit
 (46 15)  (118 463)  (118 463)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_3_28

 (14 2)  (140 450)  (140 450)  routing T_3_28.sp4_h_l_1 <X> T_3_28.lc_trk_g0_4
 (26 2)  (152 450)  (152 450)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 450)  (153 450)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 450)  (155 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 450)  (157 450)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 450)  (158 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 450)  (159 450)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (163 450)  (163 450)  LC_1 Logic Functioning bit
 (39 2)  (165 450)  (165 450)  LC_1 Logic Functioning bit
 (46 2)  (172 450)  (172 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (141 451)  (141 451)  routing T_3_28.sp4_h_l_1 <X> T_3_28.lc_trk_g0_4
 (16 3)  (142 451)  (142 451)  routing T_3_28.sp4_h_l_1 <X> T_3_28.lc_trk_g0_4
 (17 3)  (143 451)  (143 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (153 451)  (153 451)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 451)  (154 451)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 451)  (155 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 451)  (156 451)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 451)  (157 451)  routing T_3_28.lc_trk_g2_6 <X> T_3_28.wire_logic_cluster/lc_1/in_3
 (22 4)  (148 452)  (148 452)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 452)  (150 452)  routing T_3_28.bot_op_3 <X> T_3_28.lc_trk_g1_3
 (4 8)  (130 456)  (130 456)  routing T_3_28.sp4_v_t_47 <X> T_3_28.sp4_v_b_6
 (6 8)  (132 456)  (132 456)  routing T_3_28.sp4_v_t_47 <X> T_3_28.sp4_v_b_6
 (14 8)  (140 456)  (140 456)  routing T_3_28.rgt_op_0 <X> T_3_28.lc_trk_g2_0
 (27 8)  (153 456)  (153 456)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 456)  (154 456)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 456)  (155 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 456)  (156 456)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 456)  (157 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 456)  (158 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 456)  (159 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 456)  (160 456)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 456)  (161 456)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.input_2_4
 (15 9)  (141 457)  (141 457)  routing T_3_28.rgt_op_0 <X> T_3_28.lc_trk_g2_0
 (17 9)  (143 457)  (143 457)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (152 457)  (152 457)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 457)  (153 457)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 457)  (155 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 457)  (156 457)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 457)  (158 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (43 9)  (169 457)  (169 457)  LC_4 Logic Functioning bit
 (25 10)  (151 458)  (151 458)  routing T_3_28.rgt_op_6 <X> T_3_28.lc_trk_g2_6
 (31 10)  (157 458)  (157 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 458)  (158 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 458)  (159 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 458)  (160 458)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (42 10)  (168 458)  (168 458)  LC_5 Logic Functioning bit
 (43 10)  (169 458)  (169 458)  LC_5 Logic Functioning bit
 (47 10)  (173 458)  (173 458)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (176 458)  (176 458)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (148 459)  (148 459)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (150 459)  (150 459)  routing T_3_28.rgt_op_6 <X> T_3_28.lc_trk_g2_6
 (31 11)  (157 459)  (157 459)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.wire_logic_cluster/lc_5/in_3
 (42 11)  (168 459)  (168 459)  LC_5 Logic Functioning bit
 (43 11)  (169 459)  (169 459)  LC_5 Logic Functioning bit
 (27 12)  (153 460)  (153 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 460)  (154 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 460)  (155 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 460)  (156 460)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 460)  (157 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 460)  (158 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 460)  (159 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 460)  (160 460)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 460)  (161 460)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.input_2_6
 (36 12)  (162 460)  (162 460)  LC_6 Logic Functioning bit
 (37 12)  (163 460)  (163 460)  LC_6 Logic Functioning bit
 (38 12)  (164 460)  (164 460)  LC_6 Logic Functioning bit
 (39 12)  (165 460)  (165 460)  LC_6 Logic Functioning bit
 (40 12)  (166 460)  (166 460)  LC_6 Logic Functioning bit
 (41 12)  (167 460)  (167 460)  LC_6 Logic Functioning bit
 (42 12)  (168 460)  (168 460)  LC_6 Logic Functioning bit
 (43 12)  (169 460)  (169 460)  LC_6 Logic Functioning bit
 (26 13)  (152 461)  (152 461)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 461)  (153 461)  routing T_3_28.lc_trk_g1_3 <X> T_3_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 461)  (155 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 461)  (156 461)  routing T_3_28.lc_trk_g3_6 <X> T_3_28.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 461)  (158 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (159 461)  (159 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.input_2_6
 (34 13)  (160 461)  (160 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.input_2_6
 (35 13)  (161 461)  (161 461)  routing T_3_28.lc_trk_g3_7 <X> T_3_28.input_2_6
 (36 13)  (162 461)  (162 461)  LC_6 Logic Functioning bit
 (37 13)  (163 461)  (163 461)  LC_6 Logic Functioning bit
 (38 13)  (164 461)  (164 461)  LC_6 Logic Functioning bit
 (39 13)  (165 461)  (165 461)  LC_6 Logic Functioning bit
 (40 13)  (166 461)  (166 461)  LC_6 Logic Functioning bit
 (41 13)  (167 461)  (167 461)  LC_6 Logic Functioning bit
 (42 13)  (168 461)  (168 461)  LC_6 Logic Functioning bit
 (10 14)  (136 462)  (136 462)  routing T_3_28.sp4_v_b_5 <X> T_3_28.sp4_h_l_47
 (14 14)  (140 462)  (140 462)  routing T_3_28.rgt_op_4 <X> T_3_28.lc_trk_g3_4
 (22 14)  (148 462)  (148 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (149 462)  (149 462)  routing T_3_28.sp4_v_b_47 <X> T_3_28.lc_trk_g3_7
 (24 14)  (150 462)  (150 462)  routing T_3_28.sp4_v_b_47 <X> T_3_28.lc_trk_g3_7
 (25 14)  (151 462)  (151 462)  routing T_3_28.rgt_op_6 <X> T_3_28.lc_trk_g3_6
 (26 14)  (152 462)  (152 462)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 462)  (155 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 462)  (156 462)  routing T_3_28.lc_trk_g0_4 <X> T_3_28.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 462)  (159 462)  routing T_3_28.lc_trk_g2_0 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 462)  (163 462)  LC_7 Logic Functioning bit
 (39 14)  (165 462)  (165 462)  LC_7 Logic Functioning bit
 (40 14)  (166 462)  (166 462)  LC_7 Logic Functioning bit
 (42 14)  (168 462)  (168 462)  LC_7 Logic Functioning bit
 (50 14)  (176 462)  (176 462)  Cascade bit: LH_LC07_inmux02_5

 (9 15)  (135 463)  (135 463)  routing T_3_28.sp4_v_b_2 <X> T_3_28.sp4_v_t_47
 (10 15)  (136 463)  (136 463)  routing T_3_28.sp4_v_b_2 <X> T_3_28.sp4_v_t_47
 (15 15)  (141 463)  (141 463)  routing T_3_28.rgt_op_4 <X> T_3_28.lc_trk_g3_4
 (17 15)  (143 463)  (143 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (148 463)  (148 463)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (150 463)  (150 463)  routing T_3_28.rgt_op_6 <X> T_3_28.lc_trk_g3_6
 (27 15)  (153 463)  (153 463)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 463)  (154 463)  routing T_3_28.lc_trk_g3_4 <X> T_3_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 463)  (155 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 463)  (162 463)  LC_7 Logic Functioning bit
 (37 15)  (163 463)  (163 463)  LC_7 Logic Functioning bit
 (39 15)  (165 463)  (165 463)  LC_7 Logic Functioning bit
 (40 15)  (166 463)  (166 463)  LC_7 Logic Functioning bit
 (42 15)  (168 463)  (168 463)  LC_7 Logic Functioning bit


LogicTile_4_28

 (17 0)  (197 448)  (197 448)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (198 448)  (198 448)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g0_1
 (25 0)  (205 448)  (205 448)  routing T_4_28.wire_logic_cluster/lc_2/out <X> T_4_28.lc_trk_g0_2
 (28 0)  (208 448)  (208 448)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 448)  (209 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 448)  (211 448)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 448)  (212 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 448)  (213 448)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 448)  (214 448)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 448)  (217 448)  LC_0 Logic Functioning bit
 (39 0)  (219 448)  (219 448)  LC_0 Logic Functioning bit
 (22 1)  (202 449)  (202 449)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (210 449)  (210 449)  routing T_4_28.lc_trk_g2_3 <X> T_4_28.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 449)  (211 449)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 449)  (217 449)  LC_0 Logic Functioning bit
 (39 1)  (219 449)  (219 449)  LC_0 Logic Functioning bit
 (0 2)  (180 450)  (180 450)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (2 2)  (182 450)  (182 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (191 450)  (191 450)  routing T_4_28.sp4_h_l_44 <X> T_4_28.sp4_v_t_39
 (17 2)  (197 450)  (197 450)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 450)  (198 450)  routing T_4_28.bnr_op_5 <X> T_4_28.lc_trk_g0_5
 (28 2)  (208 450)  (208 450)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 450)  (209 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 450)  (210 450)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 450)  (211 450)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 450)  (212 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 450)  (214 450)  routing T_4_28.lc_trk_g1_5 <X> T_4_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 450)  (216 450)  LC_1 Logic Functioning bit
 (37 2)  (217 450)  (217 450)  LC_1 Logic Functioning bit
 (38 2)  (218 450)  (218 450)  LC_1 Logic Functioning bit
 (39 2)  (219 450)  (219 450)  LC_1 Logic Functioning bit
 (41 2)  (221 450)  (221 450)  LC_1 Logic Functioning bit
 (43 2)  (223 450)  (223 450)  LC_1 Logic Functioning bit
 (45 2)  (225 450)  (225 450)  LC_1 Logic Functioning bit
 (0 3)  (180 451)  (180 451)  routing T_4_28.glb_netwk_3 <X> T_4_28.wire_logic_cluster/lc_7/clk
 (15 3)  (195 451)  (195 451)  routing T_4_28.bot_op_4 <X> T_4_28.lc_trk_g0_4
 (17 3)  (197 451)  (197 451)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (198 451)  (198 451)  routing T_4_28.bnr_op_5 <X> T_4_28.lc_trk_g0_5
 (29 3)  (209 451)  (209 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 451)  (210 451)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_1/in_1
 (37 3)  (217 451)  (217 451)  LC_1 Logic Functioning bit
 (39 3)  (219 451)  (219 451)  LC_1 Logic Functioning bit
 (31 4)  (211 452)  (211 452)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 452)  (212 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 452)  (214 452)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 452)  (215 452)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.input_2_2
 (36 4)  (216 452)  (216 452)  LC_2 Logic Functioning bit
 (38 4)  (218 452)  (218 452)  LC_2 Logic Functioning bit
 (39 4)  (219 452)  (219 452)  LC_2 Logic Functioning bit
 (43 4)  (223 452)  (223 452)  LC_2 Logic Functioning bit
 (45 4)  (225 452)  (225 452)  LC_2 Logic Functioning bit
 (15 5)  (195 453)  (195 453)  routing T_4_28.bot_op_0 <X> T_4_28.lc_trk_g1_0
 (17 5)  (197 453)  (197 453)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (206 453)  (206 453)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 453)  (209 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (211 453)  (211 453)  routing T_4_28.lc_trk_g1_6 <X> T_4_28.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 453)  (212 453)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (213 453)  (213 453)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.input_2_2
 (35 5)  (215 453)  (215 453)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.input_2_2
 (37 5)  (217 453)  (217 453)  LC_2 Logic Functioning bit
 (38 5)  (218 453)  (218 453)  LC_2 Logic Functioning bit
 (39 5)  (219 453)  (219 453)  LC_2 Logic Functioning bit
 (42 5)  (222 453)  (222 453)  LC_2 Logic Functioning bit
 (15 6)  (195 454)  (195 454)  routing T_4_28.bot_op_5 <X> T_4_28.lc_trk_g1_5
 (17 6)  (197 454)  (197 454)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (201 454)  (201 454)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g1_7
 (22 6)  (202 454)  (202 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (206 454)  (206 454)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 454)  (207 454)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 454)  (209 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 454)  (210 454)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 454)  (212 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 454)  (216 454)  LC_3 Logic Functioning bit
 (37 6)  (217 454)  (217 454)  LC_3 Logic Functioning bit
 (38 6)  (218 454)  (218 454)  LC_3 Logic Functioning bit
 (39 6)  (219 454)  (219 454)  LC_3 Logic Functioning bit
 (41 6)  (221 454)  (221 454)  LC_3 Logic Functioning bit
 (43 6)  (223 454)  (223 454)  LC_3 Logic Functioning bit
 (22 7)  (202 455)  (202 455)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (204 455)  (204 455)  routing T_4_28.bot_op_6 <X> T_4_28.lc_trk_g1_6
 (28 7)  (208 455)  (208 455)  routing T_4_28.lc_trk_g2_5 <X> T_4_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 455)  (209 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 455)  (210 455)  routing T_4_28.lc_trk_g1_7 <X> T_4_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 455)  (211 455)  routing T_4_28.lc_trk_g0_2 <X> T_4_28.wire_logic_cluster/lc_3/in_3
 (36 7)  (216 455)  (216 455)  LC_3 Logic Functioning bit
 (37 7)  (217 455)  (217 455)  LC_3 Logic Functioning bit
 (38 7)  (218 455)  (218 455)  LC_3 Logic Functioning bit
 (39 7)  (219 455)  (219 455)  LC_3 Logic Functioning bit
 (40 7)  (220 455)  (220 455)  LC_3 Logic Functioning bit
 (41 7)  (221 455)  (221 455)  LC_3 Logic Functioning bit
 (42 7)  (222 455)  (222 455)  LC_3 Logic Functioning bit
 (43 7)  (223 455)  (223 455)  LC_3 Logic Functioning bit
 (21 8)  (201 456)  (201 456)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g2_3
 (22 8)  (202 456)  (202 456)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (207 456)  (207 456)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 456)  (208 456)  routing T_4_28.lc_trk_g3_0 <X> T_4_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 456)  (209 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 456)  (211 456)  routing T_4_28.lc_trk_g0_5 <X> T_4_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 456)  (212 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 456)  (216 456)  LC_4 Logic Functioning bit
 (37 8)  (217 456)  (217 456)  LC_4 Logic Functioning bit
 (38 8)  (218 456)  (218 456)  LC_4 Logic Functioning bit
 (39 8)  (219 456)  (219 456)  LC_4 Logic Functioning bit
 (41 8)  (221 456)  (221 456)  LC_4 Logic Functioning bit
 (42 8)  (222 456)  (222 456)  LC_4 Logic Functioning bit
 (43 8)  (223 456)  (223 456)  LC_4 Logic Functioning bit
 (50 8)  (230 456)  (230 456)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (201 457)  (201 457)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g2_3
 (27 9)  (207 457)  (207 457)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 457)  (208 457)  routing T_4_28.lc_trk_g3_1 <X> T_4_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 457)  (209 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 457)  (216 457)  LC_4 Logic Functioning bit
 (37 9)  (217 457)  (217 457)  LC_4 Logic Functioning bit
 (38 9)  (218 457)  (218 457)  LC_4 Logic Functioning bit
 (39 9)  (219 457)  (219 457)  LC_4 Logic Functioning bit
 (40 9)  (220 457)  (220 457)  LC_4 Logic Functioning bit
 (41 9)  (221 457)  (221 457)  LC_4 Logic Functioning bit
 (42 9)  (222 457)  (222 457)  LC_4 Logic Functioning bit
 (43 9)  (223 457)  (223 457)  LC_4 Logic Functioning bit
 (17 10)  (197 458)  (197 458)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 458)  (198 458)  routing T_4_28.bnl_op_5 <X> T_4_28.lc_trk_g2_5
 (21 10)  (201 458)  (201 458)  routing T_4_28.wire_logic_cluster/lc_7/out <X> T_4_28.lc_trk_g2_7
 (22 10)  (202 458)  (202 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (205 458)  (205 458)  routing T_4_28.sp4_h_r_38 <X> T_4_28.lc_trk_g2_6
 (26 10)  (206 458)  (206 458)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (32 10)  (212 458)  (212 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 458)  (213 458)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 458)  (214 458)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 458)  (216 458)  LC_5 Logic Functioning bit
 (37 10)  (217 458)  (217 458)  LC_5 Logic Functioning bit
 (38 10)  (218 458)  (218 458)  LC_5 Logic Functioning bit
 (42 10)  (222 458)  (222 458)  LC_5 Logic Functioning bit
 (43 10)  (223 458)  (223 458)  LC_5 Logic Functioning bit
 (46 10)  (226 458)  (226 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (230 458)  (230 458)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (231 458)  (231 458)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (198 459)  (198 459)  routing T_4_28.bnl_op_5 <X> T_4_28.lc_trk_g2_5
 (22 11)  (202 459)  (202 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 459)  (203 459)  routing T_4_28.sp4_h_r_38 <X> T_4_28.lc_trk_g2_6
 (24 11)  (204 459)  (204 459)  routing T_4_28.sp4_h_r_38 <X> T_4_28.lc_trk_g2_6
 (26 11)  (206 459)  (206 459)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 459)  (207 459)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 459)  (208 459)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 459)  (209 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 459)  (211 459)  routing T_4_28.lc_trk_g3_3 <X> T_4_28.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 459)  (216 459)  LC_5 Logic Functioning bit
 (37 11)  (217 459)  (217 459)  LC_5 Logic Functioning bit
 (39 11)  (219 459)  (219 459)  LC_5 Logic Functioning bit
 (42 11)  (222 459)  (222 459)  LC_5 Logic Functioning bit
 (43 11)  (223 459)  (223 459)  LC_5 Logic Functioning bit
 (17 12)  (197 460)  (197 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 460)  (198 460)  routing T_4_28.wire_logic_cluster/lc_1/out <X> T_4_28.lc_trk_g3_1
 (21 12)  (201 460)  (201 460)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g3_3
 (22 12)  (202 460)  (202 460)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (206 460)  (206 460)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 460)  (207 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 460)  (208 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 460)  (209 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 460)  (210 460)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 460)  (212 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 460)  (214 460)  routing T_4_28.lc_trk_g1_0 <X> T_4_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 460)  (216 460)  LC_6 Logic Functioning bit
 (37 12)  (217 460)  (217 460)  LC_6 Logic Functioning bit
 (38 12)  (218 460)  (218 460)  LC_6 Logic Functioning bit
 (39 12)  (219 460)  (219 460)  LC_6 Logic Functioning bit
 (41 12)  (221 460)  (221 460)  LC_6 Logic Functioning bit
 (43 12)  (223 460)  (223 460)  LC_6 Logic Functioning bit
 (45 12)  (225 460)  (225 460)  LC_6 Logic Functioning bit
 (9 13)  (189 461)  (189 461)  routing T_4_28.sp4_v_t_39 <X> T_4_28.sp4_v_b_10
 (10 13)  (190 461)  (190 461)  routing T_4_28.sp4_v_t_39 <X> T_4_28.sp4_v_b_10
 (17 13)  (197 461)  (197 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (201 461)  (201 461)  routing T_4_28.bnl_op_3 <X> T_4_28.lc_trk_g3_3
 (26 13)  (206 461)  (206 461)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 461)  (208 461)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 461)  (209 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 461)  (210 461)  routing T_4_28.lc_trk_g3_6 <X> T_4_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 461)  (216 461)  LC_6 Logic Functioning bit
 (38 13)  (218 461)  (218 461)  LC_6 Logic Functioning bit
 (25 14)  (205 462)  (205 462)  routing T_4_28.wire_logic_cluster/lc_6/out <X> T_4_28.lc_trk_g3_6
 (26 14)  (206 462)  (206 462)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 462)  (209 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 462)  (210 462)  routing T_4_28.lc_trk_g0_4 <X> T_4_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 462)  (211 462)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 462)  (212 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 462)  (213 462)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 462)  (216 462)  LC_7 Logic Functioning bit
 (38 14)  (218 462)  (218 462)  LC_7 Logic Functioning bit
 (41 14)  (221 462)  (221 462)  LC_7 Logic Functioning bit
 (43 14)  (223 462)  (223 462)  LC_7 Logic Functioning bit
 (45 14)  (225 462)  (225 462)  LC_7 Logic Functioning bit
 (22 15)  (202 463)  (202 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 463)  (206 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 463)  (208 463)  routing T_4_28.lc_trk_g2_7 <X> T_4_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 463)  (209 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 463)  (211 463)  routing T_4_28.lc_trk_g2_6 <X> T_4_28.wire_logic_cluster/lc_7/in_3
 (37 15)  (217 463)  (217 463)  LC_7 Logic Functioning bit
 (39 15)  (219 463)  (219 463)  LC_7 Logic Functioning bit
 (41 15)  (221 463)  (221 463)  LC_7 Logic Functioning bit
 (43 15)  (223 463)  (223 463)  LC_7 Logic Functioning bit


LogicTile_5_28

 (9 0)  (243 448)  (243 448)  routing T_5_28.sp4_v_t_36 <X> T_5_28.sp4_h_r_1
 (27 0)  (261 448)  (261 448)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 448)  (263 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 448)  (265 448)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 448)  (266 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 448)  (269 448)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_0
 (37 0)  (271 448)  (271 448)  LC_0 Logic Functioning bit
 (39 0)  (273 448)  (273 448)  LC_0 Logic Functioning bit
 (40 0)  (274 448)  (274 448)  LC_0 Logic Functioning bit
 (53 0)  (287 448)  (287 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (8 1)  (242 449)  (242 449)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_1
 (9 1)  (243 449)  (243 449)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_1
 (10 1)  (244 449)  (244 449)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_1
 (27 1)  (261 449)  (261 449)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 449)  (263 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 449)  (264 449)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 449)  (266 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (267 449)  (267 449)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_0
 (35 1)  (269 449)  (269 449)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_0
 (46 1)  (280 449)  (280 449)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (234 450)  (234 450)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (2 2)  (236 450)  (236 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (249 450)  (249 450)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g0_5
 (17 2)  (251 450)  (251 450)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (252 450)  (252 450)  routing T_5_28.lft_op_5 <X> T_5_28.lc_trk_g0_5
 (28 2)  (262 450)  (262 450)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 450)  (263 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 450)  (264 450)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 450)  (265 450)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 450)  (266 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 450)  (268 450)  routing T_5_28.lc_trk_g1_5 <X> T_5_28.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 450)  (270 450)  LC_1 Logic Functioning bit
 (38 2)  (272 450)  (272 450)  LC_1 Logic Functioning bit
 (42 2)  (276 450)  (276 450)  LC_1 Logic Functioning bit
 (0 3)  (234 451)  (234 451)  routing T_5_28.glb_netwk_3 <X> T_5_28.wire_logic_cluster/lc_7/clk
 (26 3)  (260 451)  (260 451)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 451)  (261 451)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 451)  (262 451)  routing T_5_28.lc_trk_g3_2 <X> T_5_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 451)  (263 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 451)  (264 451)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 451)  (266 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (267 451)  (267 451)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.input_2_1
 (35 3)  (269 451)  (269 451)  routing T_5_28.lc_trk_g2_3 <X> T_5_28.input_2_1
 (36 3)  (270 451)  (270 451)  LC_1 Logic Functioning bit
 (37 3)  (271 451)  (271 451)  LC_1 Logic Functioning bit
 (38 3)  (272 451)  (272 451)  LC_1 Logic Functioning bit
 (39 3)  (273 451)  (273 451)  LC_1 Logic Functioning bit
 (42 3)  (276 451)  (276 451)  LC_1 Logic Functioning bit
 (14 4)  (248 452)  (248 452)  routing T_5_28.sp4_h_l_5 <X> T_5_28.lc_trk_g1_0
 (16 4)  (250 452)  (250 452)  routing T_5_28.sp12_h_l_14 <X> T_5_28.lc_trk_g1_1
 (17 4)  (251 452)  (251 452)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (25 4)  (259 452)  (259 452)  routing T_5_28.wire_logic_cluster/lc_2/out <X> T_5_28.lc_trk_g1_2
 (39 4)  (273 452)  (273 452)  LC_2 Logic Functioning bit
 (40 4)  (274 452)  (274 452)  LC_2 Logic Functioning bit
 (45 4)  (279 452)  (279 452)  LC_2 Logic Functioning bit
 (50 4)  (284 452)  (284 452)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (248 453)  (248 453)  routing T_5_28.sp4_h_l_5 <X> T_5_28.lc_trk_g1_0
 (15 5)  (249 453)  (249 453)  routing T_5_28.sp4_h_l_5 <X> T_5_28.lc_trk_g1_0
 (16 5)  (250 453)  (250 453)  routing T_5_28.sp4_h_l_5 <X> T_5_28.lc_trk_g1_0
 (17 5)  (251 453)  (251 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (252 453)  (252 453)  routing T_5_28.sp12_h_l_14 <X> T_5_28.lc_trk_g1_1
 (22 5)  (256 453)  (256 453)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (261 453)  (261 453)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 453)  (263 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (38 5)  (272 453)  (272 453)  LC_2 Logic Functioning bit
 (41 5)  (275 453)  (275 453)  LC_2 Logic Functioning bit
 (47 5)  (281 453)  (281 453)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (238 454)  (238 454)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38
 (6 6)  (240 454)  (240 454)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38
 (17 6)  (251 454)  (251 454)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (252 454)  (252 454)  routing T_5_28.bnr_op_5 <X> T_5_28.lc_trk_g1_5
 (21 6)  (255 454)  (255 454)  routing T_5_28.wire_logic_cluster/lc_7/out <X> T_5_28.lc_trk_g1_7
 (22 6)  (256 454)  (256 454)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 454)  (259 454)  routing T_5_28.sp12_h_l_5 <X> T_5_28.lc_trk_g1_6
 (5 7)  (239 455)  (239 455)  routing T_5_28.sp4_h_r_9 <X> T_5_28.sp4_v_t_38
 (18 7)  (252 455)  (252 455)  routing T_5_28.bnr_op_5 <X> T_5_28.lc_trk_g1_5
 (22 7)  (256 455)  (256 455)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (258 455)  (258 455)  routing T_5_28.sp12_h_l_5 <X> T_5_28.lc_trk_g1_6
 (25 7)  (259 455)  (259 455)  routing T_5_28.sp12_h_l_5 <X> T_5_28.lc_trk_g1_6
 (21 8)  (255 456)  (255 456)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g2_3
 (22 8)  (256 456)  (256 456)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 456)  (257 456)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g2_3
 (27 8)  (261 456)  (261 456)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 456)  (263 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 456)  (265 456)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 456)  (266 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 456)  (269 456)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_4
 (36 8)  (270 456)  (270 456)  LC_4 Logic Functioning bit
 (38 8)  (272 456)  (272 456)  LC_4 Logic Functioning bit
 (39 8)  (273 456)  (273 456)  LC_4 Logic Functioning bit
 (40 8)  (274 456)  (274 456)  LC_4 Logic Functioning bit
 (41 8)  (275 456)  (275 456)  LC_4 Logic Functioning bit
 (42 8)  (276 456)  (276 456)  LC_4 Logic Functioning bit
 (43 8)  (277 456)  (277 456)  LC_4 Logic Functioning bit
 (21 9)  (255 457)  (255 457)  routing T_5_28.sp4_v_t_22 <X> T_5_28.lc_trk_g2_3
 (27 9)  (261 457)  (261 457)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 457)  (263 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 457)  (264 457)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 457)  (266 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (267 457)  (267 457)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_4
 (35 9)  (269 457)  (269 457)  routing T_5_28.lc_trk_g2_6 <X> T_5_28.input_2_4
 (36 9)  (270 457)  (270 457)  LC_4 Logic Functioning bit
 (37 9)  (271 457)  (271 457)  LC_4 Logic Functioning bit
 (38 9)  (272 457)  (272 457)  LC_4 Logic Functioning bit
 (39 9)  (273 457)  (273 457)  LC_4 Logic Functioning bit
 (40 9)  (274 457)  (274 457)  LC_4 Logic Functioning bit
 (41 9)  (275 457)  (275 457)  LC_4 Logic Functioning bit
 (42 9)  (276 457)  (276 457)  LC_4 Logic Functioning bit
 (43 9)  (277 457)  (277 457)  LC_4 Logic Functioning bit
 (46 9)  (280 457)  (280 457)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (282 457)  (282 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (285 457)  (285 457)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (238 458)  (238 458)  routing T_5_28.sp4_h_r_0 <X> T_5_28.sp4_v_t_43
 (6 10)  (240 458)  (240 458)  routing T_5_28.sp4_h_r_0 <X> T_5_28.sp4_v_t_43
 (25 10)  (259 458)  (259 458)  routing T_5_28.wire_logic_cluster/lc_6/out <X> T_5_28.lc_trk_g2_6
 (26 10)  (260 458)  (260 458)  routing T_5_28.lc_trk_g0_5 <X> T_5_28.wire_logic_cluster/lc_5/in_0
 (36 10)  (270 458)  (270 458)  LC_5 Logic Functioning bit
 (43 10)  (277 458)  (277 458)  LC_5 Logic Functioning bit
 (5 11)  (239 459)  (239 459)  routing T_5_28.sp4_h_r_0 <X> T_5_28.sp4_v_t_43
 (22 11)  (256 459)  (256 459)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (263 459)  (263 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 459)  (266 459)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (268 459)  (268 459)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.input_2_5
 (35 11)  (269 459)  (269 459)  routing T_5_28.lc_trk_g1_2 <X> T_5_28.input_2_5
 (37 11)  (271 459)  (271 459)  LC_5 Logic Functioning bit
 (42 11)  (276 459)  (276 459)  LC_5 Logic Functioning bit
 (4 12)  (238 460)  (238 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (25 12)  (259 460)  (259 460)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g3_2
 (27 12)  (261 460)  (261 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 460)  (262 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 460)  (263 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 460)  (264 460)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 460)  (265 460)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 460)  (266 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 460)  (268 460)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 460)  (271 460)  LC_6 Logic Functioning bit
 (39 12)  (273 460)  (273 460)  LC_6 Logic Functioning bit
 (45 12)  (279 460)  (279 460)  LC_6 Logic Functioning bit
 (48 12)  (282 460)  (282 460)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (284 460)  (284 460)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (285 460)  (285 460)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (22 13)  (256 461)  (256 461)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 461)  (257 461)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g3_2
 (24 13)  (258 461)  (258 461)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g3_2
 (25 13)  (259 461)  (259 461)  routing T_5_28.sp4_h_r_42 <X> T_5_28.lc_trk_g3_2
 (27 13)  (261 461)  (261 461)  routing T_5_28.lc_trk_g1_1 <X> T_5_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 461)  (263 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 461)  (264 461)  routing T_5_28.lc_trk_g3_6 <X> T_5_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 461)  (265 461)  routing T_5_28.lc_trk_g1_6 <X> T_5_28.wire_logic_cluster/lc_6/in_3
 (38 13)  (272 461)  (272 461)  LC_6 Logic Functioning bit
 (41 13)  (275 461)  (275 461)  LC_6 Logic Functioning bit
 (21 14)  (255 462)  (255 462)  routing T_5_28.sp4_h_l_34 <X> T_5_28.lc_trk_g3_7
 (22 14)  (256 462)  (256 462)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (257 462)  (257 462)  routing T_5_28.sp4_h_l_34 <X> T_5_28.lc_trk_g3_7
 (24 14)  (258 462)  (258 462)  routing T_5_28.sp4_h_l_34 <X> T_5_28.lc_trk_g3_7
 (25 14)  (259 462)  (259 462)  routing T_5_28.wire_logic_cluster/lc_6/out <X> T_5_28.lc_trk_g3_6
 (27 14)  (261 462)  (261 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 462)  (262 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 462)  (263 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 462)  (264 462)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 462)  (265 462)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 462)  (266 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 462)  (268 462)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 462)  (270 462)  LC_7 Logic Functioning bit
 (37 14)  (271 462)  (271 462)  LC_7 Logic Functioning bit
 (38 14)  (272 462)  (272 462)  LC_7 Logic Functioning bit
 (39 14)  (273 462)  (273 462)  LC_7 Logic Functioning bit
 (41 14)  (275 462)  (275 462)  LC_7 Logic Functioning bit
 (43 14)  (277 462)  (277 462)  LC_7 Logic Functioning bit
 (45 14)  (279 462)  (279 462)  LC_7 Logic Functioning bit
 (53 14)  (287 462)  (287 462)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (255 463)  (255 463)  routing T_5_28.sp4_h_l_34 <X> T_5_28.lc_trk_g3_7
 (22 15)  (256 463)  (256 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (261 463)  (261 463)  routing T_5_28.lc_trk_g1_0 <X> T_5_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 463)  (263 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 463)  (264 463)  routing T_5_28.lc_trk_g3_7 <X> T_5_28.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 463)  (265 463)  routing T_5_28.lc_trk_g1_7 <X> T_5_28.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 463)  (270 463)  LC_7 Logic Functioning bit
 (38 15)  (272 463)  (272 463)  LC_7 Logic Functioning bit


LogicTile_6_28

 (32 0)  (320 448)  (320 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 448)  (321 448)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 448)  (322 448)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 448)  (324 448)  LC_0 Logic Functioning bit
 (38 0)  (326 448)  (326 448)  LC_0 Logic Functioning bit
 (48 0)  (336 448)  (336 448)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (341 448)  (341 448)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (315 449)  (315 449)  routing T_6_28.lc_trk_g1_1 <X> T_6_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 449)  (317 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 449)  (319 449)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_0/in_3
 (37 1)  (325 449)  (325 449)  LC_0 Logic Functioning bit
 (39 1)  (327 449)  (327 449)  LC_0 Logic Functioning bit
 (22 3)  (310 451)  (310 451)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (312 451)  (312 451)  routing T_6_28.bot_op_6 <X> T_6_28.lc_trk_g0_6
 (14 4)  (302 452)  (302 452)  routing T_6_28.lft_op_0 <X> T_6_28.lc_trk_g1_0
 (15 4)  (303 452)  (303 452)  routing T_6_28.top_op_1 <X> T_6_28.lc_trk_g1_1
 (17 4)  (305 452)  (305 452)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (15 5)  (303 453)  (303 453)  routing T_6_28.lft_op_0 <X> T_6_28.lc_trk_g1_0
 (17 5)  (305 453)  (305 453)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (306 453)  (306 453)  routing T_6_28.top_op_1 <X> T_6_28.lc_trk_g1_1
 (25 6)  (313 454)  (313 454)  routing T_6_28.lft_op_6 <X> T_6_28.lc_trk_g1_6
 (22 7)  (310 455)  (310 455)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 455)  (312 455)  routing T_6_28.lft_op_6 <X> T_6_28.lc_trk_g1_6
 (29 10)  (317 458)  (317 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 458)  (318 458)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 458)  (320 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 458)  (322 458)  routing T_6_28.lc_trk_g1_1 <X> T_6_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 458)  (324 458)  LC_5 Logic Functioning bit
 (38 10)  (326 458)  (326 458)  LC_5 Logic Functioning bit
 (26 11)  (314 459)  (314 459)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 459)  (315 459)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 459)  (316 459)  routing T_6_28.lc_trk_g3_2 <X> T_6_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 459)  (317 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 459)  (318 459)  routing T_6_28.lc_trk_g0_6 <X> T_6_28.wire_logic_cluster/lc_5/in_1
 (27 12)  (315 460)  (315 460)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 460)  (317 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 460)  (318 460)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 460)  (320 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 460)  (322 460)  routing T_6_28.lc_trk_g1_0 <X> T_6_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 460)  (324 460)  LC_6 Logic Functioning bit
 (37 12)  (325 460)  (325 460)  LC_6 Logic Functioning bit
 (39 12)  (327 460)  (327 460)  LC_6 Logic Functioning bit
 (50 12)  (338 460)  (338 460)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (310 461)  (310 461)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 461)  (312 461)  routing T_6_28.tnl_op_2 <X> T_6_28.lc_trk_g3_2
 (25 13)  (313 461)  (313 461)  routing T_6_28.tnl_op_2 <X> T_6_28.lc_trk_g3_2
 (30 13)  (318 461)  (318 461)  routing T_6_28.lc_trk_g1_6 <X> T_6_28.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 461)  (324 461)  LC_6 Logic Functioning bit
 (37 13)  (325 461)  (325 461)  LC_6 Logic Functioning bit
 (39 13)  (327 461)  (327 461)  LC_6 Logic Functioning bit
 (52 13)  (340 461)  (340 461)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (9 14)  (297 462)  (297 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47
 (10 14)  (298 462)  (298 462)  routing T_6_28.sp4_h_r_7 <X> T_6_28.sp4_h_l_47


LogicTile_7_28

 (17 0)  (359 448)  (359 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (342 450)  (342 450)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (2 2)  (344 450)  (344 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (363 450)  (363 450)  routing T_7_28.sp4_h_l_2 <X> T_7_28.lc_trk_g0_7
 (22 2)  (364 450)  (364 450)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (365 450)  (365 450)  routing T_7_28.sp4_h_l_2 <X> T_7_28.lc_trk_g0_7
 (24 2)  (366 450)  (366 450)  routing T_7_28.sp4_h_l_2 <X> T_7_28.lc_trk_g0_7
 (0 3)  (342 451)  (342 451)  routing T_7_28.glb_netwk_3 <X> T_7_28.wire_logic_cluster/lc_7/clk
 (22 3)  (364 451)  (364 451)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 451)  (365 451)  routing T_7_28.sp4_h_r_6 <X> T_7_28.lc_trk_g0_6
 (24 3)  (366 451)  (366 451)  routing T_7_28.sp4_h_r_6 <X> T_7_28.lc_trk_g0_6
 (25 3)  (367 451)  (367 451)  routing T_7_28.sp4_h_r_6 <X> T_7_28.lc_trk_g0_6
 (12 4)  (354 452)  (354 452)  routing T_7_28.sp4_v_b_5 <X> T_7_28.sp4_h_r_5
 (21 4)  (363 452)  (363 452)  routing T_7_28.sp4_h_r_19 <X> T_7_28.lc_trk_g1_3
 (22 4)  (364 452)  (364 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (365 452)  (365 452)  routing T_7_28.sp4_h_r_19 <X> T_7_28.lc_trk_g1_3
 (24 4)  (366 452)  (366 452)  routing T_7_28.sp4_h_r_19 <X> T_7_28.lc_trk_g1_3
 (11 5)  (353 453)  (353 453)  routing T_7_28.sp4_v_b_5 <X> T_7_28.sp4_h_r_5
 (21 5)  (363 453)  (363 453)  routing T_7_28.sp4_h_r_19 <X> T_7_28.lc_trk_g1_3
 (15 8)  (357 456)  (357 456)  routing T_7_28.tnl_op_1 <X> T_7_28.lc_trk_g2_1
 (17 8)  (359 456)  (359 456)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (368 456)  (368 456)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 456)  (371 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 456)  (373 456)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 456)  (374 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (384 456)  (384 456)  LC_4 Logic Functioning bit
 (47 8)  (389 456)  (389 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (360 457)  (360 457)  routing T_7_28.tnl_op_1 <X> T_7_28.lc_trk_g2_1
 (26 9)  (368 457)  (368 457)  routing T_7_28.lc_trk_g0_6 <X> T_7_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 457)  (371 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 457)  (373 457)  routing T_7_28.lc_trk_g0_7 <X> T_7_28.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 457)  (374 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (376 457)  (376 457)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.input_2_4
 (35 9)  (377 457)  (377 457)  routing T_7_28.lc_trk_g1_3 <X> T_7_28.input_2_4
 (47 9)  (389 457)  (389 457)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (53 9)  (395 457)  (395 457)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (356 458)  (356 458)  routing T_7_28.sp4_v_t_17 <X> T_7_28.lc_trk_g2_4
 (21 10)  (363 458)  (363 458)  routing T_7_28.wire_logic_cluster/lc_7/out <X> T_7_28.lc_trk_g2_7
 (22 10)  (364 458)  (364 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (367 458)  (367 458)  routing T_7_28.bnl_op_6 <X> T_7_28.lc_trk_g2_6
 (16 11)  (358 459)  (358 459)  routing T_7_28.sp4_v_t_17 <X> T_7_28.lc_trk_g2_4
 (17 11)  (359 459)  (359 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (364 459)  (364 459)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (367 459)  (367 459)  routing T_7_28.bnl_op_6 <X> T_7_28.lc_trk_g2_6
 (11 12)  (353 460)  (353 460)  routing T_7_28.sp4_h_r_6 <X> T_7_28.sp4_v_b_11
 (14 12)  (356 460)  (356 460)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (15 12)  (357 460)  (357 460)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (16 12)  (358 460)  (358 460)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (17 12)  (359 460)  (359 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (370 460)  (370 460)  routing T_7_28.lc_trk_g2_1 <X> T_7_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 460)  (371 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 460)  (374 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 460)  (375 460)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 460)  (376 460)  routing T_7_28.lc_trk_g3_0 <X> T_7_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 460)  (378 460)  LC_6 Logic Functioning bit
 (37 12)  (379 460)  (379 460)  LC_6 Logic Functioning bit
 (38 12)  (380 460)  (380 460)  LC_6 Logic Functioning bit
 (39 12)  (381 460)  (381 460)  LC_6 Logic Functioning bit
 (41 12)  (383 460)  (383 460)  LC_6 Logic Functioning bit
 (43 12)  (385 460)  (385 460)  LC_6 Logic Functioning bit
 (15 13)  (357 461)  (357 461)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (16 13)  (358 461)  (358 461)  routing T_7_28.sp4_h_l_21 <X> T_7_28.lc_trk_g3_0
 (17 13)  (359 461)  (359 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (360 461)  (360 461)  routing T_7_28.sp4_h_r_25 <X> T_7_28.lc_trk_g3_1
 (27 13)  (369 461)  (369 461)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 461)  (370 461)  routing T_7_28.lc_trk_g3_1 <X> T_7_28.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 461)  (371 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 461)  (378 461)  LC_6 Logic Functioning bit
 (37 13)  (379 461)  (379 461)  LC_6 Logic Functioning bit
 (38 13)  (380 461)  (380 461)  LC_6 Logic Functioning bit
 (39 13)  (381 461)  (381 461)  LC_6 Logic Functioning bit
 (40 13)  (382 461)  (382 461)  LC_6 Logic Functioning bit
 (41 13)  (383 461)  (383 461)  LC_6 Logic Functioning bit
 (42 13)  (384 461)  (384 461)  LC_6 Logic Functioning bit
 (43 13)  (385 461)  (385 461)  LC_6 Logic Functioning bit
 (26 14)  (368 462)  (368 462)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 462)  (370 462)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 462)  (371 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 462)  (372 462)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 462)  (373 462)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 462)  (374 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 462)  (375 462)  routing T_7_28.lc_trk_g2_4 <X> T_7_28.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 462)  (378 462)  LC_7 Logic Functioning bit
 (38 14)  (380 462)  (380 462)  LC_7 Logic Functioning bit
 (39 14)  (381 462)  (381 462)  LC_7 Logic Functioning bit
 (41 14)  (383 462)  (383 462)  LC_7 Logic Functioning bit
 (43 14)  (385 462)  (385 462)  LC_7 Logic Functioning bit
 (45 14)  (387 462)  (387 462)  LC_7 Logic Functioning bit
 (50 14)  (392 462)  (392 462)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (368 463)  (368 463)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 463)  (370 463)  routing T_7_28.lc_trk_g2_7 <X> T_7_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 463)  (371 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 463)  (372 463)  routing T_7_28.lc_trk_g2_6 <X> T_7_28.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 463)  (379 463)  LC_7 Logic Functioning bit
 (39 15)  (381 463)  (381 463)  LC_7 Logic Functioning bit
 (42 15)  (384 463)  (384 463)  LC_7 Logic Functioning bit
 (53 15)  (395 463)  (395 463)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_28

 (8 0)  (446 448)  (446 448)  routing T_9_28.sp4_v_b_7 <X> T_9_28.sp4_h_r_1
 (9 0)  (447 448)  (447 448)  routing T_9_28.sp4_v_b_7 <X> T_9_28.sp4_h_r_1
 (10 0)  (448 448)  (448 448)  routing T_9_28.sp4_v_b_7 <X> T_9_28.sp4_h_r_1
 (21 0)  (459 448)  (459 448)  routing T_9_28.wire_logic_cluster/lc_3/out <X> T_9_28.lc_trk_g0_3
 (22 0)  (460 448)  (460 448)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (466 448)  (466 448)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 448)  (467 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 448)  (468 448)  routing T_9_28.lc_trk_g2_5 <X> T_9_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 448)  (470 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 448)  (474 448)  LC_0 Logic Functioning bit
 (39 0)  (477 448)  (477 448)  LC_0 Logic Functioning bit
 (41 0)  (479 448)  (479 448)  LC_0 Logic Functioning bit
 (42 0)  (480 448)  (480 448)  LC_0 Logic Functioning bit
 (22 1)  (460 449)  (460 449)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 449)  (462 449)  routing T_9_28.bot_op_2 <X> T_9_28.lc_trk_g0_2
 (36 1)  (474 449)  (474 449)  LC_0 Logic Functioning bit
 (39 1)  (477 449)  (477 449)  LC_0 Logic Functioning bit
 (41 1)  (479 449)  (479 449)  LC_0 Logic Functioning bit
 (42 1)  (480 449)  (480 449)  LC_0 Logic Functioning bit
 (49 1)  (487 449)  (487 449)  Carry_In_Mux bit 

 (53 1)  (491 449)  (491 449)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (438 450)  (438 450)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (2 2)  (440 450)  (440 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (455 450)  (455 450)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 450)  (456 450)  routing T_9_28.wire_logic_cluster/lc_5/out <X> T_9_28.lc_trk_g0_5
 (0 3)  (438 451)  (438 451)  routing T_9_28.glb_netwk_3 <X> T_9_28.wire_logic_cluster/lc_7/clk
 (6 4)  (444 452)  (444 452)  routing T_9_28.sp4_h_r_10 <X> T_9_28.sp4_v_b_3
 (8 4)  (446 452)  (446 452)  routing T_9_28.sp4_v_b_4 <X> T_9_28.sp4_h_r_4
 (9 4)  (447 452)  (447 452)  routing T_9_28.sp4_v_b_4 <X> T_9_28.sp4_h_r_4
 (11 6)  (449 454)  (449 454)  routing T_9_28.sp4_v_b_9 <X> T_9_28.sp4_v_t_40
 (13 6)  (451 454)  (451 454)  routing T_9_28.sp4_v_b_9 <X> T_9_28.sp4_v_t_40
 (22 6)  (460 454)  (460 454)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 454)  (462 454)  routing T_9_28.bot_op_7 <X> T_9_28.lc_trk_g1_7
 (28 6)  (466 454)  (466 454)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 454)  (468 454)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 454)  (474 454)  LC_3 Logic Functioning bit
 (37 6)  (475 454)  (475 454)  LC_3 Logic Functioning bit
 (38 6)  (476 454)  (476 454)  LC_3 Logic Functioning bit
 (39 6)  (477 454)  (477 454)  LC_3 Logic Functioning bit
 (41 6)  (479 454)  (479 454)  LC_3 Logic Functioning bit
 (43 6)  (481 454)  (481 454)  LC_3 Logic Functioning bit
 (45 6)  (483 454)  (483 454)  LC_3 Logic Functioning bit
 (26 7)  (464 455)  (464 455)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 455)  (467 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 455)  (468 455)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 455)  (469 455)  routing T_9_28.lc_trk_g0_2 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 455)  (475 455)  LC_3 Logic Functioning bit
 (39 7)  (477 455)  (477 455)  LC_3 Logic Functioning bit
 (21 8)  (459 456)  (459 456)  routing T_9_28.rgt_op_3 <X> T_9_28.lc_trk_g2_3
 (22 8)  (460 456)  (460 456)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 456)  (462 456)  routing T_9_28.rgt_op_3 <X> T_9_28.lc_trk_g2_3
 (26 8)  (464 456)  (464 456)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 456)  (467 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 456)  (470 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 456)  (471 456)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 456)  (474 456)  LC_4 Logic Functioning bit
 (37 8)  (475 456)  (475 456)  LC_4 Logic Functioning bit
 (38 8)  (476 456)  (476 456)  LC_4 Logic Functioning bit
 (39 8)  (477 456)  (477 456)  LC_4 Logic Functioning bit
 (41 8)  (479 456)  (479 456)  LC_4 Logic Functioning bit
 (43 8)  (481 456)  (481 456)  LC_4 Logic Functioning bit
 (26 9)  (464 457)  (464 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 457)  (466 457)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 457)  (467 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 457)  (468 457)  routing T_9_28.lc_trk_g0_3 <X> T_9_28.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 457)  (469 457)  routing T_9_28.lc_trk_g2_3 <X> T_9_28.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 457)  (475 457)  LC_4 Logic Functioning bit
 (39 9)  (477 457)  (477 457)  LC_4 Logic Functioning bit
 (40 9)  (478 457)  (478 457)  LC_4 Logic Functioning bit
 (42 9)  (480 457)  (480 457)  LC_4 Logic Functioning bit
 (15 10)  (453 458)  (453 458)  routing T_9_28.rgt_op_5 <X> T_9_28.lc_trk_g2_5
 (17 10)  (455 458)  (455 458)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 458)  (456 458)  routing T_9_28.rgt_op_5 <X> T_9_28.lc_trk_g2_5
 (26 10)  (464 458)  (464 458)  routing T_9_28.lc_trk_g0_5 <X> T_9_28.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 458)  (466 458)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 458)  (468 458)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 458)  (469 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 458)  (474 458)  LC_5 Logic Functioning bit
 (37 10)  (475 458)  (475 458)  LC_5 Logic Functioning bit
 (38 10)  (476 458)  (476 458)  LC_5 Logic Functioning bit
 (39 10)  (477 458)  (477 458)  LC_5 Logic Functioning bit
 (41 10)  (479 458)  (479 458)  LC_5 Logic Functioning bit
 (43 10)  (481 458)  (481 458)  LC_5 Logic Functioning bit
 (45 10)  (483 458)  (483 458)  LC_5 Logic Functioning bit
 (22 11)  (460 459)  (460 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 459)  (461 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (24 11)  (462 459)  (462 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (25 11)  (463 459)  (463 459)  routing T_9_28.sp4_h_r_30 <X> T_9_28.lc_trk_g2_6
 (29 11)  (467 459)  (467 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 459)  (468 459)  routing T_9_28.lc_trk_g2_6 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g1_7 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 459)  (475 459)  LC_5 Logic Functioning bit
 (39 11)  (477 459)  (477 459)  LC_5 Logic Functioning bit
 (6 15)  (444 463)  (444 463)  routing T_9_28.sp4_h_r_9 <X> T_9_28.sp4_h_l_44


LogicTile_10_28

 (15 0)  (507 448)  (507 448)  routing T_10_28.sp4_h_l_4 <X> T_10_28.lc_trk_g0_1
 (16 0)  (508 448)  (508 448)  routing T_10_28.sp4_h_l_4 <X> T_10_28.lc_trk_g0_1
 (17 0)  (509 448)  (509 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 448)  (510 448)  routing T_10_28.sp4_h_l_4 <X> T_10_28.lc_trk_g0_1
 (22 0)  (514 448)  (514 448)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 448)  (516 448)  routing T_10_28.bot_op_3 <X> T_10_28.lc_trk_g0_3
 (26 0)  (518 448)  (518 448)  routing T_10_28.lc_trk_g0_4 <X> T_10_28.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 448)  (521 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 448)  (522 448)  routing T_10_28.lc_trk_g0_5 <X> T_10_28.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 448)  (524 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 448)  (525 448)  routing T_10_28.lc_trk_g2_1 <X> T_10_28.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 448)  (527 448)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.input_2_0
 (36 0)  (528 448)  (528 448)  LC_0 Logic Functioning bit
 (37 0)  (529 448)  (529 448)  LC_0 Logic Functioning bit
 (38 0)  (530 448)  (530 448)  LC_0 Logic Functioning bit
 (41 0)  (533 448)  (533 448)  LC_0 Logic Functioning bit
 (42 0)  (534 448)  (534 448)  LC_0 Logic Functioning bit
 (43 0)  (535 448)  (535 448)  LC_0 Logic Functioning bit
 (15 1)  (507 449)  (507 449)  routing T_10_28.bot_op_0 <X> T_10_28.lc_trk_g0_0
 (17 1)  (509 449)  (509 449)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (510 449)  (510 449)  routing T_10_28.sp4_h_l_4 <X> T_10_28.lc_trk_g0_1
 (29 1)  (521 449)  (521 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 449)  (524 449)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 449)  (526 449)  routing T_10_28.lc_trk_g1_5 <X> T_10_28.input_2_0
 (36 1)  (528 449)  (528 449)  LC_0 Logic Functioning bit
 (37 1)  (529 449)  (529 449)  LC_0 Logic Functioning bit
 (38 1)  (530 449)  (530 449)  LC_0 Logic Functioning bit
 (39 1)  (531 449)  (531 449)  LC_0 Logic Functioning bit
 (40 1)  (532 449)  (532 449)  LC_0 Logic Functioning bit
 (42 1)  (534 449)  (534 449)  LC_0 Logic Functioning bit
 (43 1)  (535 449)  (535 449)  LC_0 Logic Functioning bit
 (0 2)  (492 450)  (492 450)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (2 2)  (494 450)  (494 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 450)  (504 450)  routing T_10_28.sp4_h_r_11 <X> T_10_28.sp4_h_l_39
 (14 2)  (506 450)  (506 450)  routing T_10_28.bnr_op_4 <X> T_10_28.lc_trk_g0_4
 (17 2)  (509 450)  (509 450)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 450)  (510 450)  routing T_10_28.bnr_op_5 <X> T_10_28.lc_trk_g0_5
 (0 3)  (492 451)  (492 451)  routing T_10_28.glb_netwk_3 <X> T_10_28.wire_logic_cluster/lc_7/clk
 (13 3)  (505 451)  (505 451)  routing T_10_28.sp4_h_r_11 <X> T_10_28.sp4_h_l_39
 (14 3)  (506 451)  (506 451)  routing T_10_28.bnr_op_4 <X> T_10_28.lc_trk_g0_4
 (17 3)  (509 451)  (509 451)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (510 451)  (510 451)  routing T_10_28.bnr_op_5 <X> T_10_28.lc_trk_g0_5
 (21 4)  (513 452)  (513 452)  routing T_10_28.lft_op_3 <X> T_10_28.lc_trk_g1_3
 (22 4)  (514 452)  (514 452)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 452)  (516 452)  routing T_10_28.lft_op_3 <X> T_10_28.lc_trk_g1_3
 (29 4)  (521 452)  (521 452)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 452)  (524 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 452)  (528 452)  LC_2 Logic Functioning bit
 (37 4)  (529 452)  (529 452)  LC_2 Logic Functioning bit
 (38 4)  (530 452)  (530 452)  LC_2 Logic Functioning bit
 (39 4)  (531 452)  (531 452)  LC_2 Logic Functioning bit
 (41 4)  (533 452)  (533 452)  LC_2 Logic Functioning bit
 (43 4)  (535 452)  (535 452)  LC_2 Logic Functioning bit
 (31 5)  (523 453)  (523 453)  routing T_10_28.lc_trk_g0_3 <X> T_10_28.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 453)  (528 453)  LC_2 Logic Functioning bit
 (37 5)  (529 453)  (529 453)  LC_2 Logic Functioning bit
 (38 5)  (530 453)  (530 453)  LC_2 Logic Functioning bit
 (39 5)  (531 453)  (531 453)  LC_2 Logic Functioning bit
 (41 5)  (533 453)  (533 453)  LC_2 Logic Functioning bit
 (43 5)  (535 453)  (535 453)  LC_2 Logic Functioning bit
 (15 6)  (507 454)  (507 454)  routing T_10_28.lft_op_5 <X> T_10_28.lc_trk_g1_5
 (17 6)  (509 454)  (509 454)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 454)  (510 454)  routing T_10_28.lft_op_5 <X> T_10_28.lc_trk_g1_5
 (25 6)  (517 454)  (517 454)  routing T_10_28.bnr_op_6 <X> T_10_28.lc_trk_g1_6
 (26 6)  (518 454)  (518 454)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 454)  (521 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 454)  (524 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 454)  (525 454)  routing T_10_28.lc_trk_g2_0 <X> T_10_28.wire_logic_cluster/lc_3/in_3
 (42 6)  (534 454)  (534 454)  LC_3 Logic Functioning bit
 (50 6)  (542 454)  (542 454)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 455)  (514 455)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 455)  (517 455)  routing T_10_28.bnr_op_6 <X> T_10_28.lc_trk_g1_6
 (26 7)  (518 455)  (518 455)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 455)  (519 455)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 455)  (521 455)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (14 8)  (506 456)  (506 456)  routing T_10_28.wire_logic_cluster/lc_0/out <X> T_10_28.lc_trk_g2_0
 (15 8)  (507 456)  (507 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (17 8)  (509 456)  (509 456)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 456)  (510 456)  routing T_10_28.rgt_op_1 <X> T_10_28.lc_trk_g2_1
 (31 8)  (523 456)  (523 456)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 456)  (524 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 456)  (526 456)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 456)  (532 456)  LC_4 Logic Functioning bit
 (41 8)  (533 456)  (533 456)  LC_4 Logic Functioning bit
 (43 8)  (535 456)  (535 456)  LC_4 Logic Functioning bit
 (50 8)  (542 456)  (542 456)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (509 457)  (509 457)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (518 457)  (518 457)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 457)  (519 457)  routing T_10_28.lc_trk_g1_3 <X> T_10_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 457)  (521 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 457)  (523 457)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_4/in_3
 (40 9)  (532 457)  (532 457)  LC_4 Logic Functioning bit
 (41 9)  (533 457)  (533 457)  LC_4 Logic Functioning bit
 (42 9)  (534 457)  (534 457)  LC_4 Logic Functioning bit
 (5 10)  (497 458)  (497 458)  routing T_10_28.sp4_v_b_6 <X> T_10_28.sp4_h_l_43
 (10 10)  (502 458)  (502 458)  routing T_10_28.sp4_v_b_2 <X> T_10_28.sp4_h_l_42
 (26 10)  (518 458)  (518 458)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 458)  (519 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 458)  (520 458)  routing T_10_28.lc_trk_g3_1 <X> T_10_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 458)  (521 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 458)  (523 458)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 458)  (524 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 458)  (525 458)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 458)  (526 458)  routing T_10_28.lc_trk_g3_5 <X> T_10_28.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 458)  (530 458)  LC_5 Logic Functioning bit
 (45 10)  (537 458)  (537 458)  LC_5 Logic Functioning bit
 (50 10)  (542 458)  (542 458)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (518 459)  (518 459)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 459)  (519 459)  routing T_10_28.lc_trk_g1_6 <X> T_10_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 459)  (521 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (38 11)  (530 459)  (530 459)  LC_5 Logic Functioning bit
 (39 11)  (531 459)  (531 459)  LC_5 Logic Functioning bit
 (41 11)  (533 459)  (533 459)  LC_5 Logic Functioning bit
 (12 12)  (504 460)  (504 460)  routing T_10_28.sp4_v_b_11 <X> T_10_28.sp4_h_r_11
 (16 12)  (508 460)  (508 460)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (17 12)  (509 460)  (509 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 460)  (510 460)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (10 13)  (502 461)  (502 461)  routing T_10_28.sp4_h_r_5 <X> T_10_28.sp4_v_b_10
 (11 13)  (503 461)  (503 461)  routing T_10_28.sp4_v_b_11 <X> T_10_28.sp4_h_r_11
 (18 13)  (510 461)  (510 461)  routing T_10_28.sp4_v_b_33 <X> T_10_28.lc_trk_g3_1
 (17 14)  (509 462)  (509 462)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (510 462)  (510 462)  routing T_10_28.wire_logic_cluster/lc_5/out <X> T_10_28.lc_trk_g3_5


LogicTile_11_28

 (2 0)  (548 448)  (548 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (554 448)  (554 448)  routing T_11_28.sp4_h_l_40 <X> T_11_28.sp4_h_r_1
 (10 0)  (556 448)  (556 448)  routing T_11_28.sp4_h_l_40 <X> T_11_28.sp4_h_r_1
 (0 2)  (546 450)  (546 450)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (2 2)  (548 450)  (548 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 450)  (560 450)  routing T_11_28.lft_op_4 <X> T_11_28.lc_trk_g0_4
 (26 2)  (572 450)  (572 450)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 450)  (575 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 450)  (576 450)  routing T_11_28.lc_trk_g0_4 <X> T_11_28.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 450)  (578 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 450)  (579 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 450)  (580 450)  routing T_11_28.lc_trk_g3_1 <X> T_11_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 450)  (583 450)  LC_1 Logic Functioning bit
 (42 2)  (588 450)  (588 450)  LC_1 Logic Functioning bit
 (45 2)  (591 450)  (591 450)  LC_1 Logic Functioning bit
 (0 3)  (546 451)  (546 451)  routing T_11_28.glb_netwk_3 <X> T_11_28.wire_logic_cluster/lc_7/clk
 (15 3)  (561 451)  (561 451)  routing T_11_28.lft_op_4 <X> T_11_28.lc_trk_g0_4
 (17 3)  (563 451)  (563 451)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (572 451)  (572 451)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 451)  (573 451)  routing T_11_28.lc_trk_g1_6 <X> T_11_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 451)  (575 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 451)  (578 451)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 451)  (579 451)  routing T_11_28.lc_trk_g2_1 <X> T_11_28.input_2_1
 (37 3)  (583 451)  (583 451)  LC_1 Logic Functioning bit
 (39 3)  (585 451)  (585 451)  LC_1 Logic Functioning bit
 (47 3)  (593 451)  (593 451)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (558 452)  (558 452)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_r_5
 (11 5)  (557 453)  (557 453)  routing T_11_28.sp4_v_b_5 <X> T_11_28.sp4_h_r_5
 (22 7)  (568 455)  (568 455)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 455)  (570 455)  routing T_11_28.bot_op_6 <X> T_11_28.lc_trk_g1_6
 (15 8)  (561 456)  (561 456)  routing T_11_28.sp4_h_r_25 <X> T_11_28.lc_trk_g2_1
 (16 8)  (562 456)  (562 456)  routing T_11_28.sp4_h_r_25 <X> T_11_28.lc_trk_g2_1
 (17 8)  (563 456)  (563 456)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (564 457)  (564 457)  routing T_11_28.sp4_h_r_25 <X> T_11_28.lc_trk_g2_1
 (4 11)  (550 459)  (550 459)  routing T_11_28.sp4_v_b_1 <X> T_11_28.sp4_h_l_43
 (17 12)  (563 460)  (563 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 460)  (564 460)  routing T_11_28.wire_logic_cluster/lc_1/out <X> T_11_28.lc_trk_g3_1


LogicTile_12_28

 (27 0)  (627 448)  (627 448)  routing T_12_28.lc_trk_g1_0 <X> T_12_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 448)  (629 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 448)  (631 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 448)  (632 448)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 448)  (633 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 448)  (634 448)  routing T_12_28.lc_trk_g3_4 <X> T_12_28.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 448)  (636 448)  LC_0 Logic Functioning bit
 (38 0)  (638 448)  (638 448)  LC_0 Logic Functioning bit
 (45 0)  (645 448)  (645 448)  LC_0 Logic Functioning bit
 (26 1)  (626 449)  (626 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 449)  (627 449)  routing T_12_28.lc_trk_g1_3 <X> T_12_28.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 449)  (629 449)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 449)  (636 449)  LC_0 Logic Functioning bit
 (37 1)  (637 449)  (637 449)  LC_0 Logic Functioning bit
 (38 1)  (638 449)  (638 449)  LC_0 Logic Functioning bit
 (39 1)  (639 449)  (639 449)  LC_0 Logic Functioning bit
 (41 1)  (641 449)  (641 449)  LC_0 Logic Functioning bit
 (43 1)  (643 449)  (643 449)  LC_0 Logic Functioning bit
 (0 2)  (600 450)  (600 450)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (2 2)  (602 450)  (602 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 450)  (614 450)  routing T_12_28.sp4_h_l_1 <X> T_12_28.lc_trk_g0_4
 (22 2)  (622 450)  (622 450)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 450)  (624 450)  routing T_12_28.bot_op_7 <X> T_12_28.lc_trk_g0_7
 (0 3)  (600 451)  (600 451)  routing T_12_28.glb_netwk_3 <X> T_12_28.wire_logic_cluster/lc_7/clk
 (15 3)  (615 451)  (615 451)  routing T_12_28.sp4_h_l_1 <X> T_12_28.lc_trk_g0_4
 (16 3)  (616 451)  (616 451)  routing T_12_28.sp4_h_l_1 <X> T_12_28.lc_trk_g0_4
 (17 3)  (617 451)  (617 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (614 452)  (614 452)  routing T_12_28.wire_logic_cluster/lc_0/out <X> T_12_28.lc_trk_g1_0
 (22 4)  (622 452)  (622 452)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 452)  (623 452)  routing T_12_28.sp12_h_r_11 <X> T_12_28.lc_trk_g1_3
 (17 5)  (617 453)  (617 453)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (614 454)  (614 454)  routing T_12_28.bnr_op_4 <X> T_12_28.lc_trk_g1_4
 (25 6)  (625 454)  (625 454)  routing T_12_28.wire_logic_cluster/lc_6/out <X> T_12_28.lc_trk_g1_6
 (14 7)  (614 455)  (614 455)  routing T_12_28.bnr_op_4 <X> T_12_28.lc_trk_g1_4
 (17 7)  (617 455)  (617 455)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (622 455)  (622 455)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 8)  (626 456)  (626 456)  routing T_12_28.lc_trk_g0_4 <X> T_12_28.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 456)  (629 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 456)  (630 456)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 456)  (631 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 456)  (632 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 456)  (634 456)  routing T_12_28.lc_trk_g1_4 <X> T_12_28.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 456)  (636 456)  LC_4 Logic Functioning bit
 (38 8)  (638 456)  (638 456)  LC_4 Logic Functioning bit
 (29 9)  (629 457)  (629 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 457)  (630 457)  routing T_12_28.lc_trk_g0_7 <X> T_12_28.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 457)  (636 457)  LC_4 Logic Functioning bit
 (37 9)  (637 457)  (637 457)  LC_4 Logic Functioning bit
 (38 9)  (638 457)  (638 457)  LC_4 Logic Functioning bit
 (39 9)  (639 457)  (639 457)  LC_4 Logic Functioning bit
 (41 9)  (641 457)  (641 457)  LC_4 Logic Functioning bit
 (43 9)  (643 457)  (643 457)  LC_4 Logic Functioning bit
 (27 10)  (627 458)  (627 458)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 458)  (628 458)  routing T_12_28.lc_trk_g3_1 <X> T_12_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 458)  (629 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 458)  (632 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 458)  (633 458)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 458)  (634 458)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (39 10)  (639 458)  (639 458)  LC_5 Logic Functioning bit
 (41 10)  (641 458)  (641 458)  LC_5 Logic Functioning bit
 (43 10)  (643 458)  (643 458)  LC_5 Logic Functioning bit
 (50 10)  (650 458)  (650 458)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (631 459)  (631 459)  routing T_12_28.lc_trk_g3_3 <X> T_12_28.wire_logic_cluster/lc_5/in_3
 (39 11)  (639 459)  (639 459)  LC_5 Logic Functioning bit
 (41 11)  (641 459)  (641 459)  LC_5 Logic Functioning bit
 (43 11)  (643 459)  (643 459)  LC_5 Logic Functioning bit
 (15 12)  (615 460)  (615 460)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g3_1
 (16 12)  (616 460)  (616 460)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g3_1
 (17 12)  (617 460)  (617 460)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 460)  (618 460)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g3_1
 (21 12)  (621 460)  (621 460)  routing T_12_28.sp4_h_r_35 <X> T_12_28.lc_trk_g3_3
 (22 12)  (622 460)  (622 460)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 460)  (623 460)  routing T_12_28.sp4_h_r_35 <X> T_12_28.lc_trk_g3_3
 (24 12)  (624 460)  (624 460)  routing T_12_28.sp4_h_r_35 <X> T_12_28.lc_trk_g3_3
 (27 12)  (627 460)  (627 460)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 460)  (629 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 460)  (630 460)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 460)  (631 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 460)  (632 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 460)  (633 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 460)  (634 460)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 460)  (636 460)  LC_6 Logic Functioning bit
 (38 12)  (638 460)  (638 460)  LC_6 Logic Functioning bit
 (40 12)  (640 460)  (640 460)  LC_6 Logic Functioning bit
 (41 12)  (641 460)  (641 460)  LC_6 Logic Functioning bit
 (45 12)  (645 460)  (645 460)  LC_6 Logic Functioning bit
 (50 12)  (650 460)  (650 460)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (618 461)  (618 461)  routing T_12_28.sp4_h_r_41 <X> T_12_28.lc_trk_g3_1
 (30 13)  (630 461)  (630 461)  routing T_12_28.lc_trk_g1_6 <X> T_12_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 461)  (631 461)  routing T_12_28.lc_trk_g3_6 <X> T_12_28.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 461)  (636 461)  LC_6 Logic Functioning bit
 (38 13)  (638 461)  (638 461)  LC_6 Logic Functioning bit
 (40 13)  (640 461)  (640 461)  LC_6 Logic Functioning bit
 (41 13)  (641 461)  (641 461)  LC_6 Logic Functioning bit
 (47 13)  (647 461)  (647 461)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (614 462)  (614 462)  routing T_12_28.rgt_op_4 <X> T_12_28.lc_trk_g3_4
 (25 14)  (625 462)  (625 462)  routing T_12_28.bnl_op_6 <X> T_12_28.lc_trk_g3_6
 (15 15)  (615 463)  (615 463)  routing T_12_28.rgt_op_4 <X> T_12_28.lc_trk_g3_4
 (17 15)  (617 463)  (617 463)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 463)  (622 463)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 463)  (625 463)  routing T_12_28.bnl_op_6 <X> T_12_28.lc_trk_g3_6


LogicTile_13_28

 (6 0)  (660 448)  (660 448)  routing T_13_28.sp4_h_r_7 <X> T_13_28.sp4_v_b_0
 (14 2)  (668 450)  (668 450)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (31 2)  (685 450)  (685 450)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 450)  (686 450)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 450)  (687 450)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 450)  (688 450)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 450)  (691 450)  LC_1 Logic Functioning bit
 (39 2)  (693 450)  (693 450)  LC_1 Logic Functioning bit
 (41 2)  (695 450)  (695 450)  LC_1 Logic Functioning bit
 (43 2)  (697 450)  (697 450)  LC_1 Logic Functioning bit
 (14 3)  (668 451)  (668 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (16 3)  (670 451)  (670 451)  routing T_13_28.sp4_v_t_1 <X> T_13_28.lc_trk_g0_4
 (17 3)  (671 451)  (671 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (681 451)  (681 451)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 451)  (682 451)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 451)  (683 451)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 451)  (685 451)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 451)  (690 451)  LC_1 Logic Functioning bit
 (38 3)  (692 451)  (692 451)  LC_1 Logic Functioning bit
 (40 3)  (694 451)  (694 451)  LC_1 Logic Functioning bit
 (42 3)  (696 451)  (696 451)  LC_1 Logic Functioning bit
 (48 3)  (702 451)  (702 451)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (669 452)  (669 452)  routing T_13_28.bot_op_1 <X> T_13_28.lc_trk_g1_1
 (17 4)  (671 452)  (671 452)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 8)  (680 456)  (680 456)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 456)  (682 456)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 456)  (683 456)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 456)  (684 456)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 456)  (685 456)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 456)  (686 456)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 456)  (687 456)  routing T_13_28.lc_trk_g2_5 <X> T_13_28.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 456)  (691 456)  LC_4 Logic Functioning bit
 (41 8)  (695 456)  (695 456)  LC_4 Logic Functioning bit
 (43 8)  (697 456)  (697 456)  LC_4 Logic Functioning bit
 (28 9)  (682 457)  (682 457)  routing T_13_28.lc_trk_g2_4 <X> T_13_28.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 457)  (683 457)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 457)  (684 457)  routing T_13_28.lc_trk_g2_7 <X> T_13_28.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 457)  (686 457)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 457)  (688 457)  routing T_13_28.lc_trk_g1_1 <X> T_13_28.input_2_4
 (37 9)  (691 457)  (691 457)  LC_4 Logic Functioning bit
 (40 9)  (694 457)  (694 457)  LC_4 Logic Functioning bit
 (42 9)  (696 457)  (696 457)  LC_4 Logic Functioning bit
 (15 10)  (669 458)  (669 458)  routing T_13_28.sp4_h_l_16 <X> T_13_28.lc_trk_g2_5
 (16 10)  (670 458)  (670 458)  routing T_13_28.sp4_h_l_16 <X> T_13_28.lc_trk_g2_5
 (17 10)  (671 458)  (671 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (675 458)  (675 458)  routing T_13_28.sp12_v_b_7 <X> T_13_28.lc_trk_g2_7
 (22 10)  (676 458)  (676 458)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (678 458)  (678 458)  routing T_13_28.sp12_v_b_7 <X> T_13_28.lc_trk_g2_7
 (27 10)  (681 458)  (681 458)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 458)  (682 458)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 458)  (683 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 458)  (684 458)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 458)  (685 458)  routing T_13_28.lc_trk_g0_4 <X> T_13_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 458)  (686 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 458)  (690 458)  LC_5 Logic Functioning bit
 (37 10)  (691 458)  (691 458)  LC_5 Logic Functioning bit
 (38 10)  (692 458)  (692 458)  LC_5 Logic Functioning bit
 (39 10)  (693 458)  (693 458)  LC_5 Logic Functioning bit
 (46 10)  (700 458)  (700 458)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (668 459)  (668 459)  routing T_13_28.sp4_r_v_b_36 <X> T_13_28.lc_trk_g2_4
 (17 11)  (671 459)  (671 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (672 459)  (672 459)  routing T_13_28.sp4_h_l_16 <X> T_13_28.lc_trk_g2_5
 (21 11)  (675 459)  (675 459)  routing T_13_28.sp12_v_b_7 <X> T_13_28.lc_trk_g2_7
 (27 11)  (681 459)  (681 459)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 459)  (682 459)  routing T_13_28.lc_trk_g3_0 <X> T_13_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 459)  (683 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 459)  (684 459)  routing T_13_28.lc_trk_g3_7 <X> T_13_28.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 459)  (694 459)  LC_5 Logic Functioning bit
 (41 11)  (695 459)  (695 459)  LC_5 Logic Functioning bit
 (42 11)  (696 459)  (696 459)  LC_5 Logic Functioning bit
 (43 11)  (697 459)  (697 459)  LC_5 Logic Functioning bit
 (14 13)  (668 461)  (668 461)  routing T_13_28.sp4_r_v_b_40 <X> T_13_28.lc_trk_g3_0
 (17 13)  (671 461)  (671 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 14)  (675 462)  (675 462)  routing T_13_28.rgt_op_7 <X> T_13_28.lc_trk_g3_7
 (22 14)  (676 462)  (676 462)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 462)  (678 462)  routing T_13_28.rgt_op_7 <X> T_13_28.lc_trk_g3_7


LogicTile_14_28

 (14 0)  (722 448)  (722 448)  routing T_14_28.sp4_v_b_8 <X> T_14_28.lc_trk_g0_0
 (25 0)  (733 448)  (733 448)  routing T_14_28.bnr_op_2 <X> T_14_28.lc_trk_g0_2
 (27 0)  (735 448)  (735 448)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 448)  (736 448)  routing T_14_28.lc_trk_g3_0 <X> T_14_28.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 448)  (737 448)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 448)  (740 448)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 448)  (744 448)  LC_0 Logic Functioning bit
 (39 0)  (747 448)  (747 448)  LC_0 Logic Functioning bit
 (41 0)  (749 448)  (749 448)  LC_0 Logic Functioning bit
 (42 0)  (750 448)  (750 448)  LC_0 Logic Functioning bit
 (44 0)  (752 448)  (752 448)  LC_0 Logic Functioning bit
 (45 0)  (753 448)  (753 448)  LC_0 Logic Functioning bit
 (52 0)  (760 448)  (760 448)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 449)  (722 449)  routing T_14_28.sp4_v_b_8 <X> T_14_28.lc_trk_g0_0
 (16 1)  (724 449)  (724 449)  routing T_14_28.sp4_v_b_8 <X> T_14_28.lc_trk_g0_0
 (17 1)  (725 449)  (725 449)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (730 449)  (730 449)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 449)  (733 449)  routing T_14_28.bnr_op_2 <X> T_14_28.lc_trk_g0_2
 (36 1)  (744 449)  (744 449)  LC_0 Logic Functioning bit
 (39 1)  (747 449)  (747 449)  LC_0 Logic Functioning bit
 (41 1)  (749 449)  (749 449)  LC_0 Logic Functioning bit
 (42 1)  (750 449)  (750 449)  LC_0 Logic Functioning bit
 (49 1)  (757 449)  (757 449)  Carry_In_Mux bit 

 (0 2)  (708 450)  (708 450)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (2 2)  (710 450)  (710 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 450)  (735 450)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 450)  (736 450)  routing T_14_28.lc_trk_g3_1 <X> T_14_28.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 450)  (737 450)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 450)  (740 450)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 450)  (744 450)  LC_1 Logic Functioning bit
 (39 2)  (747 450)  (747 450)  LC_1 Logic Functioning bit
 (41 2)  (749 450)  (749 450)  LC_1 Logic Functioning bit
 (42 2)  (750 450)  (750 450)  LC_1 Logic Functioning bit
 (45 2)  (753 450)  (753 450)  LC_1 Logic Functioning bit
 (46 2)  (754 450)  (754 450)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (708 451)  (708 451)  routing T_14_28.glb_netwk_3 <X> T_14_28.wire_logic_cluster/lc_7/clk
 (36 3)  (744 451)  (744 451)  LC_1 Logic Functioning bit
 (39 3)  (747 451)  (747 451)  LC_1 Logic Functioning bit
 (41 3)  (749 451)  (749 451)  LC_1 Logic Functioning bit
 (42 3)  (750 451)  (750 451)  LC_1 Logic Functioning bit
 (13 4)  (721 452)  (721 452)  routing T_14_28.sp4_h_l_40 <X> T_14_28.sp4_v_b_5
 (16 4)  (724 452)  (724 452)  routing T_14_28.sp4_v_b_1 <X> T_14_28.lc_trk_g1_1
 (17 4)  (725 452)  (725 452)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 452)  (726 452)  routing T_14_28.sp4_v_b_1 <X> T_14_28.lc_trk_g1_1
 (12 5)  (720 453)  (720 453)  routing T_14_28.sp4_h_l_40 <X> T_14_28.sp4_v_b_5
 (25 6)  (733 454)  (733 454)  routing T_14_28.sp4_v_b_6 <X> T_14_28.lc_trk_g1_6
 (22 7)  (730 455)  (730 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (731 455)  (731 455)  routing T_14_28.sp4_v_b_6 <X> T_14_28.lc_trk_g1_6
 (21 10)  (729 458)  (729 458)  routing T_14_28.wire_logic_cluster/lc_7/out <X> T_14_28.lc_trk_g2_7
 (22 10)  (730 458)  (730 458)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 12)  (722 460)  (722 460)  routing T_14_28.wire_logic_cluster/lc_0/out <X> T_14_28.lc_trk_g3_0
 (17 12)  (725 460)  (725 460)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 460)  (726 460)  routing T_14_28.wire_logic_cluster/lc_1/out <X> T_14_28.lc_trk_g3_1
 (27 12)  (735 460)  (735 460)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 460)  (736 460)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 460)  (737 460)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 460)  (738 460)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 460)  (739 460)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 460)  (740 460)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 460)  (742 460)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 460)  (744 460)  LC_6 Logic Functioning bit
 (38 12)  (746 460)  (746 460)  LC_6 Logic Functioning bit
 (43 12)  (751 460)  (751 460)  LC_6 Logic Functioning bit
 (45 12)  (753 460)  (753 460)  LC_6 Logic Functioning bit
 (17 13)  (725 461)  (725 461)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (737 461)  (737 461)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 461)  (738 461)  routing T_14_28.lc_trk_g3_6 <X> T_14_28.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 461)  (739 461)  routing T_14_28.lc_trk_g1_6 <X> T_14_28.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 461)  (740 461)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 461)  (743 461)  routing T_14_28.lc_trk_g0_2 <X> T_14_28.input_2_6
 (36 13)  (744 461)  (744 461)  LC_6 Logic Functioning bit
 (38 13)  (746 461)  (746 461)  LC_6 Logic Functioning bit
 (41 13)  (749 461)  (749 461)  LC_6 Logic Functioning bit
 (42 13)  (750 461)  (750 461)  LC_6 Logic Functioning bit
 (43 13)  (751 461)  (751 461)  LC_6 Logic Functioning bit
 (51 13)  (759 461)  (759 461)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (733 462)  (733 462)  routing T_14_28.wire_logic_cluster/lc_6/out <X> T_14_28.lc_trk_g3_6
 (26 14)  (734 462)  (734 462)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 462)  (737 462)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 462)  (740 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 462)  (742 462)  routing T_14_28.lc_trk_g1_1 <X> T_14_28.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 462)  (743 462)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.input_2_7
 (36 14)  (744 462)  (744 462)  LC_7 Logic Functioning bit
 (38 14)  (746 462)  (746 462)  LC_7 Logic Functioning bit
 (43 14)  (751 462)  (751 462)  LC_7 Logic Functioning bit
 (45 14)  (753 462)  (753 462)  LC_7 Logic Functioning bit
 (17 15)  (725 463)  (725 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (730 463)  (730 463)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 463)  (734 463)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 463)  (736 463)  routing T_14_28.lc_trk_g2_7 <X> T_14_28.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 463)  (737 463)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 463)  (740 463)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 463)  (741 463)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.input_2_7
 (34 15)  (742 463)  (742 463)  routing T_14_28.lc_trk_g3_4 <X> T_14_28.input_2_7
 (37 15)  (745 463)  (745 463)  LC_7 Logic Functioning bit
 (39 15)  (747 463)  (747 463)  LC_7 Logic Functioning bit
 (40 15)  (748 463)  (748 463)  LC_7 Logic Functioning bit
 (42 15)  (750 463)  (750 463)  LC_7 Logic Functioning bit
 (43 15)  (751 463)  (751 463)  LC_7 Logic Functioning bit
 (48 15)  (756 463)  (756 463)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_28

 (12 3)  (774 451)  (774 451)  routing T_15_28.sp4_h_l_39 <X> T_15_28.sp4_v_t_39


LogicTile_1_27

 (6 0)  (24 432)  (24 432)  routing T_1_27.sp4_h_r_7 <X> T_1_27.sp4_v_b_0
 (4 1)  (22 433)  (22 433)  routing T_1_27.sp4_v_t_42 <X> T_1_27.sp4_h_r_0
 (0 2)  (18 434)  (18 434)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (2 2)  (20 434)  (20 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (44 434)  (44 434)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 434)  (45 434)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 434)  (46 434)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 434)  (47 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 434)  (49 434)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 434)  (50 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 434)  (52 434)  routing T_1_27.lc_trk_g1_5 <X> T_1_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 434)  (54 434)  LC_1 Logic Functioning bit
 (38 2)  (56 434)  (56 434)  LC_1 Logic Functioning bit
 (45 2)  (63 434)  (63 434)  LC_1 Logic Functioning bit
 (47 2)  (65 434)  (65 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (18 435)  (18 435)  routing T_1_27.glb_netwk_3 <X> T_1_27.wire_logic_cluster/lc_7/clk
 (27 3)  (45 435)  (45 435)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 435)  (46 435)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 435)  (47 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 435)  (54 435)  LC_1 Logic Functioning bit
 (37 3)  (55 435)  (55 435)  LC_1 Logic Functioning bit
 (38 3)  (56 435)  (56 435)  LC_1 Logic Functioning bit
 (39 3)  (57 435)  (57 435)  LC_1 Logic Functioning bit
 (41 3)  (59 435)  (59 435)  LC_1 Logic Functioning bit
 (43 3)  (61 435)  (61 435)  LC_1 Logic Functioning bit
 (6 4)  (24 436)  (24 436)  routing T_1_27.sp4_h_r_10 <X> T_1_27.sp4_v_b_3
 (14 6)  (32 438)  (32 438)  routing T_1_27.wire_logic_cluster/lc_4/out <X> T_1_27.lc_trk_g1_4
 (17 6)  (35 438)  (35 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 7)  (35 439)  (35 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (45 440)  (45 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 440)  (46 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 440)  (47 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 440)  (48 440)  routing T_1_27.lc_trk_g3_4 <X> T_1_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 440)  (49 440)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 440)  (50 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 440)  (52 440)  routing T_1_27.lc_trk_g1_4 <X> T_1_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 440)  (54 440)  LC_4 Logic Functioning bit
 (37 8)  (55 440)  (55 440)  LC_4 Logic Functioning bit
 (38 8)  (56 440)  (56 440)  LC_4 Logic Functioning bit
 (39 8)  (57 440)  (57 440)  LC_4 Logic Functioning bit
 (41 8)  (59 440)  (59 440)  LC_4 Logic Functioning bit
 (43 8)  (61 440)  (61 440)  LC_4 Logic Functioning bit
 (45 8)  (63 440)  (63 440)  LC_4 Logic Functioning bit
 (46 8)  (64 440)  (64 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (45 441)  (45 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 441)  (46 441)  routing T_1_27.lc_trk_g3_1 <X> T_1_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 441)  (47 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (55 441)  (55 441)  LC_4 Logic Functioning bit
 (39 9)  (57 441)  (57 441)  LC_4 Logic Functioning bit
 (17 12)  (35 444)  (35 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 444)  (36 444)  routing T_1_27.wire_logic_cluster/lc_1/out <X> T_1_27.lc_trk_g3_1
 (14 14)  (32 446)  (32 446)  routing T_1_27.sp4_h_r_36 <X> T_1_27.lc_trk_g3_4
 (15 15)  (33 447)  (33 447)  routing T_1_27.sp4_h_r_36 <X> T_1_27.lc_trk_g3_4
 (16 15)  (34 447)  (34 447)  routing T_1_27.sp4_h_r_36 <X> T_1_27.lc_trk_g3_4
 (17 15)  (35 447)  (35 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_2_27

 (22 0)  (94 432)  (94 432)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 432)  (96 432)  routing T_2_27.top_op_3 <X> T_2_27.lc_trk_g0_3
 (26 0)  (98 432)  (98 432)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 432)  (99 432)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 432)  (101 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 432)  (102 432)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 432)  (103 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 432)  (104 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 432)  (105 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 432)  (106 432)  routing T_2_27.lc_trk_g3_4 <X> T_2_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 432)  (108 432)  LC_0 Logic Functioning bit
 (38 0)  (110 432)  (110 432)  LC_0 Logic Functioning bit
 (41 0)  (113 432)  (113 432)  LC_0 Logic Functioning bit
 (21 1)  (93 433)  (93 433)  routing T_2_27.top_op_3 <X> T_2_27.lc_trk_g0_3
 (26 1)  (98 433)  (98 433)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 433)  (99 433)  routing T_2_27.lc_trk_g1_7 <X> T_2_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 433)  (101 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 433)  (102 433)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 433)  (104 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 433)  (106 433)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.input_2_0
 (35 1)  (107 433)  (107 433)  routing T_2_27.lc_trk_g1_3 <X> T_2_27.input_2_0
 (37 1)  (109 433)  (109 433)  LC_0 Logic Functioning bit
 (38 1)  (110 433)  (110 433)  LC_0 Logic Functioning bit
 (41 1)  (113 433)  (113 433)  LC_0 Logic Functioning bit
 (0 2)  (72 434)  (72 434)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (2 2)  (74 434)  (74 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (80 434)  (80 434)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_36
 (10 2)  (82 434)  (82 434)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_36
 (22 2)  (94 434)  (94 434)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 434)  (96 434)  routing T_2_27.bot_op_7 <X> T_2_27.lc_trk_g0_7
 (27 2)  (99 434)  (99 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 434)  (100 434)  routing T_2_27.lc_trk_g3_1 <X> T_2_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 434)  (101 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 434)  (103 434)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 434)  (104 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 434)  (107 434)  routing T_2_27.lc_trk_g0_7 <X> T_2_27.input_2_1
 (36 2)  (108 434)  (108 434)  LC_1 Logic Functioning bit
 (37 2)  (109 434)  (109 434)  LC_1 Logic Functioning bit
 (39 2)  (111 434)  (111 434)  LC_1 Logic Functioning bit
 (46 2)  (118 434)  (118 434)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 435)  (72 435)  routing T_2_27.glb_netwk_3 <X> T_2_27.wire_logic_cluster/lc_7/clk
 (22 3)  (94 435)  (94 435)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 435)  (96 435)  routing T_2_27.top_op_6 <X> T_2_27.lc_trk_g0_6
 (25 3)  (97 435)  (97 435)  routing T_2_27.top_op_6 <X> T_2_27.lc_trk_g0_6
 (26 3)  (98 435)  (98 435)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 435)  (101 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 435)  (103 435)  routing T_2_27.lc_trk_g0_6 <X> T_2_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 435)  (104 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 435)  (107 435)  routing T_2_27.lc_trk_g0_7 <X> T_2_27.input_2_1
 (36 3)  (108 435)  (108 435)  LC_1 Logic Functioning bit
 (38 3)  (110 435)  (110 435)  LC_1 Logic Functioning bit
 (22 4)  (94 436)  (94 436)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 436)  (96 436)  routing T_2_27.top_op_3 <X> T_2_27.lc_trk_g1_3
 (21 5)  (93 437)  (93 437)  routing T_2_27.top_op_3 <X> T_2_27.lc_trk_g1_3
 (13 6)  (85 438)  (85 438)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_t_40
 (15 6)  (87 438)  (87 438)  routing T_2_27.top_op_5 <X> T_2_27.lc_trk_g1_5
 (17 6)  (89 438)  (89 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (94 438)  (94 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 438)  (96 438)  routing T_2_27.bot_op_7 <X> T_2_27.lc_trk_g1_7
 (12 7)  (84 439)  (84 439)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_t_40
 (18 7)  (90 439)  (90 439)  routing T_2_27.top_op_5 <X> T_2_27.lc_trk_g1_5
 (22 7)  (94 439)  (94 439)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 439)  (96 439)  routing T_2_27.bot_op_6 <X> T_2_27.lc_trk_g1_6
 (14 8)  (86 440)  (86 440)  routing T_2_27.rgt_op_0 <X> T_2_27.lc_trk_g2_0
 (8 9)  (80 441)  (80 441)  routing T_2_27.sp4_h_l_36 <X> T_2_27.sp4_v_b_7
 (9 9)  (81 441)  (81 441)  routing T_2_27.sp4_h_l_36 <X> T_2_27.sp4_v_b_7
 (10 9)  (82 441)  (82 441)  routing T_2_27.sp4_h_l_36 <X> T_2_27.sp4_v_b_7
 (15 9)  (87 441)  (87 441)  routing T_2_27.rgt_op_0 <X> T_2_27.lc_trk_g2_0
 (17 9)  (89 441)  (89 441)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (94 441)  (94 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 441)  (96 441)  routing T_2_27.tnl_op_2 <X> T_2_27.lc_trk_g2_2
 (25 9)  (97 441)  (97 441)  routing T_2_27.tnl_op_2 <X> T_2_27.lc_trk_g2_2
 (28 10)  (100 442)  (100 442)  routing T_2_27.lc_trk_g2_0 <X> T_2_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 442)  (101 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 442)  (103 442)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 442)  (104 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 442)  (106 442)  routing T_2_27.lc_trk_g1_5 <X> T_2_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 442)  (107 442)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_5
 (36 10)  (108 442)  (108 442)  LC_5 Logic Functioning bit
 (37 10)  (109 442)  (109 442)  LC_5 Logic Functioning bit
 (38 10)  (110 442)  (110 442)  LC_5 Logic Functioning bit
 (42 10)  (114 442)  (114 442)  LC_5 Logic Functioning bit
 (26 11)  (98 443)  (98 443)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 443)  (101 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 443)  (104 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 443)  (106 443)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_5
 (35 11)  (107 443)  (107 443)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_5
 (15 12)  (87 444)  (87 444)  routing T_2_27.rgt_op_1 <X> T_2_27.lc_trk_g3_1
 (17 12)  (89 444)  (89 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 444)  (90 444)  routing T_2_27.rgt_op_1 <X> T_2_27.lc_trk_g3_1
 (27 12)  (99 444)  (99 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 444)  (100 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 444)  (101 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 444)  (102 444)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 444)  (104 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 444)  (108 444)  LC_6 Logic Functioning bit
 (38 12)  (110 444)  (110 444)  LC_6 Logic Functioning bit
 (41 12)  (113 444)  (113 444)  LC_6 Logic Functioning bit
 (42 12)  (114 444)  (114 444)  LC_6 Logic Functioning bit
 (43 12)  (115 444)  (115 444)  LC_6 Logic Functioning bit
 (45 12)  (117 444)  (117 444)  LC_6 Logic Functioning bit
 (50 12)  (122 444)  (122 444)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (82 445)  (82 445)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_v_b_10
 (26 13)  (98 445)  (98 445)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 445)  (100 445)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 445)  (101 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 445)  (102 445)  routing T_2_27.lc_trk_g3_6 <X> T_2_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 445)  (103 445)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_6/in_3
 (38 13)  (110 445)  (110 445)  LC_6 Logic Functioning bit
 (41 13)  (113 445)  (113 445)  LC_6 Logic Functioning bit
 (43 13)  (115 445)  (115 445)  LC_6 Logic Functioning bit
 (14 14)  (86 446)  (86 446)  routing T_2_27.rgt_op_4 <X> T_2_27.lc_trk_g3_4
 (25 14)  (97 446)  (97 446)  routing T_2_27.wire_logic_cluster/lc_6/out <X> T_2_27.lc_trk_g3_6
 (28 14)  (100 446)  (100 446)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 446)  (101 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 446)  (104 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 446)  (105 446)  routing T_2_27.lc_trk_g2_0 <X> T_2_27.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 446)  (107 446)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_7
 (42 14)  (114 446)  (114 446)  LC_7 Logic Functioning bit
 (52 14)  (124 446)  (124 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (87 447)  (87 447)  routing T_2_27.rgt_op_4 <X> T_2_27.lc_trk_g3_4
 (17 15)  (89 447)  (89 447)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (94 447)  (94 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 447)  (98 447)  routing T_2_27.lc_trk_g0_3 <X> T_2_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 447)  (101 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 447)  (102 447)  routing T_2_27.lc_trk_g2_2 <X> T_2_27.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 447)  (104 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 447)  (106 447)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_7
 (35 15)  (107 447)  (107 447)  routing T_2_27.lc_trk_g1_6 <X> T_2_27.input_2_7
 (48 15)  (120 447)  (120 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (124 447)  (124 447)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_h_r_0 <X> T_3_27.sp12_v_b_0
 (14 0)  (140 432)  (140 432)  routing T_3_27.wire_logic_cluster/lc_0/out <X> T_3_27.lc_trk_g0_0
 (28 0)  (154 432)  (154 432)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 432)  (155 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 432)  (156 432)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 432)  (158 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 432)  (160 432)  routing T_3_27.lc_trk_g1_0 <X> T_3_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 432)  (161 432)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.input_2_0
 (39 0)  (165 432)  (165 432)  LC_0 Logic Functioning bit
 (45 0)  (171 432)  (171 432)  LC_0 Logic Functioning bit
 (3 1)  (129 433)  (129 433)  routing T_3_27.sp12_h_r_0 <X> T_3_27.sp12_v_b_0
 (17 1)  (143 433)  (143 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (155 433)  (155 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 433)  (158 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (159 433)  (159 433)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.input_2_0
 (34 1)  (160 433)  (160 433)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.input_2_0
 (35 1)  (161 433)  (161 433)  routing T_3_27.lc_trk_g3_7 <X> T_3_27.input_2_0
 (38 1)  (164 433)  (164 433)  LC_0 Logic Functioning bit
 (39 1)  (165 433)  (165 433)  LC_0 Logic Functioning bit
 (40 1)  (166 433)  (166 433)  LC_0 Logic Functioning bit
 (48 1)  (174 433)  (174 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (177 433)  (177 433)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (126 434)  (126 434)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (2 2)  (128 434)  (128 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (154 434)  (154 434)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 434)  (155 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 434)  (156 434)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 434)  (158 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 434)  (160 434)  routing T_3_27.lc_trk_g1_1 <X> T_3_27.wire_logic_cluster/lc_1/in_3
 (45 2)  (171 434)  (171 434)  LC_1 Logic Functioning bit
 (0 3)  (126 435)  (126 435)  routing T_3_27.glb_netwk_3 <X> T_3_27.wire_logic_cluster/lc_7/clk
 (19 3)  (145 435)  (145 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (28 3)  (154 435)  (154 435)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 435)  (155 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 435)  (156 435)  routing T_3_27.lc_trk_g2_6 <X> T_3_27.wire_logic_cluster/lc_1/in_1
 (40 3)  (166 435)  (166 435)  LC_1 Logic Functioning bit
 (41 3)  (167 435)  (167 435)  LC_1 Logic Functioning bit
 (42 3)  (168 435)  (168 435)  LC_1 Logic Functioning bit
 (43 3)  (169 435)  (169 435)  LC_1 Logic Functioning bit
 (47 3)  (173 435)  (173 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (174 435)  (174 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (140 436)  (140 436)  routing T_3_27.lft_op_0 <X> T_3_27.lc_trk_g1_0
 (15 4)  (141 436)  (141 436)  routing T_3_27.lft_op_1 <X> T_3_27.lc_trk_g1_1
 (17 4)  (143 436)  (143 436)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 436)  (144 436)  routing T_3_27.lft_op_1 <X> T_3_27.lc_trk_g1_1
 (21 4)  (147 436)  (147 436)  routing T_3_27.wire_logic_cluster/lc_3/out <X> T_3_27.lc_trk_g1_3
 (22 4)  (148 436)  (148 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (141 437)  (141 437)  routing T_3_27.lft_op_0 <X> T_3_27.lc_trk_g1_0
 (17 5)  (143 437)  (143 437)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (143 438)  (143 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 438)  (144 438)  routing T_3_27.wire_logic_cluster/lc_5/out <X> T_3_27.lc_trk_g1_5
 (22 6)  (148 438)  (148 438)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (150 438)  (150 438)  routing T_3_27.top_op_7 <X> T_3_27.lc_trk_g1_7
 (26 6)  (152 438)  (152 438)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 438)  (153 438)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 438)  (155 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 438)  (158 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 438)  (159 438)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 438)  (160 438)  routing T_3_27.lc_trk_g3_1 <X> T_3_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 438)  (162 438)  LC_3 Logic Functioning bit
 (37 6)  (163 438)  (163 438)  LC_3 Logic Functioning bit
 (38 6)  (164 438)  (164 438)  LC_3 Logic Functioning bit
 (39 6)  (165 438)  (165 438)  LC_3 Logic Functioning bit
 (41 6)  (167 438)  (167 438)  LC_3 Logic Functioning bit
 (43 6)  (169 438)  (169 438)  LC_3 Logic Functioning bit
 (45 6)  (171 438)  (171 438)  LC_3 Logic Functioning bit
 (21 7)  (147 439)  (147 439)  routing T_3_27.top_op_7 <X> T_3_27.lc_trk_g1_7
 (26 7)  (152 439)  (152 439)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 439)  (154 439)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 439)  (155 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 439)  (156 439)  routing T_3_27.lc_trk_g1_3 <X> T_3_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 439)  (162 439)  LC_3 Logic Functioning bit
 (38 7)  (164 439)  (164 439)  LC_3 Logic Functioning bit
 (4 8)  (130 440)  (130 440)  routing T_3_27.sp4_h_l_37 <X> T_3_27.sp4_v_b_6
 (6 8)  (132 440)  (132 440)  routing T_3_27.sp4_h_l_37 <X> T_3_27.sp4_v_b_6
 (17 8)  (143 440)  (143 440)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (144 440)  (144 440)  routing T_3_27.wire_logic_cluster/lc_1/out <X> T_3_27.lc_trk_g2_1
 (22 8)  (148 440)  (148 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (149 440)  (149 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (24 8)  (150 440)  (150 440)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (28 8)  (154 440)  (154 440)  routing T_3_27.lc_trk_g2_1 <X> T_3_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 440)  (155 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 440)  (157 440)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 440)  (158 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 440)  (159 440)  routing T_3_27.lc_trk_g2_5 <X> T_3_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 440)  (162 440)  LC_4 Logic Functioning bit
 (38 8)  (164 440)  (164 440)  LC_4 Logic Functioning bit
 (5 9)  (131 441)  (131 441)  routing T_3_27.sp4_h_l_37 <X> T_3_27.sp4_v_b_6
 (21 9)  (147 441)  (147 441)  routing T_3_27.sp4_h_r_27 <X> T_3_27.lc_trk_g2_3
 (36 9)  (162 441)  (162 441)  LC_4 Logic Functioning bit
 (38 9)  (164 441)  (164 441)  LC_4 Logic Functioning bit
 (15 10)  (141 442)  (141 442)  routing T_3_27.tnl_op_5 <X> T_3_27.lc_trk_g2_5
 (17 10)  (143 442)  (143 442)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (148 442)  (148 442)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (150 442)  (150 442)  routing T_3_27.tnl_op_7 <X> T_3_27.lc_trk_g2_7
 (26 10)  (152 442)  (152 442)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 442)  (153 442)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 442)  (154 442)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 442)  (155 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (157 442)  (157 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 442)  (158 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 442)  (160 442)  routing T_3_27.lc_trk_g1_5 <X> T_3_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 442)  (162 442)  LC_5 Logic Functioning bit
 (38 10)  (164 442)  (164 442)  LC_5 Logic Functioning bit
 (45 10)  (171 442)  (171 442)  LC_5 Logic Functioning bit
 (18 11)  (144 443)  (144 443)  routing T_3_27.tnl_op_5 <X> T_3_27.lc_trk_g2_5
 (21 11)  (147 443)  (147 443)  routing T_3_27.tnl_op_7 <X> T_3_27.lc_trk_g2_7
 (22 11)  (148 443)  (148 443)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (150 443)  (150 443)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g2_6
 (25 11)  (151 443)  (151 443)  routing T_3_27.tnl_op_6 <X> T_3_27.lc_trk_g2_6
 (26 11)  (152 443)  (152 443)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 443)  (154 443)  routing T_3_27.lc_trk_g2_7 <X> T_3_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 443)  (155 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 443)  (156 443)  routing T_3_27.lc_trk_g3_3 <X> T_3_27.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 443)  (162 443)  LC_5 Logic Functioning bit
 (37 11)  (163 443)  (163 443)  LC_5 Logic Functioning bit
 (38 11)  (164 443)  (164 443)  LC_5 Logic Functioning bit
 (39 11)  (165 443)  (165 443)  LC_5 Logic Functioning bit
 (41 11)  (167 443)  (167 443)  LC_5 Logic Functioning bit
 (43 11)  (169 443)  (169 443)  LC_5 Logic Functioning bit
 (15 12)  (141 444)  (141 444)  routing T_3_27.rgt_op_1 <X> T_3_27.lc_trk_g3_1
 (17 12)  (143 444)  (143 444)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 444)  (144 444)  routing T_3_27.rgt_op_1 <X> T_3_27.lc_trk_g3_1
 (21 12)  (147 444)  (147 444)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g3_3
 (22 12)  (148 444)  (148 444)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (150 444)  (150 444)  routing T_3_27.rgt_op_3 <X> T_3_27.lc_trk_g3_3
 (15 14)  (141 446)  (141 446)  routing T_3_27.tnr_op_5 <X> T_3_27.lc_trk_g3_5
 (17 14)  (143 446)  (143 446)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (148 446)  (148 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (152 446)  (152 446)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 446)  (153 446)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 446)  (154 446)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 446)  (155 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 446)  (156 446)  routing T_3_27.lc_trk_g3_5 <X> T_3_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 446)  (157 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 446)  (158 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 446)  (160 446)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 446)  (162 446)  LC_7 Logic Functioning bit
 (37 14)  (163 446)  (163 446)  LC_7 Logic Functioning bit
 (38 14)  (164 446)  (164 446)  LC_7 Logic Functioning bit
 (40 14)  (166 446)  (166 446)  LC_7 Logic Functioning bit
 (41 14)  (167 446)  (167 446)  LC_7 Logic Functioning bit
 (42 14)  (168 446)  (168 446)  LC_7 Logic Functioning bit
 (43 14)  (169 446)  (169 446)  LC_7 Logic Functioning bit
 (22 15)  (148 447)  (148 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (149 447)  (149 447)  routing T_3_27.sp4_v_b_46 <X> T_3_27.lc_trk_g3_6
 (24 15)  (150 447)  (150 447)  routing T_3_27.sp4_v_b_46 <X> T_3_27.lc_trk_g3_6
 (26 15)  (152 447)  (152 447)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 447)  (153 447)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 447)  (154 447)  routing T_3_27.lc_trk_g3_6 <X> T_3_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 447)  (155 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 447)  (157 447)  routing T_3_27.lc_trk_g1_7 <X> T_3_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 447)  (158 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (159 447)  (159 447)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.input_2_7
 (35 15)  (161 447)  (161 447)  routing T_3_27.lc_trk_g2_3 <X> T_3_27.input_2_7
 (37 15)  (163 447)  (163 447)  LC_7 Logic Functioning bit
 (39 15)  (165 447)  (165 447)  LC_7 Logic Functioning bit
 (40 15)  (166 447)  (166 447)  LC_7 Logic Functioning bit
 (41 15)  (167 447)  (167 447)  LC_7 Logic Functioning bit
 (42 15)  (168 447)  (168 447)  LC_7 Logic Functioning bit
 (46 15)  (172 447)  (172 447)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_4_27

 (11 0)  (191 432)  (191 432)  routing T_4_27.sp4_h_r_9 <X> T_4_27.sp4_v_b_2
 (27 0)  (207 432)  (207 432)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 432)  (209 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 432)  (210 432)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 432)  (212 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (216 432)  (216 432)  LC_0 Logic Functioning bit
 (41 0)  (221 432)  (221 432)  LC_0 Logic Functioning bit
 (44 0)  (224 432)  (224 432)  LC_0 Logic Functioning bit
 (26 1)  (206 433)  (206 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 433)  (207 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 433)  (208 433)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 433)  (209 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 433)  (210 433)  routing T_4_27.lc_trk_g1_6 <X> T_4_27.wire_logic_cluster/lc_0/in_1
 (39 1)  (219 433)  (219 433)  LC_0 Logic Functioning bit
 (42 1)  (222 433)  (222 433)  LC_0 Logic Functioning bit
 (50 1)  (230 433)  (230 433)  Carry_In_Mux bit 

 (21 2)  (201 434)  (201 434)  routing T_4_27.lft_op_7 <X> T_4_27.lc_trk_g0_7
 (22 2)  (202 434)  (202 434)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 434)  (204 434)  routing T_4_27.lft_op_7 <X> T_4_27.lc_trk_g0_7
 (26 2)  (206 434)  (206 434)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 434)  (207 434)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 434)  (209 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 434)  (212 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (216 434)  (216 434)  LC_1 Logic Functioning bit
 (41 2)  (221 434)  (221 434)  LC_1 Logic Functioning bit
 (44 2)  (224 434)  (224 434)  LC_1 Logic Functioning bit
 (26 3)  (206 435)  (206 435)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 435)  (209 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 435)  (210 435)  routing T_4_27.lc_trk_g1_3 <X> T_4_27.wire_logic_cluster/lc_1/in_1
 (39 3)  (219 435)  (219 435)  LC_1 Logic Functioning bit
 (42 3)  (222 435)  (222 435)  LC_1 Logic Functioning bit
 (15 4)  (195 436)  (195 436)  routing T_4_27.top_op_1 <X> T_4_27.lc_trk_g1_1
 (17 4)  (197 436)  (197 436)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (201 436)  (201 436)  routing T_4_27.lft_op_3 <X> T_4_27.lc_trk_g1_3
 (22 4)  (202 436)  (202 436)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (204 436)  (204 436)  routing T_4_27.lft_op_3 <X> T_4_27.lc_trk_g1_3
 (27 4)  (207 436)  (207 436)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 436)  (209 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 436)  (210 436)  routing T_4_27.lc_trk_g1_4 <X> T_4_27.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 436)  (212 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (216 436)  (216 436)  LC_2 Logic Functioning bit
 (41 4)  (221 436)  (221 436)  LC_2 Logic Functioning bit
 (44 4)  (224 436)  (224 436)  LC_2 Logic Functioning bit
 (18 5)  (198 437)  (198 437)  routing T_4_27.top_op_1 <X> T_4_27.lc_trk_g1_1
 (22 5)  (202 437)  (202 437)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 437)  (204 437)  routing T_4_27.top_op_2 <X> T_4_27.lc_trk_g1_2
 (25 5)  (205 437)  (205 437)  routing T_4_27.top_op_2 <X> T_4_27.lc_trk_g1_2
 (26 5)  (206 437)  (206 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 437)  (207 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 437)  (208 437)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 437)  (209 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (219 437)  (219 437)  LC_2 Logic Functioning bit
 (42 5)  (222 437)  (222 437)  LC_2 Logic Functioning bit
 (14 6)  (194 438)  (194 438)  routing T_4_27.bnr_op_4 <X> T_4_27.lc_trk_g1_4
 (15 6)  (195 438)  (195 438)  routing T_4_27.lft_op_5 <X> T_4_27.lc_trk_g1_5
 (17 6)  (197 438)  (197 438)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (198 438)  (198 438)  routing T_4_27.lft_op_5 <X> T_4_27.lc_trk_g1_5
 (22 6)  (202 438)  (202 438)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 438)  (204 438)  routing T_4_27.top_op_7 <X> T_4_27.lc_trk_g1_7
 (26 6)  (206 438)  (206 438)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 438)  (207 438)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 438)  (209 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 438)  (210 438)  routing T_4_27.lc_trk_g1_5 <X> T_4_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 438)  (212 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (216 438)  (216 438)  LC_3 Logic Functioning bit
 (41 6)  (221 438)  (221 438)  LC_3 Logic Functioning bit
 (44 6)  (224 438)  (224 438)  LC_3 Logic Functioning bit
 (14 7)  (194 439)  (194 439)  routing T_4_27.bnr_op_4 <X> T_4_27.lc_trk_g1_4
 (17 7)  (197 439)  (197 439)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (201 439)  (201 439)  routing T_4_27.top_op_7 <X> T_4_27.lc_trk_g1_7
 (22 7)  (202 439)  (202 439)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (204 439)  (204 439)  routing T_4_27.top_op_6 <X> T_4_27.lc_trk_g1_6
 (25 7)  (205 439)  (205 439)  routing T_4_27.top_op_6 <X> T_4_27.lc_trk_g1_6
 (26 7)  (206 439)  (206 439)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 439)  (209 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (39 7)  (219 439)  (219 439)  LC_3 Logic Functioning bit
 (42 7)  (222 439)  (222 439)  LC_3 Logic Functioning bit
 (9 8)  (189 440)  (189 440)  routing T_4_27.sp4_v_t_42 <X> T_4_27.sp4_h_r_7
 (32 8)  (212 440)  (212 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (215 440)  (215 440)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_4
 (36 8)  (216 440)  (216 440)  LC_4 Logic Functioning bit
 (41 8)  (221 440)  (221 440)  LC_4 Logic Functioning bit
 (44 8)  (224 440)  (224 440)  LC_4 Logic Functioning bit
 (26 9)  (206 441)  (206 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 441)  (207 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 441)  (208 441)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 441)  (209 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 441)  (212 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (214 441)  (214 441)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_4
 (35 9)  (215 441)  (215 441)  routing T_4_27.lc_trk_g1_7 <X> T_4_27.input_2_4
 (39 9)  (219 441)  (219 441)  LC_4 Logic Functioning bit
 (42 9)  (222 441)  (222 441)  LC_4 Logic Functioning bit
 (26 10)  (206 442)  (206 442)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 442)  (207 442)  routing T_4_27.lc_trk_g1_1 <X> T_4_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 442)  (209 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 442)  (212 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (216 442)  (216 442)  LC_5 Logic Functioning bit
 (41 10)  (221 442)  (221 442)  LC_5 Logic Functioning bit
 (44 10)  (224 442)  (224 442)  LC_5 Logic Functioning bit
 (26 11)  (206 443)  (206 443)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 443)  (209 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (39 11)  (219 443)  (219 443)  LC_5 Logic Functioning bit
 (42 11)  (222 443)  (222 443)  LC_5 Logic Functioning bit
 (22 12)  (202 444)  (202 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 444)  (203 444)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (24 12)  (204 444)  (204 444)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (27 12)  (207 444)  (207 444)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 444)  (209 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 444)  (212 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (216 444)  (216 444)  LC_6 Logic Functioning bit
 (41 12)  (221 444)  (221 444)  LC_6 Logic Functioning bit
 (44 12)  (224 444)  (224 444)  LC_6 Logic Functioning bit
 (21 13)  (201 445)  (201 445)  routing T_4_27.sp4_h_r_27 <X> T_4_27.lc_trk_g3_3
 (26 13)  (206 445)  (206 445)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 445)  (207 445)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 445)  (208 445)  routing T_4_27.lc_trk_g3_3 <X> T_4_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 445)  (209 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 445)  (210 445)  routing T_4_27.lc_trk_g1_2 <X> T_4_27.wire_logic_cluster/lc_6/in_1
 (39 13)  (219 445)  (219 445)  LC_6 Logic Functioning bit
 (42 13)  (222 445)  (222 445)  LC_6 Logic Functioning bit
 (15 14)  (195 446)  (195 446)  routing T_4_27.rgt_op_5 <X> T_4_27.lc_trk_g3_5
 (17 14)  (197 446)  (197 446)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (198 446)  (198 446)  routing T_4_27.rgt_op_5 <X> T_4_27.lc_trk_g3_5
 (26 14)  (206 446)  (206 446)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 446)  (207 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 446)  (208 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 446)  (209 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 446)  (210 446)  routing T_4_27.lc_trk_g3_5 <X> T_4_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 446)  (212 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (216 446)  (216 446)  LC_7 Logic Functioning bit
 (41 14)  (221 446)  (221 446)  LC_7 Logic Functioning bit
 (26 15)  (206 447)  (206 447)  routing T_4_27.lc_trk_g0_7 <X> T_4_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 447)  (209 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (39 15)  (219 447)  (219 447)  LC_7 Logic Functioning bit
 (42 15)  (222 447)  (222 447)  LC_7 Logic Functioning bit


LogicTile_5_27

 (3 0)  (237 432)  (237 432)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (3 1)  (237 433)  (237 433)  routing T_5_27.sp12_h_r_0 <X> T_5_27.sp12_v_b_0
 (22 1)  (256 433)  (256 433)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 433)  (258 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (25 1)  (259 433)  (259 433)  routing T_5_27.top_op_2 <X> T_5_27.lc_trk_g0_2
 (0 2)  (234 434)  (234 434)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (2 2)  (236 434)  (236 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 434)  (248 434)  routing T_5_27.sp4_v_t_1 <X> T_5_27.lc_trk_g0_4
 (26 2)  (260 434)  (260 434)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 434)  (263 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 434)  (264 434)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 434)  (266 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (269 434)  (269 434)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_1
 (36 2)  (270 434)  (270 434)  LC_1 Logic Functioning bit
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (38 2)  (272 434)  (272 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (41 2)  (275 434)  (275 434)  LC_1 Logic Functioning bit
 (42 2)  (276 434)  (276 434)  LC_1 Logic Functioning bit
 (43 2)  (277 434)  (277 434)  LC_1 Logic Functioning bit
 (0 3)  (234 435)  (234 435)  routing T_5_27.glb_netwk_3 <X> T_5_27.wire_logic_cluster/lc_7/clk
 (14 3)  (248 435)  (248 435)  routing T_5_27.sp4_v_t_1 <X> T_5_27.lc_trk_g0_4
 (16 3)  (250 435)  (250 435)  routing T_5_27.sp4_v_t_1 <X> T_5_27.lc_trk_g0_4
 (17 3)  (251 435)  (251 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 435)  (265 435)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 435)  (266 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (268 435)  (268 435)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_1
 (35 3)  (269 435)  (269 435)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_1
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (37 3)  (271 435)  (271 435)  LC_1 Logic Functioning bit
 (38 3)  (272 435)  (272 435)  LC_1 Logic Functioning bit
 (39 3)  (273 435)  (273 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (5 4)  (239 436)  (239 436)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_h_r_3
 (14 4)  (248 436)  (248 436)  routing T_5_27.bnr_op_0 <X> T_5_27.lc_trk_g1_0
 (4 5)  (238 437)  (238 437)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_h_r_3
 (14 5)  (248 437)  (248 437)  routing T_5_27.bnr_op_0 <X> T_5_27.lc_trk_g1_0
 (17 5)  (251 437)  (251 437)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (5 6)  (239 438)  (239 438)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (21 6)  (255 438)  (255 438)  routing T_5_27.lft_op_7 <X> T_5_27.lc_trk_g1_7
 (22 6)  (256 438)  (256 438)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (258 438)  (258 438)  routing T_5_27.lft_op_7 <X> T_5_27.lc_trk_g1_7
 (26 6)  (260 438)  (260 438)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 438)  (263 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 438)  (264 438)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 438)  (266 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 438)  (269 438)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_3
 (40 6)  (274 438)  (274 438)  LC_3 Logic Functioning bit
 (41 6)  (275 438)  (275 438)  LC_3 Logic Functioning bit
 (4 7)  (238 439)  (238 439)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (6 7)  (240 439)  (240 439)  routing T_5_27.sp4_v_t_44 <X> T_5_27.sp4_h_l_38
 (15 7)  (249 439)  (249 439)  routing T_5_27.sp4_v_t_9 <X> T_5_27.lc_trk_g1_4
 (16 7)  (250 439)  (250 439)  routing T_5_27.sp4_v_t_9 <X> T_5_27.lc_trk_g1_4
 (17 7)  (251 439)  (251 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (256 439)  (256 439)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (258 439)  (258 439)  routing T_5_27.top_op_6 <X> T_5_27.lc_trk_g1_6
 (25 7)  (259 439)  (259 439)  routing T_5_27.top_op_6 <X> T_5_27.lc_trk_g1_6
 (28 7)  (262 439)  (262 439)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 439)  (263 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 439)  (265 439)  routing T_5_27.lc_trk_g0_2 <X> T_5_27.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 439)  (266 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (268 439)  (268 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_3
 (35 7)  (269 439)  (269 439)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.input_2_3
 (37 7)  (271 439)  (271 439)  LC_3 Logic Functioning bit
 (40 7)  (274 439)  (274 439)  LC_3 Logic Functioning bit
 (41 7)  (275 439)  (275 439)  LC_3 Logic Functioning bit
 (2 8)  (236 440)  (236 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (238 440)  (238 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (6 8)  (240 440)  (240 440)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (26 8)  (260 440)  (260 440)  routing T_5_27.lc_trk_g0_4 <X> T_5_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 440)  (261 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 440)  (262 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 440)  (263 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 440)  (264 440)  routing T_5_27.lc_trk_g3_4 <X> T_5_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 440)  (265 440)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 440)  (266 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 440)  (268 440)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 440)  (271 440)  LC_4 Logic Functioning bit
 (38 8)  (272 440)  (272 440)  LC_4 Logic Functioning bit
 (41 8)  (275 440)  (275 440)  LC_4 Logic Functioning bit
 (45 8)  (279 440)  (279 440)  LC_4 Logic Functioning bit
 (46 8)  (280 440)  (280 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (281 440)  (281 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (282 440)  (282 440)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (284 440)  (284 440)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (286 440)  (286 440)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (239 441)  (239 441)  routing T_5_27.sp4_h_l_37 <X> T_5_27.sp4_v_b_6
 (29 9)  (263 441)  (263 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 441)  (265 441)  routing T_5_27.lc_trk_g1_6 <X> T_5_27.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 441)  (270 441)  LC_4 Logic Functioning bit
 (38 9)  (272 441)  (272 441)  LC_4 Logic Functioning bit
 (41 9)  (275 441)  (275 441)  LC_4 Logic Functioning bit
 (47 9)  (281 441)  (281 441)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (282 441)  (282 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (248 442)  (248 442)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g2_4
 (15 10)  (249 442)  (249 442)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g2_5
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (260 442)  (260 442)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 442)  (261 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 442)  (262 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 442)  (263 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 442)  (264 442)  routing T_5_27.lc_trk_g3_5 <X> T_5_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 442)  (265 442)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 442)  (266 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 442)  (268 442)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 442)  (270 442)  LC_5 Logic Functioning bit
 (37 10)  (271 442)  (271 442)  LC_5 Logic Functioning bit
 (38 10)  (272 442)  (272 442)  LC_5 Logic Functioning bit
 (39 10)  (273 442)  (273 442)  LC_5 Logic Functioning bit
 (41 10)  (275 442)  (275 442)  LC_5 Logic Functioning bit
 (43 10)  (277 442)  (277 442)  LC_5 Logic Functioning bit
 (45 10)  (279 442)  (279 442)  LC_5 Logic Functioning bit
 (17 11)  (251 443)  (251 443)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (252 443)  (252 443)  routing T_5_27.tnl_op_5 <X> T_5_27.lc_trk_g2_5
 (27 11)  (261 443)  (261 443)  routing T_5_27.lc_trk_g1_4 <X> T_5_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 443)  (263 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 443)  (265 443)  routing T_5_27.lc_trk_g1_7 <X> T_5_27.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 443)  (270 443)  LC_5 Logic Functioning bit
 (38 11)  (272 443)  (272 443)  LC_5 Logic Functioning bit
 (26 12)  (260 444)  (260 444)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 444)  (261 444)  routing T_5_27.lc_trk_g1_0 <X> T_5_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 444)  (263 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 444)  (265 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 444)  (266 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 444)  (267 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 444)  (268 444)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 444)  (270 444)  LC_6 Logic Functioning bit
 (37 12)  (271 444)  (271 444)  LC_6 Logic Functioning bit
 (38 12)  (272 444)  (272 444)  LC_6 Logic Functioning bit
 (39 12)  (273 444)  (273 444)  LC_6 Logic Functioning bit
 (41 12)  (275 444)  (275 444)  LC_6 Logic Functioning bit
 (43 12)  (277 444)  (277 444)  LC_6 Logic Functioning bit
 (45 12)  (279 444)  (279 444)  LC_6 Logic Functioning bit
 (47 12)  (281 444)  (281 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (262 445)  (262 445)  routing T_5_27.lc_trk_g2_4 <X> T_5_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 445)  (263 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 445)  (265 445)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 445)  (270 445)  LC_6 Logic Functioning bit
 (38 13)  (272 445)  (272 445)  LC_6 Logic Functioning bit
 (47 13)  (281 445)  (281 445)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (248 446)  (248 446)  routing T_5_27.wire_logic_cluster/lc_4/out <X> T_5_27.lc_trk_g3_4
 (17 14)  (251 446)  (251 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (252 446)  (252 446)  routing T_5_27.wire_logic_cluster/lc_5/out <X> T_5_27.lc_trk_g3_5
 (25 14)  (259 446)  (259 446)  routing T_5_27.wire_logic_cluster/lc_6/out <X> T_5_27.lc_trk_g3_6
 (17 15)  (251 447)  (251 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_27

 (15 0)  (303 432)  (303 432)  routing T_6_27.lft_op_1 <X> T_6_27.lc_trk_g0_1
 (17 0)  (305 432)  (305 432)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (306 432)  (306 432)  routing T_6_27.lft_op_1 <X> T_6_27.lc_trk_g0_1
 (0 2)  (288 434)  (288 434)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (2 2)  (290 434)  (290 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (302 434)  (302 434)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g0_4
 (15 2)  (303 434)  (303 434)  routing T_6_27.top_op_5 <X> T_6_27.lc_trk_g0_5
 (17 2)  (305 434)  (305 434)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (288 435)  (288 435)  routing T_6_27.glb_netwk_3 <X> T_6_27.wire_logic_cluster/lc_7/clk
 (15 3)  (303 435)  (303 435)  routing T_6_27.lft_op_4 <X> T_6_27.lc_trk_g0_4
 (17 3)  (305 435)  (305 435)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (306 435)  (306 435)  routing T_6_27.top_op_5 <X> T_6_27.lc_trk_g0_5
 (13 4)  (301 436)  (301 436)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (21 4)  (309 436)  (309 436)  routing T_6_27.wire_logic_cluster/lc_3/out <X> T_6_27.lc_trk_g1_3
 (22 4)  (310 436)  (310 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 436)  (314 436)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 436)  (315 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 436)  (316 436)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 436)  (317 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 436)  (319 436)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 436)  (320 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 436)  (322 436)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 436)  (324 436)  LC_2 Logic Functioning bit
 (38 4)  (326 436)  (326 436)  LC_2 Logic Functioning bit
 (45 4)  (333 436)  (333 436)  LC_2 Logic Functioning bit
 (48 4)  (336 436)  (336 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (341 436)  (341 436)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (300 437)  (300 437)  routing T_6_27.sp4_h_l_40 <X> T_6_27.sp4_v_b_5
 (29 5)  (317 437)  (317 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 437)  (318 437)  routing T_6_27.lc_trk_g3_2 <X> T_6_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 437)  (319 437)  routing T_6_27.lc_trk_g1_6 <X> T_6_27.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 437)  (324 437)  LC_2 Logic Functioning bit
 (37 5)  (325 437)  (325 437)  LC_2 Logic Functioning bit
 (38 5)  (326 437)  (326 437)  LC_2 Logic Functioning bit
 (39 5)  (327 437)  (327 437)  LC_2 Logic Functioning bit
 (41 5)  (329 437)  (329 437)  LC_2 Logic Functioning bit
 (43 5)  (331 437)  (331 437)  LC_2 Logic Functioning bit
 (14 6)  (302 438)  (302 438)  routing T_6_27.wire_logic_cluster/lc_4/out <X> T_6_27.lc_trk_g1_4
 (15 6)  (303 438)  (303 438)  routing T_6_27.top_op_5 <X> T_6_27.lc_trk_g1_5
 (17 6)  (305 438)  (305 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (309 438)  (309 438)  routing T_6_27.wire_logic_cluster/lc_7/out <X> T_6_27.lc_trk_g1_7
 (22 6)  (310 438)  (310 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 438)  (313 438)  routing T_6_27.sp4_h_r_14 <X> T_6_27.lc_trk_g1_6
 (26 6)  (314 438)  (314 438)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 438)  (317 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 438)  (318 438)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 438)  (320 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 438)  (322 438)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 438)  (324 438)  LC_3 Logic Functioning bit
 (37 6)  (325 438)  (325 438)  LC_3 Logic Functioning bit
 (38 6)  (326 438)  (326 438)  LC_3 Logic Functioning bit
 (39 6)  (327 438)  (327 438)  LC_3 Logic Functioning bit
 (41 6)  (329 438)  (329 438)  LC_3 Logic Functioning bit
 (43 6)  (331 438)  (331 438)  LC_3 Logic Functioning bit
 (45 6)  (333 438)  (333 438)  LC_3 Logic Functioning bit
 (17 7)  (305 439)  (305 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 439)  (306 439)  routing T_6_27.top_op_5 <X> T_6_27.lc_trk_g1_5
 (22 7)  (310 439)  (310 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (311 439)  (311 439)  routing T_6_27.sp4_h_r_14 <X> T_6_27.lc_trk_g1_6
 (24 7)  (312 439)  (312 439)  routing T_6_27.sp4_h_r_14 <X> T_6_27.lc_trk_g1_6
 (27 7)  (315 439)  (315 439)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 439)  (317 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 439)  (319 439)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (325 439)  (325 439)  LC_3 Logic Functioning bit
 (39 7)  (327 439)  (327 439)  LC_3 Logic Functioning bit
 (52 7)  (340 439)  (340 439)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 8)  (303 440)  (303 440)  routing T_6_27.sp4_h_r_33 <X> T_6_27.lc_trk_g2_1
 (16 8)  (304 440)  (304 440)  routing T_6_27.sp4_h_r_33 <X> T_6_27.lc_trk_g2_1
 (17 8)  (305 440)  (305 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 440)  (306 440)  routing T_6_27.sp4_h_r_33 <X> T_6_27.lc_trk_g2_1
 (26 8)  (314 440)  (314 440)  routing T_6_27.lc_trk_g0_4 <X> T_6_27.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 440)  (316 440)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 440)  (317 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 440)  (318 440)  routing T_6_27.lc_trk_g2_5 <X> T_6_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 440)  (319 440)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 440)  (320 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 440)  (322 440)  routing T_6_27.lc_trk_g1_4 <X> T_6_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 440)  (324 440)  LC_4 Logic Functioning bit
 (37 8)  (325 440)  (325 440)  LC_4 Logic Functioning bit
 (38 8)  (326 440)  (326 440)  LC_4 Logic Functioning bit
 (39 8)  (327 440)  (327 440)  LC_4 Logic Functioning bit
 (41 8)  (329 440)  (329 440)  LC_4 Logic Functioning bit
 (43 8)  (331 440)  (331 440)  LC_4 Logic Functioning bit
 (45 8)  (333 440)  (333 440)  LC_4 Logic Functioning bit
 (22 9)  (310 441)  (310 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (312 441)  (312 441)  routing T_6_27.tnl_op_2 <X> T_6_27.lc_trk_g2_2
 (25 9)  (313 441)  (313 441)  routing T_6_27.tnl_op_2 <X> T_6_27.lc_trk_g2_2
 (29 9)  (317 441)  (317 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 441)  (324 441)  LC_4 Logic Functioning bit
 (38 9)  (326 441)  (326 441)  LC_4 Logic Functioning bit
 (52 9)  (340 441)  (340 441)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (305 442)  (305 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (313 442)  (313 442)  routing T_6_27.wire_logic_cluster/lc_6/out <X> T_6_27.lc_trk_g2_6
 (26 10)  (314 442)  (314 442)  routing T_6_27.lc_trk_g0_5 <X> T_6_27.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 442)  (316 442)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 442)  (317 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 442)  (319 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 442)  (320 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 442)  (321 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 442)  (322 442)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 442)  (323 442)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_5
 (36 10)  (324 442)  (324 442)  LC_5 Logic Functioning bit
 (37 10)  (325 442)  (325 442)  LC_5 Logic Functioning bit
 (38 10)  (326 442)  (326 442)  LC_5 Logic Functioning bit
 (41 10)  (329 442)  (329 442)  LC_5 Logic Functioning bit
 (42 10)  (330 442)  (330 442)  LC_5 Logic Functioning bit
 (22 11)  (310 443)  (310 443)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (317 443)  (317 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 443)  (318 443)  routing T_6_27.lc_trk_g2_2 <X> T_6_27.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 443)  (319 443)  routing T_6_27.lc_trk_g3_7 <X> T_6_27.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 443)  (320 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 443)  (321 443)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_5
 (34 11)  (322 443)  (322 443)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_5
 (35 11)  (323 443)  (323 443)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.input_2_5
 (36 11)  (324 443)  (324 443)  LC_5 Logic Functioning bit
 (38 11)  (326 443)  (326 443)  LC_5 Logic Functioning bit
 (41 11)  (329 443)  (329 443)  LC_5 Logic Functioning bit
 (42 11)  (330 443)  (330 443)  LC_5 Logic Functioning bit
 (4 12)  (292 444)  (292 444)  routing T_6_27.sp4_h_l_44 <X> T_6_27.sp4_v_b_9
 (25 12)  (313 444)  (313 444)  routing T_6_27.wire_logic_cluster/lc_2/out <X> T_6_27.lc_trk_g3_2
 (26 12)  (314 444)  (314 444)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 444)  (317 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 444)  (319 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 444)  (320 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 444)  (321 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 444)  (322 444)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 444)  (323 444)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.input_2_6
 (36 12)  (324 444)  (324 444)  LC_6 Logic Functioning bit
 (38 12)  (326 444)  (326 444)  LC_6 Logic Functioning bit
 (39 12)  (327 444)  (327 444)  LC_6 Logic Functioning bit
 (41 12)  (329 444)  (329 444)  LC_6 Logic Functioning bit
 (43 12)  (331 444)  (331 444)  LC_6 Logic Functioning bit
 (45 12)  (333 444)  (333 444)  LC_6 Logic Functioning bit
 (51 12)  (339 444)  (339 444)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (293 445)  (293 445)  routing T_6_27.sp4_h_l_44 <X> T_6_27.sp4_v_b_9
 (22 13)  (310 445)  (310 445)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 445)  (314 445)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 445)  (316 445)  routing T_6_27.lc_trk_g2_6 <X> T_6_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 445)  (317 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 445)  (319 445)  routing T_6_27.lc_trk_g3_6 <X> T_6_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 445)  (320 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (322 445)  (322 445)  routing T_6_27.lc_trk_g1_5 <X> T_6_27.input_2_6
 (53 13)  (341 445)  (341 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (310 446)  (310 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (311 446)  (311 446)  routing T_6_27.sp4_h_r_31 <X> T_6_27.lc_trk_g3_7
 (24 14)  (312 446)  (312 446)  routing T_6_27.sp4_h_r_31 <X> T_6_27.lc_trk_g3_7
 (27 14)  (315 446)  (315 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 446)  (317 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 446)  (318 446)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 446)  (320 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 446)  (322 446)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 446)  (324 446)  LC_7 Logic Functioning bit
 (38 14)  (326 446)  (326 446)  LC_7 Logic Functioning bit
 (45 14)  (333 446)  (333 446)  LC_7 Logic Functioning bit
 (21 15)  (309 447)  (309 447)  routing T_6_27.sp4_h_r_31 <X> T_6_27.lc_trk_g3_7
 (22 15)  (310 447)  (310 447)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (312 447)  (312 447)  routing T_6_27.tnl_op_6 <X> T_6_27.lc_trk_g3_6
 (25 15)  (313 447)  (313 447)  routing T_6_27.tnl_op_6 <X> T_6_27.lc_trk_g3_6
 (28 15)  (316 447)  (316 447)  routing T_6_27.lc_trk_g2_1 <X> T_6_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 447)  (317 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 447)  (318 447)  routing T_6_27.lc_trk_g1_7 <X> T_6_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 447)  (319 447)  routing T_6_27.lc_trk_g1_3 <X> T_6_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 447)  (324 447)  LC_7 Logic Functioning bit
 (37 15)  (325 447)  (325 447)  LC_7 Logic Functioning bit
 (38 15)  (326 447)  (326 447)  LC_7 Logic Functioning bit
 (39 15)  (327 447)  (327 447)  LC_7 Logic Functioning bit
 (41 15)  (329 447)  (329 447)  LC_7 Logic Functioning bit
 (43 15)  (331 447)  (331 447)  LC_7 Logic Functioning bit
 (48 15)  (336 447)  (336 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_27

 (4 0)  (346 432)  (346 432)  routing T_7_27.sp4_h_l_37 <X> T_7_27.sp4_v_b_0
 (32 0)  (374 432)  (374 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 432)  (376 432)  routing T_7_27.lc_trk_g1_0 <X> T_7_27.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 432)  (379 432)  LC_0 Logic Functioning bit
 (38 0)  (380 432)  (380 432)  LC_0 Logic Functioning bit
 (39 0)  (381 432)  (381 432)  LC_0 Logic Functioning bit
 (43 0)  (385 432)  (385 432)  LC_0 Logic Functioning bit
 (45 0)  (387 432)  (387 432)  LC_0 Logic Functioning bit
 (5 1)  (347 433)  (347 433)  routing T_7_27.sp4_h_l_37 <X> T_7_27.sp4_v_b_0
 (27 1)  (369 433)  (369 433)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 433)  (371 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 433)  (374 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (375 433)  (375 433)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.input_2_0
 (34 1)  (376 433)  (376 433)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.input_2_0
 (36 1)  (378 433)  (378 433)  LC_0 Logic Functioning bit
 (38 1)  (380 433)  (380 433)  LC_0 Logic Functioning bit
 (39 1)  (381 433)  (381 433)  LC_0 Logic Functioning bit
 (42 1)  (384 433)  (384 433)  LC_0 Logic Functioning bit
 (47 1)  (389 433)  (389 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 433)  (390 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 434)  (342 434)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (2 2)  (344 434)  (344 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (369 434)  (369 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 434)  (370 434)  routing T_7_27.lc_trk_g3_1 <X> T_7_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 434)  (371 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 434)  (374 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 434)  (376 434)  routing T_7_27.lc_trk_g1_1 <X> T_7_27.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 434)  (379 434)  LC_1 Logic Functioning bit
 (39 2)  (381 434)  (381 434)  LC_1 Logic Functioning bit
 (41 2)  (383 434)  (383 434)  LC_1 Logic Functioning bit
 (43 2)  (385 434)  (385 434)  LC_1 Logic Functioning bit
 (45 2)  (387 434)  (387 434)  LC_1 Logic Functioning bit
 (47 2)  (389 434)  (389 434)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (342 435)  (342 435)  routing T_7_27.glb_netwk_3 <X> T_7_27.wire_logic_cluster/lc_7/clk
 (37 3)  (379 435)  (379 435)  LC_1 Logic Functioning bit
 (39 3)  (381 435)  (381 435)  LC_1 Logic Functioning bit
 (41 3)  (383 435)  (383 435)  LC_1 Logic Functioning bit
 (43 3)  (385 435)  (385 435)  LC_1 Logic Functioning bit
 (47 3)  (389 435)  (389 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (343 436)  (343 436)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 436)  (356 436)  routing T_7_27.wire_logic_cluster/lc_0/out <X> T_7_27.lc_trk_g1_0
 (15 4)  (357 436)  (357 436)  routing T_7_27.sp4_h_r_1 <X> T_7_27.lc_trk_g1_1
 (16 4)  (358 436)  (358 436)  routing T_7_27.sp4_h_r_1 <X> T_7_27.lc_trk_g1_1
 (17 4)  (359 436)  (359 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (363 436)  (363 436)  routing T_7_27.sp4_h_r_11 <X> T_7_27.lc_trk_g1_3
 (22 4)  (364 436)  (364 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (365 436)  (365 436)  routing T_7_27.sp4_h_r_11 <X> T_7_27.lc_trk_g1_3
 (24 4)  (366 436)  (366 436)  routing T_7_27.sp4_h_r_11 <X> T_7_27.lc_trk_g1_3
 (0 5)  (342 437)  (342 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (1 5)  (343 437)  (343 437)  routing T_7_27.lc_trk_g1_3 <X> T_7_27.wire_logic_cluster/lc_7/cen
 (17 5)  (359 437)  (359 437)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 437)  (360 437)  routing T_7_27.sp4_h_r_1 <X> T_7_27.lc_trk_g1_1
 (15 6)  (357 438)  (357 438)  routing T_7_27.bot_op_5 <X> T_7_27.lc_trk_g1_5
 (17 6)  (359 438)  (359 438)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (12 12)  (354 444)  (354 444)  routing T_7_27.sp4_v_b_5 <X> T_7_27.sp4_h_r_11
 (17 12)  (359 444)  (359 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 444)  (360 444)  routing T_7_27.wire_logic_cluster/lc_1/out <X> T_7_27.lc_trk_g3_1
 (11 13)  (353 445)  (353 445)  routing T_7_27.sp4_v_b_5 <X> T_7_27.sp4_h_r_11
 (13 13)  (355 445)  (355 445)  routing T_7_27.sp4_v_b_5 <X> T_7_27.sp4_h_r_11
 (1 14)  (343 446)  (343 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 447)  (342 447)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 447)  (343 447)  routing T_7_27.lc_trk_g1_5 <X> T_7_27.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_27

 (5 0)  (401 432)  (401 432)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_h_r_0
 (4 1)  (400 433)  (400 433)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_h_r_0
 (4 4)  (400 436)  (400 436)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_v_b_3
 (6 4)  (402 436)  (402 436)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_v_b_3
 (9 4)  (405 436)  (405 436)  routing T_8_27.sp4_v_t_41 <X> T_8_27.sp4_h_r_4
 (5 5)  (401 437)  (401 437)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_v_b_3
 (3 9)  (399 441)  (399 441)  routing T_8_27.sp12_h_l_22 <X> T_8_27.sp12_v_b_1
 (4 12)  (400 444)  (400 444)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_v_b_9
 (5 13)  (401 445)  (401 445)  routing T_8_27.sp4_h_l_44 <X> T_8_27.sp4_v_b_9
 (9 13)  (405 445)  (405 445)  routing T_8_27.sp4_v_t_47 <X> T_8_27.sp4_v_b_10


LogicTile_9_27

 (22 0)  (460 432)  (460 432)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 432)  (462 432)  routing T_9_27.top_op_3 <X> T_9_27.lc_trk_g0_3
 (27 0)  (465 432)  (465 432)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 432)  (467 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 432)  (470 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 432)  (474 432)  LC_0 Logic Functioning bit
 (39 0)  (477 432)  (477 432)  LC_0 Logic Functioning bit
 (41 0)  (479 432)  (479 432)  LC_0 Logic Functioning bit
 (42 0)  (480 432)  (480 432)  LC_0 Logic Functioning bit
 (44 0)  (482 432)  (482 432)  LC_0 Logic Functioning bit
 (46 0)  (484 432)  (484 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (441 433)  (441 433)  routing T_9_27.sp12_h_l_23 <X> T_9_27.sp12_v_b_0
 (14 1)  (452 433)  (452 433)  routing T_9_27.sp4_h_r_0 <X> T_9_27.lc_trk_g0_0
 (15 1)  (453 433)  (453 433)  routing T_9_27.sp4_h_r_0 <X> T_9_27.lc_trk_g0_0
 (16 1)  (454 433)  (454 433)  routing T_9_27.sp4_h_r_0 <X> T_9_27.lc_trk_g0_0
 (17 1)  (455 433)  (455 433)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (459 433)  (459 433)  routing T_9_27.top_op_3 <X> T_9_27.lc_trk_g0_3
 (30 1)  (468 433)  (468 433)  routing T_9_27.lc_trk_g1_2 <X> T_9_27.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 433)  (474 433)  LC_0 Logic Functioning bit
 (39 1)  (477 433)  (477 433)  LC_0 Logic Functioning bit
 (41 1)  (479 433)  (479 433)  LC_0 Logic Functioning bit
 (42 1)  (480 433)  (480 433)  LC_0 Logic Functioning bit
 (50 1)  (488 433)  (488 433)  Carry_In_Mux bit 

 (25 2)  (463 434)  (463 434)  routing T_9_27.sp4_v_t_3 <X> T_9_27.lc_trk_g0_6
 (29 2)  (467 434)  (467 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 434)  (468 434)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 434)  (470 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 434)  (474 434)  LC_1 Logic Functioning bit
 (39 2)  (477 434)  (477 434)  LC_1 Logic Functioning bit
 (41 2)  (479 434)  (479 434)  LC_1 Logic Functioning bit
 (42 2)  (480 434)  (480 434)  LC_1 Logic Functioning bit
 (44 2)  (482 434)  (482 434)  LC_1 Logic Functioning bit
 (14 3)  (452 435)  (452 435)  routing T_9_27.top_op_4 <X> T_9_27.lc_trk_g0_4
 (15 3)  (453 435)  (453 435)  routing T_9_27.top_op_4 <X> T_9_27.lc_trk_g0_4
 (17 3)  (455 435)  (455 435)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (460 435)  (460 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 435)  (461 435)  routing T_9_27.sp4_v_t_3 <X> T_9_27.lc_trk_g0_6
 (25 3)  (463 435)  (463 435)  routing T_9_27.sp4_v_t_3 <X> T_9_27.lc_trk_g0_6
 (30 3)  (468 435)  (468 435)  routing T_9_27.lc_trk_g0_6 <X> T_9_27.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 435)  (474 435)  LC_1 Logic Functioning bit
 (39 3)  (477 435)  (477 435)  LC_1 Logic Functioning bit
 (41 3)  (479 435)  (479 435)  LC_1 Logic Functioning bit
 (42 3)  (480 435)  (480 435)  LC_1 Logic Functioning bit
 (48 3)  (486 435)  (486 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (464 436)  (464 436)  routing T_9_27.lc_trk_g0_4 <X> T_9_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 436)  (467 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 436)  (470 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 436)  (474 436)  LC_2 Logic Functioning bit
 (41 4)  (479 436)  (479 436)  LC_2 Logic Functioning bit
 (44 4)  (482 436)  (482 436)  LC_2 Logic Functioning bit
 (22 5)  (460 437)  (460 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 437)  (461 437)  routing T_9_27.sp4_h_r_2 <X> T_9_27.lc_trk_g1_2
 (24 5)  (462 437)  (462 437)  routing T_9_27.sp4_h_r_2 <X> T_9_27.lc_trk_g1_2
 (25 5)  (463 437)  (463 437)  routing T_9_27.sp4_h_r_2 <X> T_9_27.lc_trk_g1_2
 (29 5)  (467 437)  (467 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 437)  (468 437)  routing T_9_27.lc_trk_g0_3 <X> T_9_27.wire_logic_cluster/lc_2/in_1
 (39 5)  (477 437)  (477 437)  LC_2 Logic Functioning bit
 (42 5)  (480 437)  (480 437)  LC_2 Logic Functioning bit
 (15 6)  (453 438)  (453 438)  routing T_9_27.top_op_5 <X> T_9_27.lc_trk_g1_5
 (17 6)  (455 438)  (455 438)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (467 438)  (467 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 438)  (470 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 438)  (474 438)  LC_3 Logic Functioning bit
 (39 6)  (477 438)  (477 438)  LC_3 Logic Functioning bit
 (41 6)  (479 438)  (479 438)  LC_3 Logic Functioning bit
 (42 6)  (480 438)  (480 438)  LC_3 Logic Functioning bit
 (44 6)  (482 438)  (482 438)  LC_3 Logic Functioning bit
 (46 6)  (484 438)  (484 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (452 439)  (452 439)  routing T_9_27.top_op_4 <X> T_9_27.lc_trk_g1_4
 (15 7)  (453 439)  (453 439)  routing T_9_27.top_op_4 <X> T_9_27.lc_trk_g1_4
 (17 7)  (455 439)  (455 439)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (456 439)  (456 439)  routing T_9_27.top_op_5 <X> T_9_27.lc_trk_g1_5
 (36 7)  (474 439)  (474 439)  LC_3 Logic Functioning bit
 (39 7)  (477 439)  (477 439)  LC_3 Logic Functioning bit
 (41 7)  (479 439)  (479 439)  LC_3 Logic Functioning bit
 (42 7)  (480 439)  (480 439)  LC_3 Logic Functioning bit
 (13 8)  (451 440)  (451 440)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_b_8
 (22 8)  (460 440)  (460 440)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 440)  (462 440)  routing T_9_27.tnr_op_3 <X> T_9_27.lc_trk_g2_3
 (27 8)  (465 440)  (465 440)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 440)  (466 440)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 440)  (467 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 440)  (468 440)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 440)  (470 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 440)  (474 440)  LC_4 Logic Functioning bit
 (39 8)  (477 440)  (477 440)  LC_4 Logic Functioning bit
 (41 8)  (479 440)  (479 440)  LC_4 Logic Functioning bit
 (42 8)  (480 440)  (480 440)  LC_4 Logic Functioning bit
 (44 8)  (482 440)  (482 440)  LC_4 Logic Functioning bit
 (12 9)  (450 441)  (450 441)  routing T_9_27.sp4_h_l_45 <X> T_9_27.sp4_v_b_8
 (30 9)  (468 441)  (468 441)  routing T_9_27.lc_trk_g3_6 <X> T_9_27.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 441)  (474 441)  LC_4 Logic Functioning bit
 (39 9)  (477 441)  (477 441)  LC_4 Logic Functioning bit
 (41 9)  (479 441)  (479 441)  LC_4 Logic Functioning bit
 (42 9)  (480 441)  (480 441)  LC_4 Logic Functioning bit
 (53 9)  (491 441)  (491 441)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 442)  (452 442)  routing T_9_27.rgt_op_4 <X> T_9_27.lc_trk_g2_4
 (15 10)  (453 442)  (453 442)  routing T_9_27.rgt_op_5 <X> T_9_27.lc_trk_g2_5
 (17 10)  (455 442)  (455 442)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 442)  (456 442)  routing T_9_27.rgt_op_5 <X> T_9_27.lc_trk_g2_5
 (28 10)  (466 442)  (466 442)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 442)  (467 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 442)  (468 442)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 442)  (470 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 442)  (474 442)  LC_5 Logic Functioning bit
 (41 10)  (479 442)  (479 442)  LC_5 Logic Functioning bit
 (44 10)  (482 442)  (482 442)  LC_5 Logic Functioning bit
 (46 10)  (484 442)  (484 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (453 443)  (453 443)  routing T_9_27.rgt_op_4 <X> T_9_27.lc_trk_g2_4
 (17 11)  (455 443)  (455 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (464 443)  (464 443)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 443)  (466 443)  routing T_9_27.lc_trk_g2_3 <X> T_9_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 443)  (467 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (39 11)  (477 443)  (477 443)  LC_5 Logic Functioning bit
 (42 11)  (480 443)  (480 443)  LC_5 Logic Functioning bit
 (8 12)  (446 444)  (446 444)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_h_r_10
 (28 12)  (466 444)  (466 444)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 444)  (467 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 444)  (468 444)  routing T_9_27.lc_trk_g2_5 <X> T_9_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (39 12)  (477 444)  (477 444)  LC_6 Logic Functioning bit
 (41 12)  (479 444)  (479 444)  LC_6 Logic Functioning bit
 (42 12)  (480 444)  (480 444)  LC_6 Logic Functioning bit
 (44 12)  (482 444)  (482 444)  LC_6 Logic Functioning bit
 (8 13)  (446 445)  (446 445)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_v_b_10
 (9 13)  (447 445)  (447 445)  routing T_9_27.sp4_h_l_47 <X> T_9_27.sp4_v_b_10
 (36 13)  (474 445)  (474 445)  LC_6 Logic Functioning bit
 (39 13)  (477 445)  (477 445)  LC_6 Logic Functioning bit
 (41 13)  (479 445)  (479 445)  LC_6 Logic Functioning bit
 (42 13)  (480 445)  (480 445)  LC_6 Logic Functioning bit
 (53 13)  (491 445)  (491 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (463 446)  (463 446)  routing T_9_27.rgt_op_6 <X> T_9_27.lc_trk_g3_6
 (26 14)  (464 446)  (464 446)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 446)  (465 446)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 446)  (467 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 446)  (468 446)  routing T_9_27.lc_trk_g1_5 <X> T_9_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 446)  (470 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 446)  (474 446)  LC_7 Logic Functioning bit
 (41 14)  (479 446)  (479 446)  LC_7 Logic Functioning bit
 (44 14)  (482 446)  (482 446)  LC_7 Logic Functioning bit
 (22 15)  (460 447)  (460 447)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 447)  (462 447)  routing T_9_27.rgt_op_6 <X> T_9_27.lc_trk_g3_6
 (27 15)  (465 447)  (465 447)  routing T_9_27.lc_trk_g1_4 <X> T_9_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 447)  (467 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (39 15)  (477 447)  (477 447)  LC_7 Logic Functioning bit
 (42 15)  (480 447)  (480 447)  LC_7 Logic Functioning bit


LogicTile_10_27

 (12 0)  (504 432)  (504 432)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_r_2
 (26 0)  (518 432)  (518 432)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 432)  (521 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 432)  (522 432)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 432)  (523 432)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 432)  (524 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 432)  (526 432)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 432)  (527 432)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.input_2_0
 (36 0)  (528 432)  (528 432)  LC_0 Logic Functioning bit
 (37 0)  (529 432)  (529 432)  LC_0 Logic Functioning bit
 (38 0)  (530 432)  (530 432)  LC_0 Logic Functioning bit
 (39 0)  (531 432)  (531 432)  LC_0 Logic Functioning bit
 (41 0)  (533 432)  (533 432)  LC_0 Logic Functioning bit
 (42 0)  (534 432)  (534 432)  LC_0 Logic Functioning bit
 (43 0)  (535 432)  (535 432)  LC_0 Logic Functioning bit
 (8 1)  (500 433)  (500 433)  routing T_10_27.sp4_h_r_1 <X> T_10_27.sp4_v_b_1
 (11 1)  (503 433)  (503 433)  routing T_10_27.sp4_v_b_2 <X> T_10_27.sp4_h_r_2
 (27 1)  (519 433)  (519 433)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 433)  (521 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 433)  (524 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 433)  (527 433)  routing T_10_27.lc_trk_g0_6 <X> T_10_27.input_2_0
 (36 1)  (528 433)  (528 433)  LC_0 Logic Functioning bit
 (37 1)  (529 433)  (529 433)  LC_0 Logic Functioning bit
 (38 1)  (530 433)  (530 433)  LC_0 Logic Functioning bit
 (39 1)  (531 433)  (531 433)  LC_0 Logic Functioning bit
 (40 1)  (532 433)  (532 433)  LC_0 Logic Functioning bit
 (41 1)  (533 433)  (533 433)  LC_0 Logic Functioning bit
 (42 1)  (534 433)  (534 433)  LC_0 Logic Functioning bit
 (43 1)  (535 433)  (535 433)  LC_0 Logic Functioning bit
 (0 2)  (492 434)  (492 434)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (2 2)  (494 434)  (494 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (507 434)  (507 434)  routing T_10_27.top_op_5 <X> T_10_27.lc_trk_g0_5
 (17 2)  (509 434)  (509 434)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (517 434)  (517 434)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g0_6
 (26 2)  (518 434)  (518 434)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 434)  (519 434)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 434)  (521 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 434)  (522 434)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 434)  (523 434)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 434)  (524 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 434)  (525 434)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 434)  (526 434)  routing T_10_27.lc_trk_g3_5 <X> T_10_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 434)  (528 434)  LC_1 Logic Functioning bit
 (37 2)  (529 434)  (529 434)  LC_1 Logic Functioning bit
 (38 2)  (530 434)  (530 434)  LC_1 Logic Functioning bit
 (39 2)  (531 434)  (531 434)  LC_1 Logic Functioning bit
 (41 2)  (533 434)  (533 434)  LC_1 Logic Functioning bit
 (42 2)  (534 434)  (534 434)  LC_1 Logic Functioning bit
 (43 2)  (535 434)  (535 434)  LC_1 Logic Functioning bit
 (0 3)  (492 435)  (492 435)  routing T_10_27.glb_netwk_3 <X> T_10_27.wire_logic_cluster/lc_7/clk
 (14 3)  (506 435)  (506 435)  routing T_10_27.top_op_4 <X> T_10_27.lc_trk_g0_4
 (15 3)  (507 435)  (507 435)  routing T_10_27.top_op_4 <X> T_10_27.lc_trk_g0_4
 (17 3)  (509 435)  (509 435)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 435)  (510 435)  routing T_10_27.top_op_5 <X> T_10_27.lc_trk_g0_5
 (22 3)  (514 435)  (514 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (518 435)  (518 435)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 435)  (519 435)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 435)  (521 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 435)  (524 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (525 435)  (525 435)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.input_2_1
 (35 3)  (527 435)  (527 435)  routing T_10_27.lc_trk_g2_3 <X> T_10_27.input_2_1
 (36 3)  (528 435)  (528 435)  LC_1 Logic Functioning bit
 (37 3)  (529 435)  (529 435)  LC_1 Logic Functioning bit
 (38 3)  (530 435)  (530 435)  LC_1 Logic Functioning bit
 (39 3)  (531 435)  (531 435)  LC_1 Logic Functioning bit
 (40 3)  (532 435)  (532 435)  LC_1 Logic Functioning bit
 (41 3)  (533 435)  (533 435)  LC_1 Logic Functioning bit
 (42 3)  (534 435)  (534 435)  LC_1 Logic Functioning bit
 (43 3)  (535 435)  (535 435)  LC_1 Logic Functioning bit
 (21 4)  (513 436)  (513 436)  routing T_10_27.wire_logic_cluster/lc_3/out <X> T_10_27.lc_trk_g1_3
 (22 4)  (514 436)  (514 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 436)  (518 436)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 436)  (520 436)  routing T_10_27.lc_trk_g2_1 <X> T_10_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 436)  (521 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 436)  (523 436)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 436)  (524 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 436)  (526 436)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 436)  (528 436)  LC_2 Logic Functioning bit
 (37 4)  (529 436)  (529 436)  LC_2 Logic Functioning bit
 (38 4)  (530 436)  (530 436)  LC_2 Logic Functioning bit
 (39 4)  (531 436)  (531 436)  LC_2 Logic Functioning bit
 (41 4)  (533 436)  (533 436)  LC_2 Logic Functioning bit
 (42 4)  (534 436)  (534 436)  LC_2 Logic Functioning bit
 (43 4)  (535 436)  (535 436)  LC_2 Logic Functioning bit
 (48 4)  (540 436)  (540 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (542 436)  (542 436)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (518 437)  (518 437)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 437)  (519 437)  routing T_10_27.lc_trk_g1_7 <X> T_10_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 437)  (521 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 437)  (528 437)  LC_2 Logic Functioning bit
 (37 5)  (529 437)  (529 437)  LC_2 Logic Functioning bit
 (38 5)  (530 437)  (530 437)  LC_2 Logic Functioning bit
 (39 5)  (531 437)  (531 437)  LC_2 Logic Functioning bit
 (40 5)  (532 437)  (532 437)  LC_2 Logic Functioning bit
 (41 5)  (533 437)  (533 437)  LC_2 Logic Functioning bit
 (42 5)  (534 437)  (534 437)  LC_2 Logic Functioning bit
 (43 5)  (535 437)  (535 437)  LC_2 Logic Functioning bit
 (51 5)  (543 437)  (543 437)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (506 438)  (506 438)  routing T_10_27.wire_logic_cluster/lc_4/out <X> T_10_27.lc_trk_g1_4
 (17 6)  (509 438)  (509 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 438)  (510 438)  routing T_10_27.wire_logic_cluster/lc_5/out <X> T_10_27.lc_trk_g1_5
 (21 6)  (513 438)  (513 438)  routing T_10_27.wire_logic_cluster/lc_7/out <X> T_10_27.lc_trk_g1_7
 (22 6)  (514 438)  (514 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 438)  (517 438)  routing T_10_27.wire_logic_cluster/lc_6/out <X> T_10_27.lc_trk_g1_6
 (26 6)  (518 438)  (518 438)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 438)  (520 438)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 438)  (521 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 438)  (522 438)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 438)  (524 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 438)  (526 438)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 438)  (529 438)  LC_3 Logic Functioning bit
 (39 6)  (531 438)  (531 438)  LC_3 Logic Functioning bit
 (45 6)  (537 438)  (537 438)  LC_3 Logic Functioning bit
 (48 6)  (540 438)  (540 438)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (542 438)  (542 438)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (509 439)  (509 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 439)  (514 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (518 439)  (518 439)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 439)  (519 439)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 439)  (520 439)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 439)  (521 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 439)  (522 439)  routing T_10_27.lc_trk_g2_6 <X> T_10_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 439)  (523 439)  routing T_10_27.lc_trk_g1_3 <X> T_10_27.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 439)  (530 439)  LC_3 Logic Functioning bit
 (43 7)  (535 439)  (535 439)  LC_3 Logic Functioning bit
 (48 7)  (540 439)  (540 439)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (543 439)  (543 439)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (507 440)  (507 440)  routing T_10_27.rgt_op_1 <X> T_10_27.lc_trk_g2_1
 (17 8)  (509 440)  (509 440)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 440)  (510 440)  routing T_10_27.rgt_op_1 <X> T_10_27.lc_trk_g2_1
 (22 8)  (514 440)  (514 440)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (516 440)  (516 440)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g2_3
 (26 8)  (518 440)  (518 440)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 440)  (519 440)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 440)  (521 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 440)  (522 440)  routing T_10_27.lc_trk_g1_4 <X> T_10_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 440)  (523 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 440)  (524 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 440)  (525 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 440)  (526 440)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 440)  (528 440)  LC_4 Logic Functioning bit
 (38 8)  (530 440)  (530 440)  LC_4 Logic Functioning bit
 (41 8)  (533 440)  (533 440)  LC_4 Logic Functioning bit
 (45 8)  (537 440)  (537 440)  LC_4 Logic Functioning bit
 (21 9)  (513 441)  (513 441)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g2_3
 (26 9)  (518 441)  (518 441)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 441)  (519 441)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 441)  (520 441)  routing T_10_27.lc_trk_g3_7 <X> T_10_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 441)  (521 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 441)  (523 441)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 441)  (524 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 441)  (525 441)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_4
 (34 9)  (526 441)  (526 441)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_4
 (35 9)  (527 441)  (527 441)  routing T_10_27.lc_trk_g3_3 <X> T_10_27.input_2_4
 (36 9)  (528 441)  (528 441)  LC_4 Logic Functioning bit
 (38 9)  (530 441)  (530 441)  LC_4 Logic Functioning bit
 (40 9)  (532 441)  (532 441)  LC_4 Logic Functioning bit
 (14 10)  (506 442)  (506 442)  routing T_10_27.rgt_op_4 <X> T_10_27.lc_trk_g2_4
 (15 10)  (507 442)  (507 442)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g2_5
 (16 10)  (508 442)  (508 442)  routing T_10_27.sp4_v_t_32 <X> T_10_27.lc_trk_g2_5
 (17 10)  (509 442)  (509 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (517 442)  (517 442)  routing T_10_27.bnl_op_6 <X> T_10_27.lc_trk_g2_6
 (26 10)  (518 442)  (518 442)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 442)  (521 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 442)  (522 442)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 442)  (523 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 442)  (524 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 442)  (526 442)  routing T_10_27.lc_trk_g1_5 <X> T_10_27.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 442)  (527 442)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.input_2_5
 (37 10)  (529 442)  (529 442)  LC_5 Logic Functioning bit
 (42 10)  (534 442)  (534 442)  LC_5 Logic Functioning bit
 (45 10)  (537 442)  (537 442)  LC_5 Logic Functioning bit
 (15 11)  (507 443)  (507 443)  routing T_10_27.rgt_op_4 <X> T_10_27.lc_trk_g2_4
 (17 11)  (509 443)  (509 443)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (514 443)  (514 443)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 443)  (517 443)  routing T_10_27.bnl_op_6 <X> T_10_27.lc_trk_g2_6
 (26 11)  (518 443)  (518 443)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 443)  (519 443)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 443)  (520 443)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 443)  (521 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 443)  (524 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 443)  (525 443)  routing T_10_27.lc_trk_g2_5 <X> T_10_27.input_2_5
 (37 11)  (529 443)  (529 443)  LC_5 Logic Functioning bit
 (39 11)  (531 443)  (531 443)  LC_5 Logic Functioning bit
 (15 12)  (507 444)  (507 444)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g3_1
 (16 12)  (508 444)  (508 444)  routing T_10_27.sp4_v_t_28 <X> T_10_27.lc_trk_g3_1
 (17 12)  (509 444)  (509 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (514 444)  (514 444)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 444)  (516 444)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (26 12)  (518 444)  (518 444)  routing T_10_27.lc_trk_g0_4 <X> T_10_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 444)  (519 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 444)  (520 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 444)  (521 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 444)  (522 444)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 444)  (523 444)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 444)  (524 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 444)  (526 444)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 444)  (529 444)  LC_6 Logic Functioning bit
 (42 12)  (534 444)  (534 444)  LC_6 Logic Functioning bit
 (45 12)  (537 444)  (537 444)  LC_6 Logic Functioning bit
 (21 13)  (513 445)  (513 445)  routing T_10_27.tnl_op_3 <X> T_10_27.lc_trk_g3_3
 (29 13)  (521 445)  (521 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 445)  (522 445)  routing T_10_27.lc_trk_g3_6 <X> T_10_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 445)  (523 445)  routing T_10_27.lc_trk_g1_6 <X> T_10_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 445)  (524 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 445)  (525 445)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.input_2_6
 (34 13)  (526 445)  (526 445)  routing T_10_27.lc_trk_g3_1 <X> T_10_27.input_2_6
 (36 13)  (528 445)  (528 445)  LC_6 Logic Functioning bit
 (38 13)  (530 445)  (530 445)  LC_6 Logic Functioning bit
 (15 14)  (507 446)  (507 446)  routing T_10_27.tnl_op_5 <X> T_10_27.lc_trk_g3_5
 (17 14)  (509 446)  (509 446)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (513 446)  (513 446)  routing T_10_27.sp4_h_r_39 <X> T_10_27.lc_trk_g3_7
 (22 14)  (514 446)  (514 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 446)  (515 446)  routing T_10_27.sp4_h_r_39 <X> T_10_27.lc_trk_g3_7
 (24 14)  (516 446)  (516 446)  routing T_10_27.sp4_h_r_39 <X> T_10_27.lc_trk_g3_7
 (25 14)  (517 446)  (517 446)  routing T_10_27.rgt_op_6 <X> T_10_27.lc_trk_g3_6
 (26 14)  (518 446)  (518 446)  routing T_10_27.lc_trk_g0_5 <X> T_10_27.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 446)  (523 446)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 446)  (524 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 446)  (525 446)  routing T_10_27.lc_trk_g2_4 <X> T_10_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 446)  (528 446)  LC_7 Logic Functioning bit
 (37 14)  (529 446)  (529 446)  LC_7 Logic Functioning bit
 (38 14)  (530 446)  (530 446)  LC_7 Logic Functioning bit
 (39 14)  (531 446)  (531 446)  LC_7 Logic Functioning bit
 (41 14)  (533 446)  (533 446)  LC_7 Logic Functioning bit
 (43 14)  (535 446)  (535 446)  LC_7 Logic Functioning bit
 (18 15)  (510 447)  (510 447)  routing T_10_27.tnl_op_5 <X> T_10_27.lc_trk_g3_5
 (22 15)  (514 447)  (514 447)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 447)  (516 447)  routing T_10_27.rgt_op_6 <X> T_10_27.lc_trk_g3_6
 (29 15)  (521 447)  (521 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 447)  (528 447)  LC_7 Logic Functioning bit
 (37 15)  (529 447)  (529 447)  LC_7 Logic Functioning bit
 (38 15)  (530 447)  (530 447)  LC_7 Logic Functioning bit
 (39 15)  (531 447)  (531 447)  LC_7 Logic Functioning bit
 (40 15)  (532 447)  (532 447)  LC_7 Logic Functioning bit
 (42 15)  (534 447)  (534 447)  LC_7 Logic Functioning bit


LogicTile_11_27

 (21 0)  (567 432)  (567 432)  routing T_11_27.lft_op_3 <X> T_11_27.lc_trk_g0_3
 (22 0)  (568 432)  (568 432)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 432)  (570 432)  routing T_11_27.lft_op_3 <X> T_11_27.lc_trk_g0_3
 (25 0)  (571 432)  (571 432)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g0_2
 (27 0)  (573 432)  (573 432)  routing T_11_27.lc_trk_g1_0 <X> T_11_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 432)  (575 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 432)  (577 432)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 432)  (578 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 432)  (579 432)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 432)  (580 432)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 432)  (582 432)  LC_0 Logic Functioning bit
 (38 0)  (584 432)  (584 432)  LC_0 Logic Functioning bit
 (45 0)  (591 432)  (591 432)  LC_0 Logic Functioning bit
 (46 0)  (592 432)  (592 432)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 433)  (568 433)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (569 433)  (569 433)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g0_2
 (25 1)  (571 433)  (571 433)  routing T_11_27.sp4_v_b_10 <X> T_11_27.lc_trk_g0_2
 (27 1)  (573 433)  (573 433)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 433)  (574 433)  routing T_11_27.lc_trk_g3_1 <X> T_11_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 433)  (575 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 433)  (577 433)  routing T_11_27.lc_trk_g3_6 <X> T_11_27.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 433)  (582 433)  LC_0 Logic Functioning bit
 (37 1)  (583 433)  (583 433)  LC_0 Logic Functioning bit
 (38 1)  (584 433)  (584 433)  LC_0 Logic Functioning bit
 (39 1)  (585 433)  (585 433)  LC_0 Logic Functioning bit
 (41 1)  (587 433)  (587 433)  LC_0 Logic Functioning bit
 (43 1)  (589 433)  (589 433)  LC_0 Logic Functioning bit
 (0 2)  (546 434)  (546 434)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (2 2)  (548 434)  (548 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (555 434)  (555 434)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_h_l_36
 (25 2)  (571 434)  (571 434)  routing T_11_27.wire_logic_cluster/lc_6/out <X> T_11_27.lc_trk_g0_6
 (27 2)  (573 434)  (573 434)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 434)  (574 434)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 434)  (575 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 434)  (576 434)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 434)  (578 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 434)  (580 434)  routing T_11_27.lc_trk_g1_1 <X> T_11_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 434)  (582 434)  LC_1 Logic Functioning bit
 (38 2)  (584 434)  (584 434)  LC_1 Logic Functioning bit
 (0 3)  (546 435)  (546 435)  routing T_11_27.glb_netwk_3 <X> T_11_27.wire_logic_cluster/lc_7/clk
 (22 3)  (568 435)  (568 435)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (36 3)  (582 435)  (582 435)  LC_1 Logic Functioning bit
 (38 3)  (584 435)  (584 435)  LC_1 Logic Functioning bit
 (5 4)  (551 436)  (551 436)  routing T_11_27.sp4_v_b_3 <X> T_11_27.sp4_h_r_3
 (14 4)  (560 436)  (560 436)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (15 4)  (561 436)  (561 436)  routing T_11_27.top_op_1 <X> T_11_27.lc_trk_g1_1
 (17 4)  (563 436)  (563 436)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (571 436)  (571 436)  routing T_11_27.lft_op_2 <X> T_11_27.lc_trk_g1_2
 (26 4)  (572 436)  (572 436)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 436)  (575 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 436)  (578 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 436)  (580 436)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 436)  (582 436)  LC_2 Logic Functioning bit
 (38 4)  (584 436)  (584 436)  LC_2 Logic Functioning bit
 (6 5)  (552 437)  (552 437)  routing T_11_27.sp4_v_b_3 <X> T_11_27.sp4_h_r_3
 (14 5)  (560 437)  (560 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (15 5)  (561 437)  (561 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (16 5)  (562 437)  (562 437)  routing T_11_27.sp4_h_l_5 <X> T_11_27.lc_trk_g1_0
 (17 5)  (563 437)  (563 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (564 437)  (564 437)  routing T_11_27.top_op_1 <X> T_11_27.lc_trk_g1_1
 (22 5)  (568 437)  (568 437)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 437)  (570 437)  routing T_11_27.lft_op_2 <X> T_11_27.lc_trk_g1_2
 (28 5)  (574 437)  (574 437)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 437)  (575 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 437)  (576 437)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 437)  (577 437)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_2/in_3
 (14 6)  (560 438)  (560 438)  routing T_11_27.wire_logic_cluster/lc_4/out <X> T_11_27.lc_trk_g1_4
 (21 6)  (567 438)  (567 438)  routing T_11_27.wire_logic_cluster/lc_7/out <X> T_11_27.lc_trk_g1_7
 (22 6)  (568 438)  (568 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 438)  (571 438)  routing T_11_27.sp4_h_l_11 <X> T_11_27.lc_trk_g1_6
 (26 6)  (572 438)  (572 438)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 438)  (574 438)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 438)  (575 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 438)  (577 438)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 438)  (578 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 438)  (582 438)  LC_3 Logic Functioning bit
 (37 6)  (583 438)  (583 438)  LC_3 Logic Functioning bit
 (38 6)  (584 438)  (584 438)  LC_3 Logic Functioning bit
 (39 6)  (585 438)  (585 438)  LC_3 Logic Functioning bit
 (41 6)  (587 438)  (587 438)  LC_3 Logic Functioning bit
 (42 6)  (588 438)  (588 438)  LC_3 Logic Functioning bit
 (43 6)  (589 438)  (589 438)  LC_3 Logic Functioning bit
 (45 6)  (591 438)  (591 438)  LC_3 Logic Functioning bit
 (46 6)  (592 438)  (592 438)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 438)  (596 438)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 439)  (563 439)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 439)  (568 439)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 439)  (569 439)  routing T_11_27.sp4_h_l_11 <X> T_11_27.lc_trk_g1_6
 (24 7)  (570 439)  (570 439)  routing T_11_27.sp4_h_l_11 <X> T_11_27.lc_trk_g1_6
 (25 7)  (571 439)  (571 439)  routing T_11_27.sp4_h_l_11 <X> T_11_27.lc_trk_g1_6
 (26 7)  (572 439)  (572 439)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 439)  (573 439)  routing T_11_27.lc_trk_g1_6 <X> T_11_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 439)  (575 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 439)  (576 439)  routing T_11_27.lc_trk_g2_2 <X> T_11_27.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 439)  (577 439)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 439)  (583 439)  LC_3 Logic Functioning bit
 (39 7)  (585 439)  (585 439)  LC_3 Logic Functioning bit
 (42 7)  (588 439)  (588 439)  LC_3 Logic Functioning bit
 (43 7)  (589 439)  (589 439)  LC_3 Logic Functioning bit
 (6 8)  (552 440)  (552 440)  routing T_11_27.sp4_h_r_1 <X> T_11_27.sp4_v_b_6
 (22 8)  (568 440)  (568 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (572 440)  (572 440)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 440)  (573 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 440)  (574 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 440)  (575 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 440)  (576 440)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 440)  (577 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 440)  (578 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 440)  (580 440)  routing T_11_27.lc_trk_g1_4 <X> T_11_27.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 440)  (581 440)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.input_2_4
 (37 8)  (583 440)  (583 440)  LC_4 Logic Functioning bit
 (42 8)  (588 440)  (588 440)  LC_4 Logic Functioning bit
 (45 8)  (591 440)  (591 440)  LC_4 Logic Functioning bit
 (46 8)  (592 440)  (592 440)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (10 9)  (556 441)  (556 441)  routing T_11_27.sp4_h_r_2 <X> T_11_27.sp4_v_b_7
 (22 9)  (568 441)  (568 441)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 441)  (570 441)  routing T_11_27.tnl_op_2 <X> T_11_27.lc_trk_g2_2
 (25 9)  (571 441)  (571 441)  routing T_11_27.tnl_op_2 <X> T_11_27.lc_trk_g2_2
 (26 9)  (572 441)  (572 441)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 441)  (575 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 441)  (578 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 441)  (579 441)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.input_2_4
 (35 9)  (581 441)  (581 441)  routing T_11_27.lc_trk_g2_6 <X> T_11_27.input_2_4
 (37 9)  (583 441)  (583 441)  LC_4 Logic Functioning bit
 (39 9)  (585 441)  (585 441)  LC_4 Logic Functioning bit
 (16 10)  (562 442)  (562 442)  routing T_11_27.sp4_v_b_37 <X> T_11_27.lc_trk_g2_5
 (17 10)  (563 442)  (563 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 442)  (564 442)  routing T_11_27.sp4_v_b_37 <X> T_11_27.lc_trk_g2_5
 (25 10)  (571 442)  (571 442)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g2_6
 (26 10)  (572 442)  (572 442)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 442)  (575 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 442)  (576 442)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 442)  (577 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 442)  (578 442)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 442)  (579 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 442)  (580 442)  routing T_11_27.lc_trk_g3_5 <X> T_11_27.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 442)  (583 442)  LC_5 Logic Functioning bit
 (42 10)  (588 442)  (588 442)  LC_5 Logic Functioning bit
 (45 10)  (591 442)  (591 442)  LC_5 Logic Functioning bit
 (46 10)  (592 442)  (592 442)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (560 443)  (560 443)  routing T_11_27.sp4_r_v_b_36 <X> T_11_27.lc_trk_g2_4
 (17 11)  (563 443)  (563 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (564 443)  (564 443)  routing T_11_27.sp4_v_b_37 <X> T_11_27.lc_trk_g2_5
 (22 11)  (568 443)  (568 443)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 443)  (569 443)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g2_6
 (24 11)  (570 443)  (570 443)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g2_6
 (25 11)  (571 443)  (571 443)  routing T_11_27.sp4_h_r_46 <X> T_11_27.lc_trk_g2_6
 (27 11)  (573 443)  (573 443)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 443)  (574 443)  routing T_11_27.lc_trk_g3_4 <X> T_11_27.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 443)  (575 443)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 443)  (576 443)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 443)  (578 443)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 443)  (579 443)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.input_2_5
 (34 11)  (580 443)  (580 443)  routing T_11_27.lc_trk_g3_0 <X> T_11_27.input_2_5
 (36 11)  (582 443)  (582 443)  LC_5 Logic Functioning bit
 (38 11)  (584 443)  (584 443)  LC_5 Logic Functioning bit
 (14 12)  (560 444)  (560 444)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (15 12)  (561 444)  (561 444)  routing T_11_27.sp4_h_r_41 <X> T_11_27.lc_trk_g3_1
 (16 12)  (562 444)  (562 444)  routing T_11_27.sp4_h_r_41 <X> T_11_27.lc_trk_g3_1
 (17 12)  (563 444)  (563 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 444)  (564 444)  routing T_11_27.sp4_h_r_41 <X> T_11_27.lc_trk_g3_1
 (26 12)  (572 444)  (572 444)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 444)  (575 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 444)  (578 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 444)  (580 444)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 444)  (581 444)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.input_2_6
 (38 12)  (584 444)  (584 444)  LC_6 Logic Functioning bit
 (45 12)  (591 444)  (591 444)  LC_6 Logic Functioning bit
 (4 13)  (550 445)  (550 445)  routing T_11_27.sp4_v_t_41 <X> T_11_27.sp4_h_r_9
 (14 13)  (560 445)  (560 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (15 13)  (561 445)  (561 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (16 13)  (562 445)  (562 445)  routing T_11_27.sp4_h_r_40 <X> T_11_27.lc_trk_g3_0
 (17 13)  (563 445)  (563 445)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (564 445)  (564 445)  routing T_11_27.sp4_h_r_41 <X> T_11_27.lc_trk_g3_1
 (28 13)  (574 445)  (574 445)  routing T_11_27.lc_trk_g2_4 <X> T_11_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 445)  (575 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 445)  (576 445)  routing T_11_27.lc_trk_g0_3 <X> T_11_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 445)  (577 445)  routing T_11_27.lc_trk_g1_2 <X> T_11_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 445)  (578 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 445)  (581 445)  routing T_11_27.lc_trk_g0_6 <X> T_11_27.input_2_6
 (48 13)  (594 445)  (594 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 445)  (597 445)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (599 445)  (599 445)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (563 446)  (563 446)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 446)  (564 446)  routing T_11_27.wire_logic_cluster/lc_5/out <X> T_11_27.lc_trk_g3_5
 (25 14)  (571 446)  (571 446)  routing T_11_27.sp12_v_b_6 <X> T_11_27.lc_trk_g3_6
 (26 14)  (572 446)  (572 446)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 446)  (573 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 446)  (575 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 446)  (576 446)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 446)  (578 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 446)  (582 446)  LC_7 Logic Functioning bit
 (38 14)  (584 446)  (584 446)  LC_7 Logic Functioning bit
 (41 14)  (587 446)  (587 446)  LC_7 Logic Functioning bit
 (42 14)  (588 446)  (588 446)  LC_7 Logic Functioning bit
 (45 14)  (591 446)  (591 446)  LC_7 Logic Functioning bit
 (52 14)  (598 446)  (598 446)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (560 447)  (560 447)  routing T_11_27.tnl_op_4 <X> T_11_27.lc_trk_g3_4
 (15 15)  (561 447)  (561 447)  routing T_11_27.tnl_op_4 <X> T_11_27.lc_trk_g3_4
 (17 15)  (563 447)  (563 447)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (568 447)  (568 447)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (570 447)  (570 447)  routing T_11_27.sp12_v_b_6 <X> T_11_27.lc_trk_g3_6
 (25 15)  (571 447)  (571 447)  routing T_11_27.sp12_v_b_6 <X> T_11_27.lc_trk_g3_6
 (28 15)  (574 447)  (574 447)  routing T_11_27.lc_trk_g2_5 <X> T_11_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 447)  (575 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 447)  (576 447)  routing T_11_27.lc_trk_g1_7 <X> T_11_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 447)  (577 447)  routing T_11_27.lc_trk_g0_2 <X> T_11_27.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 447)  (578 447)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 447)  (579 447)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.input_2_7
 (35 15)  (581 447)  (581 447)  routing T_11_27.lc_trk_g2_3 <X> T_11_27.input_2_7
 (36 15)  (582 447)  (582 447)  LC_7 Logic Functioning bit
 (38 15)  (584 447)  (584 447)  LC_7 Logic Functioning bit
 (40 15)  (586 447)  (586 447)  LC_7 Logic Functioning bit
 (43 15)  (589 447)  (589 447)  LC_7 Logic Functioning bit


LogicTile_12_27

 (12 0)  (612 432)  (612 432)  routing T_12_27.sp4_v_b_8 <X> T_12_27.sp4_h_r_2
 (14 0)  (614 432)  (614 432)  routing T_12_27.wire_logic_cluster/lc_0/out <X> T_12_27.lc_trk_g0_0
 (22 0)  (622 432)  (622 432)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 432)  (624 432)  routing T_12_27.bot_op_3 <X> T_12_27.lc_trk_g0_3
 (32 0)  (632 432)  (632 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 432)  (634 432)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 432)  (635 432)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.input_2_0
 (36 0)  (636 432)  (636 432)  LC_0 Logic Functioning bit
 (37 0)  (637 432)  (637 432)  LC_0 Logic Functioning bit
 (41 0)  (641 432)  (641 432)  LC_0 Logic Functioning bit
 (43 0)  (643 432)  (643 432)  LC_0 Logic Functioning bit
 (45 0)  (645 432)  (645 432)  LC_0 Logic Functioning bit
 (11 1)  (611 433)  (611 433)  routing T_12_27.sp4_v_b_8 <X> T_12_27.sp4_h_r_2
 (13 1)  (613 433)  (613 433)  routing T_12_27.sp4_v_b_8 <X> T_12_27.sp4_h_r_2
 (17 1)  (617 433)  (617 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 433)  (629 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 433)  (631 433)  routing T_12_27.lc_trk_g1_2 <X> T_12_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 433)  (632 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 433)  (634 433)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.input_2_0
 (35 1)  (635 433)  (635 433)  routing T_12_27.lc_trk_g1_7 <X> T_12_27.input_2_0
 (36 1)  (636 433)  (636 433)  LC_0 Logic Functioning bit
 (37 1)  (637 433)  (637 433)  LC_0 Logic Functioning bit
 (40 1)  (640 433)  (640 433)  LC_0 Logic Functioning bit
 (42 1)  (642 433)  (642 433)  LC_0 Logic Functioning bit
 (0 2)  (600 434)  (600 434)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (2 2)  (602 434)  (602 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (621 434)  (621 434)  routing T_12_27.sp4_v_b_7 <X> T_12_27.lc_trk_g0_7
 (22 2)  (622 434)  (622 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (623 434)  (623 434)  routing T_12_27.sp4_v_b_7 <X> T_12_27.lc_trk_g0_7
 (25 2)  (625 434)  (625 434)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (0 3)  (600 435)  (600 435)  routing T_12_27.glb_netwk_3 <X> T_12_27.wire_logic_cluster/lc_7/clk
 (5 3)  (605 435)  (605 435)  routing T_12_27.sp4_h_l_37 <X> T_12_27.sp4_v_t_37
 (22 3)  (622 435)  (622 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 435)  (623 435)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (24 3)  (624 435)  (624 435)  routing T_12_27.sp4_h_r_14 <X> T_12_27.lc_trk_g0_6
 (15 4)  (615 436)  (615 436)  routing T_12_27.sp4_h_l_4 <X> T_12_27.lc_trk_g1_1
 (16 4)  (616 436)  (616 436)  routing T_12_27.sp4_h_l_4 <X> T_12_27.lc_trk_g1_1
 (17 4)  (617 436)  (617 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 436)  (618 436)  routing T_12_27.sp4_h_l_4 <X> T_12_27.lc_trk_g1_1
 (25 4)  (625 436)  (625 436)  routing T_12_27.sp4_v_b_10 <X> T_12_27.lc_trk_g1_2
 (29 4)  (629 436)  (629 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 436)  (630 436)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 436)  (631 436)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 436)  (632 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 436)  (634 436)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 436)  (636 436)  LC_2 Logic Functioning bit
 (41 4)  (641 436)  (641 436)  LC_2 Logic Functioning bit
 (43 4)  (643 436)  (643 436)  LC_2 Logic Functioning bit
 (8 5)  (608 437)  (608 437)  routing T_12_27.sp4_h_l_41 <X> T_12_27.sp4_v_b_4
 (9 5)  (609 437)  (609 437)  routing T_12_27.sp4_h_l_41 <X> T_12_27.sp4_v_b_4
 (14 5)  (614 437)  (614 437)  routing T_12_27.top_op_0 <X> T_12_27.lc_trk_g1_0
 (15 5)  (615 437)  (615 437)  routing T_12_27.top_op_0 <X> T_12_27.lc_trk_g1_0
 (17 5)  (617 437)  (617 437)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 437)  (618 437)  routing T_12_27.sp4_h_l_4 <X> T_12_27.lc_trk_g1_1
 (22 5)  (622 437)  (622 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 437)  (623 437)  routing T_12_27.sp4_v_b_10 <X> T_12_27.lc_trk_g1_2
 (25 5)  (625 437)  (625 437)  routing T_12_27.sp4_v_b_10 <X> T_12_27.lc_trk_g1_2
 (26 5)  (626 437)  (626 437)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 437)  (628 437)  routing T_12_27.lc_trk_g2_2 <X> T_12_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 437)  (629 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 437)  (630 437)  routing T_12_27.lc_trk_g0_7 <X> T_12_27.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 437)  (632 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 437)  (634 437)  routing T_12_27.lc_trk_g1_1 <X> T_12_27.input_2_2
 (36 5)  (636 437)  (636 437)  LC_2 Logic Functioning bit
 (22 6)  (622 438)  (622 438)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 438)  (624 438)  routing T_12_27.bot_op_7 <X> T_12_27.lc_trk_g1_7
 (14 7)  (614 439)  (614 439)  routing T_12_27.sp4_r_v_b_28 <X> T_12_27.lc_trk_g1_4
 (17 7)  (617 439)  (617 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (4 8)  (604 440)  (604 440)  routing T_12_27.sp4_h_l_37 <X> T_12_27.sp4_v_b_6
 (6 8)  (606 440)  (606 440)  routing T_12_27.sp4_h_l_37 <X> T_12_27.sp4_v_b_6
 (25 8)  (625 440)  (625 440)  routing T_12_27.rgt_op_2 <X> T_12_27.lc_trk_g2_2
 (5 9)  (605 441)  (605 441)  routing T_12_27.sp4_h_l_37 <X> T_12_27.sp4_v_b_6
 (22 9)  (622 441)  (622 441)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 441)  (624 441)  routing T_12_27.rgt_op_2 <X> T_12_27.lc_trk_g2_2
 (12 12)  (612 444)  (612 444)  routing T_12_27.sp4_v_b_11 <X> T_12_27.sp4_h_r_11
 (29 12)  (629 444)  (629 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 444)  (631 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 444)  (632 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 444)  (633 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 444)  (634 444)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 444)  (635 444)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.input_2_6
 (36 12)  (636 444)  (636 444)  LC_6 Logic Functioning bit
 (38 12)  (638 444)  (638 444)  LC_6 Logic Functioning bit
 (39 12)  (639 444)  (639 444)  LC_6 Logic Functioning bit
 (43 12)  (643 444)  (643 444)  LC_6 Logic Functioning bit
 (8 13)  (608 445)  (608 445)  routing T_12_27.sp4_h_l_41 <X> T_12_27.sp4_v_b_10
 (9 13)  (609 445)  (609 445)  routing T_12_27.sp4_h_l_41 <X> T_12_27.sp4_v_b_10
 (10 13)  (610 445)  (610 445)  routing T_12_27.sp4_h_l_41 <X> T_12_27.sp4_v_b_10
 (11 13)  (611 445)  (611 445)  routing T_12_27.sp4_v_b_11 <X> T_12_27.sp4_h_r_11
 (19 13)  (619 445)  (619 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (629 445)  (629 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 445)  (630 445)  routing T_12_27.lc_trk_g0_3 <X> T_12_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 445)  (631 445)  routing T_12_27.lc_trk_g3_6 <X> T_12_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 445)  (632 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 445)  (633 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.input_2_6
 (34 13)  (634 445)  (634 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.input_2_6
 (35 13)  (635 445)  (635 445)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.input_2_6
 (37 13)  (637 445)  (637 445)  LC_6 Logic Functioning bit
 (38 13)  (638 445)  (638 445)  LC_6 Logic Functioning bit
 (39 13)  (639 445)  (639 445)  LC_6 Logic Functioning bit
 (43 13)  (643 445)  (643 445)  LC_6 Logic Functioning bit
 (21 14)  (621 446)  (621 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (22 14)  (622 446)  (622 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 446)  (623 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (24 14)  (624 446)  (624 446)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (25 14)  (625 446)  (625 446)  routing T_12_27.bnl_op_6 <X> T_12_27.lc_trk_g3_6
 (29 14)  (629 446)  (629 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 446)  (630 446)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 446)  (631 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 446)  (632 446)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 446)  (633 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 446)  (634 446)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 446)  (636 446)  LC_7 Logic Functioning bit
 (37 14)  (637 446)  (637 446)  LC_7 Logic Functioning bit
 (41 14)  (641 446)  (641 446)  LC_7 Logic Functioning bit
 (43 14)  (643 446)  (643 446)  LC_7 Logic Functioning bit
 (50 14)  (650 446)  (650 446)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (621 447)  (621 447)  routing T_12_27.sp4_h_l_34 <X> T_12_27.lc_trk_g3_7
 (22 15)  (622 447)  (622 447)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 447)  (625 447)  routing T_12_27.bnl_op_6 <X> T_12_27.lc_trk_g3_6
 (27 15)  (627 447)  (627 447)  routing T_12_27.lc_trk_g1_0 <X> T_12_27.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 447)  (629 447)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 447)  (630 447)  routing T_12_27.lc_trk_g0_6 <X> T_12_27.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 447)  (631 447)  routing T_12_27.lc_trk_g3_7 <X> T_12_27.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 447)  (636 447)  LC_7 Logic Functioning bit
 (37 15)  (637 447)  (637 447)  LC_7 Logic Functioning bit
 (41 15)  (641 447)  (641 447)  LC_7 Logic Functioning bit
 (42 15)  (642 447)  (642 447)  LC_7 Logic Functioning bit


LogicTile_13_27

 (14 0)  (668 432)  (668 432)  routing T_13_27.wire_logic_cluster/lc_0/out <X> T_13_27.lc_trk_g0_0
 (15 0)  (669 432)  (669 432)  routing T_13_27.sp4_v_b_17 <X> T_13_27.lc_trk_g0_1
 (16 0)  (670 432)  (670 432)  routing T_13_27.sp4_v_b_17 <X> T_13_27.lc_trk_g0_1
 (17 0)  (671 432)  (671 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (680 432)  (680 432)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 432)  (681 432)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 432)  (683 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 432)  (685 432)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 432)  (686 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 432)  (690 432)  LC_0 Logic Functioning bit
 (37 0)  (691 432)  (691 432)  LC_0 Logic Functioning bit
 (41 0)  (695 432)  (695 432)  LC_0 Logic Functioning bit
 (42 0)  (696 432)  (696 432)  LC_0 Logic Functioning bit
 (43 0)  (697 432)  (697 432)  LC_0 Logic Functioning bit
 (45 0)  (699 432)  (699 432)  LC_0 Logic Functioning bit
 (53 0)  (707 432)  (707 432)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (671 433)  (671 433)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 433)  (676 433)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 433)  (677 433)  routing T_13_27.sp12_h_r_10 <X> T_13_27.lc_trk_g0_2
 (27 1)  (681 433)  (681 433)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 433)  (682 433)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 433)  (683 433)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 433)  (684 433)  routing T_13_27.lc_trk_g1_2 <X> T_13_27.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 433)  (685 433)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 433)  (686 433)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 433)  (690 433)  LC_0 Logic Functioning bit
 (37 1)  (691 433)  (691 433)  LC_0 Logic Functioning bit
 (43 1)  (697 433)  (697 433)  LC_0 Logic Functioning bit
 (47 1)  (701 433)  (701 433)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (702 433)  (702 433)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 434)  (654 434)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (2 2)  (656 434)  (656 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 434)  (669 434)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g0_5
 (16 2)  (670 434)  (670 434)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g0_5
 (17 2)  (671 434)  (671 434)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 434)  (672 434)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g0_5
 (21 2)  (675 434)  (675 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (22 2)  (676 434)  (676 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 434)  (677 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (24 2)  (678 434)  (678 434)  routing T_13_27.sp4_h_l_2 <X> T_13_27.lc_trk_g0_7
 (28 2)  (682 434)  (682 434)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 434)  (683 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 434)  (685 434)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 434)  (686 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 434)  (687 434)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 434)  (689 434)  routing T_13_27.lc_trk_g0_5 <X> T_13_27.input_2_1
 (36 2)  (690 434)  (690 434)  LC_1 Logic Functioning bit
 (37 2)  (691 434)  (691 434)  LC_1 Logic Functioning bit
 (39 2)  (693 434)  (693 434)  LC_1 Logic Functioning bit
 (40 2)  (694 434)  (694 434)  LC_1 Logic Functioning bit
 (41 2)  (695 434)  (695 434)  LC_1 Logic Functioning bit
 (42 2)  (696 434)  (696 434)  LC_1 Logic Functioning bit
 (43 2)  (697 434)  (697 434)  LC_1 Logic Functioning bit
 (0 3)  (654 435)  (654 435)  routing T_13_27.glb_netwk_3 <X> T_13_27.wire_logic_cluster/lc_7/clk
 (18 3)  (672 435)  (672 435)  routing T_13_27.sp4_h_r_21 <X> T_13_27.lc_trk_g0_5
 (22 3)  (676 435)  (676 435)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 435)  (678 435)  routing T_13_27.bot_op_6 <X> T_13_27.lc_trk_g0_6
 (29 3)  (683 435)  (683 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 435)  (684 435)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 435)  (686 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (690 435)  (690 435)  LC_1 Logic Functioning bit
 (37 3)  (691 435)  (691 435)  LC_1 Logic Functioning bit
 (39 3)  (693 435)  (693 435)  LC_1 Logic Functioning bit
 (40 3)  (694 435)  (694 435)  LC_1 Logic Functioning bit
 (42 3)  (696 435)  (696 435)  LC_1 Logic Functioning bit
 (14 4)  (668 436)  (668 436)  routing T_13_27.sp4_h_l_5 <X> T_13_27.lc_trk_g1_0
 (15 4)  (669 436)  (669 436)  routing T_13_27.sp4_h_l_4 <X> T_13_27.lc_trk_g1_1
 (16 4)  (670 436)  (670 436)  routing T_13_27.sp4_h_l_4 <X> T_13_27.lc_trk_g1_1
 (17 4)  (671 436)  (671 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 436)  (672 436)  routing T_13_27.sp4_h_l_4 <X> T_13_27.lc_trk_g1_1
 (25 4)  (679 436)  (679 436)  routing T_13_27.sp12_h_r_2 <X> T_13_27.lc_trk_g1_2
 (26 4)  (680 436)  (680 436)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 436)  (681 436)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 436)  (683 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 436)  (684 436)  routing T_13_27.lc_trk_g1_4 <X> T_13_27.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 436)  (685 436)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 436)  (686 436)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 436)  (690 436)  LC_2 Logic Functioning bit
 (38 4)  (692 436)  (692 436)  LC_2 Logic Functioning bit
 (43 4)  (697 436)  (697 436)  LC_2 Logic Functioning bit
 (45 4)  (699 436)  (699 436)  LC_2 Logic Functioning bit
 (46 4)  (700 436)  (700 436)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (702 436)  (702 436)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (668 437)  (668 437)  routing T_13_27.sp4_h_l_5 <X> T_13_27.lc_trk_g1_0
 (15 5)  (669 437)  (669 437)  routing T_13_27.sp4_h_l_5 <X> T_13_27.lc_trk_g1_0
 (16 5)  (670 437)  (670 437)  routing T_13_27.sp4_h_l_5 <X> T_13_27.lc_trk_g1_0
 (17 5)  (671 437)  (671 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (672 437)  (672 437)  routing T_13_27.sp4_h_l_4 <X> T_13_27.lc_trk_g1_1
 (22 5)  (676 437)  (676 437)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (678 437)  (678 437)  routing T_13_27.sp12_h_r_2 <X> T_13_27.lc_trk_g1_2
 (25 5)  (679 437)  (679 437)  routing T_13_27.sp12_h_r_2 <X> T_13_27.lc_trk_g1_2
 (27 5)  (681 437)  (681 437)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 437)  (682 437)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 437)  (683 437)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 437)  (685 437)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 437)  (686 437)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 437)  (689 437)  routing T_13_27.lc_trk_g0_2 <X> T_13_27.input_2_2
 (36 5)  (690 437)  (690 437)  LC_2 Logic Functioning bit
 (38 5)  (692 437)  (692 437)  LC_2 Logic Functioning bit
 (41 5)  (695 437)  (695 437)  LC_2 Logic Functioning bit
 (42 5)  (696 437)  (696 437)  LC_2 Logic Functioning bit
 (43 5)  (697 437)  (697 437)  LC_2 Logic Functioning bit
 (48 5)  (702 437)  (702 437)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (668 438)  (668 438)  routing T_13_27.sp4_h_l_9 <X> T_13_27.lc_trk_g1_4
 (28 6)  (682 438)  (682 438)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 438)  (683 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 438)  (685 438)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 438)  (686 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 438)  (687 438)  routing T_13_27.lc_trk_g2_4 <X> T_13_27.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 438)  (690 438)  LC_3 Logic Functioning bit
 (37 6)  (691 438)  (691 438)  LC_3 Logic Functioning bit
 (39 6)  (693 438)  (693 438)  LC_3 Logic Functioning bit
 (40 6)  (694 438)  (694 438)  LC_3 Logic Functioning bit
 (41 6)  (695 438)  (695 438)  LC_3 Logic Functioning bit
 (42 6)  (696 438)  (696 438)  LC_3 Logic Functioning bit
 (43 6)  (697 438)  (697 438)  LC_3 Logic Functioning bit
 (14 7)  (668 439)  (668 439)  routing T_13_27.sp4_h_l_9 <X> T_13_27.lc_trk_g1_4
 (15 7)  (669 439)  (669 439)  routing T_13_27.sp4_h_l_9 <X> T_13_27.lc_trk_g1_4
 (16 7)  (670 439)  (670 439)  routing T_13_27.sp4_h_l_9 <X> T_13_27.lc_trk_g1_4
 (17 7)  (671 439)  (671 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (676 439)  (676 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (677 439)  (677 439)  routing T_13_27.sp12_h_l_21 <X> T_13_27.lc_trk_g1_6
 (25 7)  (679 439)  (679 439)  routing T_13_27.sp12_h_l_21 <X> T_13_27.lc_trk_g1_6
 (27 7)  (681 439)  (681 439)  routing T_13_27.lc_trk_g1_0 <X> T_13_27.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 439)  (683 439)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 439)  (684 439)  routing T_13_27.lc_trk_g2_2 <X> T_13_27.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 439)  (686 439)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 439)  (687 439)  routing T_13_27.lc_trk_g2_1 <X> T_13_27.input_2_3
 (36 7)  (690 439)  (690 439)  LC_3 Logic Functioning bit
 (37 7)  (691 439)  (691 439)  LC_3 Logic Functioning bit
 (39 7)  (693 439)  (693 439)  LC_3 Logic Functioning bit
 (40 7)  (694 439)  (694 439)  LC_3 Logic Functioning bit
 (42 7)  (696 439)  (696 439)  LC_3 Logic Functioning bit
 (14 8)  (668 440)  (668 440)  routing T_13_27.sp4_h_r_40 <X> T_13_27.lc_trk_g2_0
 (15 8)  (669 440)  (669 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (16 8)  (670 440)  (670 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (17 8)  (671 440)  (671 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 440)  (672 440)  routing T_13_27.sp4_h_r_33 <X> T_13_27.lc_trk_g2_1
 (26 8)  (680 440)  (680 440)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 440)  (681 440)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 440)  (683 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 440)  (684 440)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 440)  (685 440)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 440)  (686 440)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 440)  (687 440)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 440)  (690 440)  LC_4 Logic Functioning bit
 (38 8)  (692 440)  (692 440)  LC_4 Logic Functioning bit
 (42 8)  (696 440)  (696 440)  LC_4 Logic Functioning bit
 (14 9)  (668 441)  (668 441)  routing T_13_27.sp4_h_r_40 <X> T_13_27.lc_trk_g2_0
 (15 9)  (669 441)  (669 441)  routing T_13_27.sp4_h_r_40 <X> T_13_27.lc_trk_g2_0
 (16 9)  (670 441)  (670 441)  routing T_13_27.sp4_h_r_40 <X> T_13_27.lc_trk_g2_0
 (17 9)  (671 441)  (671 441)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 441)  (676 441)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (677 441)  (677 441)  routing T_13_27.sp12_v_t_9 <X> T_13_27.lc_trk_g2_2
 (26 9)  (680 441)  (680 441)  routing T_13_27.lc_trk_g0_6 <X> T_13_27.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 441)  (683 441)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 441)  (684 441)  routing T_13_27.lc_trk_g1_6 <X> T_13_27.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 441)  (685 441)  routing T_13_27.lc_trk_g2_7 <X> T_13_27.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 441)  (686 441)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 441)  (687 441)  routing T_13_27.lc_trk_g2_0 <X> T_13_27.input_2_4
 (36 9)  (690 441)  (690 441)  LC_4 Logic Functioning bit
 (37 9)  (691 441)  (691 441)  LC_4 Logic Functioning bit
 (38 9)  (692 441)  (692 441)  LC_4 Logic Functioning bit
 (39 9)  (693 441)  (693 441)  LC_4 Logic Functioning bit
 (42 9)  (696 441)  (696 441)  LC_4 Logic Functioning bit
 (14 10)  (668 442)  (668 442)  routing T_13_27.sp4_v_t_17 <X> T_13_27.lc_trk_g2_4
 (21 10)  (675 442)  (675 442)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g2_7
 (22 10)  (676 442)  (676 442)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 442)  (677 442)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g2_7
 (24 10)  (678 442)  (678 442)  routing T_13_27.sp4_h_r_39 <X> T_13_27.lc_trk_g2_7
 (16 11)  (670 443)  (670 443)  routing T_13_27.sp4_v_t_17 <X> T_13_27.lc_trk_g2_4
 (17 11)  (671 443)  (671 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 12)  (680 444)  (680 444)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 444)  (681 444)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 444)  (682 444)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 444)  (683 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 444)  (684 444)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 444)  (685 444)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 444)  (686 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 444)  (690 444)  LC_6 Logic Functioning bit
 (38 12)  (692 444)  (692 444)  LC_6 Logic Functioning bit
 (43 12)  (697 444)  (697 444)  LC_6 Logic Functioning bit
 (45 12)  (699 444)  (699 444)  LC_6 Logic Functioning bit
 (53 12)  (707 444)  (707 444)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (27 13)  (681 445)  (681 445)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 445)  (682 445)  routing T_13_27.lc_trk_g3_5 <X> T_13_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 445)  (683 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 445)  (684 445)  routing T_13_27.lc_trk_g3_6 <X> T_13_27.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 445)  (685 445)  routing T_13_27.lc_trk_g0_7 <X> T_13_27.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 445)  (686 445)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 445)  (688 445)  routing T_13_27.lc_trk_g1_1 <X> T_13_27.input_2_6
 (36 13)  (690 445)  (690 445)  LC_6 Logic Functioning bit
 (38 13)  (692 445)  (692 445)  LC_6 Logic Functioning bit
 (41 13)  (695 445)  (695 445)  LC_6 Logic Functioning bit
 (42 13)  (696 445)  (696 445)  LC_6 Logic Functioning bit
 (43 13)  (697 445)  (697 445)  LC_6 Logic Functioning bit
 (48 13)  (702 445)  (702 445)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (671 446)  (671 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (679 446)  (679 446)  routing T_13_27.wire_logic_cluster/lc_6/out <X> T_13_27.lc_trk_g3_6
 (22 15)  (676 447)  (676 447)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_27

 (27 0)  (735 432)  (735 432)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 432)  (736 432)  routing T_14_27.lc_trk_g3_0 <X> T_14_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 432)  (737 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 432)  (740 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 432)  (744 432)  LC_0 Logic Functioning bit
 (39 0)  (747 432)  (747 432)  LC_0 Logic Functioning bit
 (41 0)  (749 432)  (749 432)  LC_0 Logic Functioning bit
 (42 0)  (750 432)  (750 432)  LC_0 Logic Functioning bit
 (44 0)  (752 432)  (752 432)  LC_0 Logic Functioning bit
 (45 0)  (753 432)  (753 432)  LC_0 Logic Functioning bit
 (36 1)  (744 433)  (744 433)  LC_0 Logic Functioning bit
 (39 1)  (747 433)  (747 433)  LC_0 Logic Functioning bit
 (41 1)  (749 433)  (749 433)  LC_0 Logic Functioning bit
 (42 1)  (750 433)  (750 433)  LC_0 Logic Functioning bit
 (49 1)  (757 433)  (757 433)  Carry_In_Mux bit 

 (0 2)  (708 434)  (708 434)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (2 2)  (710 434)  (710 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (717 434)  (717 434)  routing T_14_27.sp4_h_r_10 <X> T_14_27.sp4_h_l_36
 (10 2)  (718 434)  (718 434)  routing T_14_27.sp4_h_r_10 <X> T_14_27.sp4_h_l_36
 (27 2)  (735 434)  (735 434)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 434)  (736 434)  routing T_14_27.lc_trk_g3_1 <X> T_14_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 434)  (737 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 434)  (740 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 434)  (744 434)  LC_1 Logic Functioning bit
 (39 2)  (747 434)  (747 434)  LC_1 Logic Functioning bit
 (41 2)  (749 434)  (749 434)  LC_1 Logic Functioning bit
 (42 2)  (750 434)  (750 434)  LC_1 Logic Functioning bit
 (44 2)  (752 434)  (752 434)  LC_1 Logic Functioning bit
 (45 2)  (753 434)  (753 434)  LC_1 Logic Functioning bit
 (0 3)  (708 435)  (708 435)  routing T_14_27.glb_netwk_3 <X> T_14_27.wire_logic_cluster/lc_7/clk
 (9 3)  (717 435)  (717 435)  routing T_14_27.sp4_v_b_1 <X> T_14_27.sp4_v_t_36
 (36 3)  (744 435)  (744 435)  LC_1 Logic Functioning bit
 (39 3)  (747 435)  (747 435)  LC_1 Logic Functioning bit
 (41 3)  (749 435)  (749 435)  LC_1 Logic Functioning bit
 (42 3)  (750 435)  (750 435)  LC_1 Logic Functioning bit
 (21 4)  (729 436)  (729 436)  routing T_14_27.wire_logic_cluster/lc_3/out <X> T_14_27.lc_trk_g1_3
 (22 4)  (730 436)  (730 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 436)  (733 436)  routing T_14_27.wire_logic_cluster/lc_2/out <X> T_14_27.lc_trk_g1_2
 (27 4)  (735 436)  (735 436)  routing T_14_27.lc_trk_g1_2 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 436)  (737 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 436)  (740 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 436)  (744 436)  LC_2 Logic Functioning bit
 (39 4)  (747 436)  (747 436)  LC_2 Logic Functioning bit
 (41 4)  (749 436)  (749 436)  LC_2 Logic Functioning bit
 (42 4)  (750 436)  (750 436)  LC_2 Logic Functioning bit
 (44 4)  (752 436)  (752 436)  LC_2 Logic Functioning bit
 (45 4)  (753 436)  (753 436)  LC_2 Logic Functioning bit
 (22 5)  (730 437)  (730 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 437)  (738 437)  routing T_14_27.lc_trk_g1_2 <X> T_14_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 437)  (744 437)  LC_2 Logic Functioning bit
 (39 5)  (747 437)  (747 437)  LC_2 Logic Functioning bit
 (41 5)  (749 437)  (749 437)  LC_2 Logic Functioning bit
 (42 5)  (750 437)  (750 437)  LC_2 Logic Functioning bit
 (11 6)  (719 438)  (719 438)  routing T_14_27.sp4_v_b_9 <X> T_14_27.sp4_v_t_40
 (13 6)  (721 438)  (721 438)  routing T_14_27.sp4_v_b_9 <X> T_14_27.sp4_v_t_40
 (17 6)  (725 438)  (725 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 438)  (726 438)  routing T_14_27.wire_logic_cluster/lc_5/out <X> T_14_27.lc_trk_g1_5
 (25 6)  (733 438)  (733 438)  routing T_14_27.wire_logic_cluster/lc_6/out <X> T_14_27.lc_trk_g1_6
 (27 6)  (735 438)  (735 438)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 438)  (737 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 438)  (740 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 438)  (744 438)  LC_3 Logic Functioning bit
 (39 6)  (747 438)  (747 438)  LC_3 Logic Functioning bit
 (41 6)  (749 438)  (749 438)  LC_3 Logic Functioning bit
 (42 6)  (750 438)  (750 438)  LC_3 Logic Functioning bit
 (44 6)  (752 438)  (752 438)  LC_3 Logic Functioning bit
 (45 6)  (753 438)  (753 438)  LC_3 Logic Functioning bit
 (22 7)  (730 439)  (730 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 439)  (738 439)  routing T_14_27.lc_trk_g1_3 <X> T_14_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 439)  (744 439)  LC_3 Logic Functioning bit
 (39 7)  (747 439)  (747 439)  LC_3 Logic Functioning bit
 (41 7)  (749 439)  (749 439)  LC_3 Logic Functioning bit
 (42 7)  (750 439)  (750 439)  LC_3 Logic Functioning bit
 (6 8)  (714 440)  (714 440)  routing T_14_27.sp4_h_r_1 <X> T_14_27.sp4_v_b_6
 (27 8)  (735 440)  (735 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 440)  (736 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 440)  (737 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 440)  (738 440)  routing T_14_27.lc_trk_g3_4 <X> T_14_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 440)  (740 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 440)  (744 440)  LC_4 Logic Functioning bit
 (39 8)  (747 440)  (747 440)  LC_4 Logic Functioning bit
 (41 8)  (749 440)  (749 440)  LC_4 Logic Functioning bit
 (42 8)  (750 440)  (750 440)  LC_4 Logic Functioning bit
 (44 8)  (752 440)  (752 440)  LC_4 Logic Functioning bit
 (45 8)  (753 440)  (753 440)  LC_4 Logic Functioning bit
 (36 9)  (744 441)  (744 441)  LC_4 Logic Functioning bit
 (39 9)  (747 441)  (747 441)  LC_4 Logic Functioning bit
 (41 9)  (749 441)  (749 441)  LC_4 Logic Functioning bit
 (42 9)  (750 441)  (750 441)  LC_4 Logic Functioning bit
 (27 10)  (735 442)  (735 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 442)  (737 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 442)  (738 442)  routing T_14_27.lc_trk_g1_5 <X> T_14_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 442)  (740 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 442)  (744 442)  LC_5 Logic Functioning bit
 (39 10)  (747 442)  (747 442)  LC_5 Logic Functioning bit
 (41 10)  (749 442)  (749 442)  LC_5 Logic Functioning bit
 (42 10)  (750 442)  (750 442)  LC_5 Logic Functioning bit
 (44 10)  (752 442)  (752 442)  LC_5 Logic Functioning bit
 (45 10)  (753 442)  (753 442)  LC_5 Logic Functioning bit
 (36 11)  (744 443)  (744 443)  LC_5 Logic Functioning bit
 (39 11)  (747 443)  (747 443)  LC_5 Logic Functioning bit
 (41 11)  (749 443)  (749 443)  LC_5 Logic Functioning bit
 (42 11)  (750 443)  (750 443)  LC_5 Logic Functioning bit
 (46 11)  (754 443)  (754 443)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (722 444)  (722 444)  routing T_14_27.wire_logic_cluster/lc_0/out <X> T_14_27.lc_trk_g3_0
 (17 12)  (725 444)  (725 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 444)  (726 444)  routing T_14_27.wire_logic_cluster/lc_1/out <X> T_14_27.lc_trk_g3_1
 (27 12)  (735 444)  (735 444)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 444)  (737 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 444)  (738 444)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 444)  (740 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 444)  (744 444)  LC_6 Logic Functioning bit
 (39 12)  (747 444)  (747 444)  LC_6 Logic Functioning bit
 (41 12)  (749 444)  (749 444)  LC_6 Logic Functioning bit
 (42 12)  (750 444)  (750 444)  LC_6 Logic Functioning bit
 (44 12)  (752 444)  (752 444)  LC_6 Logic Functioning bit
 (45 12)  (753 444)  (753 444)  LC_6 Logic Functioning bit
 (47 12)  (755 444)  (755 444)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (725 445)  (725 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 445)  (738 445)  routing T_14_27.lc_trk_g1_6 <X> T_14_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 445)  (744 445)  LC_6 Logic Functioning bit
 (39 13)  (747 445)  (747 445)  LC_6 Logic Functioning bit
 (41 13)  (749 445)  (749 445)  LC_6 Logic Functioning bit
 (42 13)  (750 445)  (750 445)  LC_6 Logic Functioning bit
 (14 14)  (722 446)  (722 446)  routing T_14_27.wire_logic_cluster/lc_4/out <X> T_14_27.lc_trk_g3_4
 (21 14)  (729 446)  (729 446)  routing T_14_27.wire_logic_cluster/lc_7/out <X> T_14_27.lc_trk_g3_7
 (22 14)  (730 446)  (730 446)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 446)  (735 446)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 446)  (736 446)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 446)  (737 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 446)  (738 446)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 446)  (740 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 446)  (744 446)  LC_7 Logic Functioning bit
 (39 14)  (747 446)  (747 446)  LC_7 Logic Functioning bit
 (41 14)  (749 446)  (749 446)  LC_7 Logic Functioning bit
 (42 14)  (750 446)  (750 446)  LC_7 Logic Functioning bit
 (44 14)  (752 446)  (752 446)  LC_7 Logic Functioning bit
 (45 14)  (753 446)  (753 446)  LC_7 Logic Functioning bit
 (17 15)  (725 447)  (725 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 447)  (738 447)  routing T_14_27.lc_trk_g3_7 <X> T_14_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 447)  (744 447)  LC_7 Logic Functioning bit
 (39 15)  (747 447)  (747 447)  LC_7 Logic Functioning bit
 (41 15)  (749 447)  (749 447)  LC_7 Logic Functioning bit
 (42 15)  (750 447)  (750 447)  LC_7 Logic Functioning bit
 (48 15)  (756 447)  (756 447)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_27

 (27 0)  (789 432)  (789 432)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 432)  (790 432)  routing T_15_27.lc_trk_g3_0 <X> T_15_27.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 432)  (791 432)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 432)  (794 432)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 432)  (798 432)  LC_0 Logic Functioning bit
 (39 0)  (801 432)  (801 432)  LC_0 Logic Functioning bit
 (41 0)  (803 432)  (803 432)  LC_0 Logic Functioning bit
 (42 0)  (804 432)  (804 432)  LC_0 Logic Functioning bit
 (44 0)  (806 432)  (806 432)  LC_0 Logic Functioning bit
 (45 0)  (807 432)  (807 432)  LC_0 Logic Functioning bit
 (48 0)  (810 432)  (810 432)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (798 433)  (798 433)  LC_0 Logic Functioning bit
 (39 1)  (801 433)  (801 433)  LC_0 Logic Functioning bit
 (41 1)  (803 433)  (803 433)  LC_0 Logic Functioning bit
 (42 1)  (804 433)  (804 433)  LC_0 Logic Functioning bit
 (49 1)  (811 433)  (811 433)  Carry_In_Mux bit 

 (0 2)  (762 434)  (762 434)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (2 2)  (764 434)  (764 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (774 434)  (774 434)  routing T_15_27.sp4_h_r_11 <X> T_15_27.sp4_h_l_39
 (27 2)  (789 434)  (789 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 434)  (790 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 434)  (791 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 434)  (794 434)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 434)  (798 434)  LC_1 Logic Functioning bit
 (39 2)  (801 434)  (801 434)  LC_1 Logic Functioning bit
 (41 2)  (803 434)  (803 434)  LC_1 Logic Functioning bit
 (42 2)  (804 434)  (804 434)  LC_1 Logic Functioning bit
 (44 2)  (806 434)  (806 434)  LC_1 Logic Functioning bit
 (45 2)  (807 434)  (807 434)  LC_1 Logic Functioning bit
 (0 3)  (762 435)  (762 435)  routing T_15_27.glb_netwk_3 <X> T_15_27.wire_logic_cluster/lc_7/clk
 (13 3)  (775 435)  (775 435)  routing T_15_27.sp4_h_r_11 <X> T_15_27.sp4_h_l_39
 (36 3)  (798 435)  (798 435)  LC_1 Logic Functioning bit
 (39 3)  (801 435)  (801 435)  LC_1 Logic Functioning bit
 (41 3)  (803 435)  (803 435)  LC_1 Logic Functioning bit
 (42 3)  (804 435)  (804 435)  LC_1 Logic Functioning bit
 (48 3)  (810 435)  (810 435)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (783 436)  (783 436)  routing T_15_27.wire_logic_cluster/lc_3/out <X> T_15_27.lc_trk_g1_3
 (22 4)  (784 436)  (784 436)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 436)  (787 436)  routing T_15_27.wire_logic_cluster/lc_2/out <X> T_15_27.lc_trk_g1_2
 (27 4)  (789 436)  (789 436)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 436)  (791 436)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 436)  (794 436)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 436)  (798 436)  LC_2 Logic Functioning bit
 (39 4)  (801 436)  (801 436)  LC_2 Logic Functioning bit
 (41 4)  (803 436)  (803 436)  LC_2 Logic Functioning bit
 (42 4)  (804 436)  (804 436)  LC_2 Logic Functioning bit
 (44 4)  (806 436)  (806 436)  LC_2 Logic Functioning bit
 (45 4)  (807 436)  (807 436)  LC_2 Logic Functioning bit
 (22 5)  (784 437)  (784 437)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 437)  (792 437)  routing T_15_27.lc_trk_g1_2 <X> T_15_27.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 437)  (798 437)  LC_2 Logic Functioning bit
 (39 5)  (801 437)  (801 437)  LC_2 Logic Functioning bit
 (41 5)  (803 437)  (803 437)  LC_2 Logic Functioning bit
 (42 5)  (804 437)  (804 437)  LC_2 Logic Functioning bit
 (10 6)  (772 438)  (772 438)  routing T_15_27.sp4_v_b_11 <X> T_15_27.sp4_h_l_41
 (17 6)  (779 438)  (779 438)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 438)  (780 438)  routing T_15_27.wire_logic_cluster/lc_5/out <X> T_15_27.lc_trk_g1_5
 (21 6)  (783 438)  (783 438)  routing T_15_27.wire_logic_cluster/lc_7/out <X> T_15_27.lc_trk_g1_7
 (22 6)  (784 438)  (784 438)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 438)  (787 438)  routing T_15_27.wire_logic_cluster/lc_6/out <X> T_15_27.lc_trk_g1_6
 (27 6)  (789 438)  (789 438)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 438)  (791 438)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 438)  (794 438)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 438)  (798 438)  LC_3 Logic Functioning bit
 (39 6)  (801 438)  (801 438)  LC_3 Logic Functioning bit
 (41 6)  (803 438)  (803 438)  LC_3 Logic Functioning bit
 (42 6)  (804 438)  (804 438)  LC_3 Logic Functioning bit
 (44 6)  (806 438)  (806 438)  LC_3 Logic Functioning bit
 (45 6)  (807 438)  (807 438)  LC_3 Logic Functioning bit
 (47 6)  (809 438)  (809 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (784 439)  (784 439)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 439)  (792 439)  routing T_15_27.lc_trk_g1_3 <X> T_15_27.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 439)  (798 439)  LC_3 Logic Functioning bit
 (39 7)  (801 439)  (801 439)  LC_3 Logic Functioning bit
 (41 7)  (803 439)  (803 439)  LC_3 Logic Functioning bit
 (42 7)  (804 439)  (804 439)  LC_3 Logic Functioning bit
 (13 8)  (775 440)  (775 440)  routing T_15_27.sp4_h_l_45 <X> T_15_27.sp4_v_b_8
 (27 8)  (789 440)  (789 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 440)  (790 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 440)  (791 440)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 440)  (792 440)  routing T_15_27.lc_trk_g3_4 <X> T_15_27.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 440)  (794 440)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 440)  (798 440)  LC_4 Logic Functioning bit
 (39 8)  (801 440)  (801 440)  LC_4 Logic Functioning bit
 (41 8)  (803 440)  (803 440)  LC_4 Logic Functioning bit
 (42 8)  (804 440)  (804 440)  LC_4 Logic Functioning bit
 (44 8)  (806 440)  (806 440)  LC_4 Logic Functioning bit
 (45 8)  (807 440)  (807 440)  LC_4 Logic Functioning bit
 (53 8)  (815 440)  (815 440)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (774 441)  (774 441)  routing T_15_27.sp4_h_l_45 <X> T_15_27.sp4_v_b_8
 (36 9)  (798 441)  (798 441)  LC_4 Logic Functioning bit
 (39 9)  (801 441)  (801 441)  LC_4 Logic Functioning bit
 (41 9)  (803 441)  (803 441)  LC_4 Logic Functioning bit
 (42 9)  (804 441)  (804 441)  LC_4 Logic Functioning bit
 (27 10)  (789 442)  (789 442)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 442)  (791 442)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 442)  (792 442)  routing T_15_27.lc_trk_g1_5 <X> T_15_27.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 442)  (794 442)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 442)  (798 442)  LC_5 Logic Functioning bit
 (39 10)  (801 442)  (801 442)  LC_5 Logic Functioning bit
 (41 10)  (803 442)  (803 442)  LC_5 Logic Functioning bit
 (42 10)  (804 442)  (804 442)  LC_5 Logic Functioning bit
 (44 10)  (806 442)  (806 442)  LC_5 Logic Functioning bit
 (45 10)  (807 442)  (807 442)  LC_5 Logic Functioning bit
 (36 11)  (798 443)  (798 443)  LC_5 Logic Functioning bit
 (39 11)  (801 443)  (801 443)  LC_5 Logic Functioning bit
 (41 11)  (803 443)  (803 443)  LC_5 Logic Functioning bit
 (42 11)  (804 443)  (804 443)  LC_5 Logic Functioning bit
 (52 11)  (814 443)  (814 443)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (774 444)  (774 444)  routing T_15_27.sp4_h_l_45 <X> T_15_27.sp4_h_r_11
 (14 12)  (776 444)  (776 444)  routing T_15_27.wire_logic_cluster/lc_0/out <X> T_15_27.lc_trk_g3_0
 (17 12)  (779 444)  (779 444)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 444)  (780 444)  routing T_15_27.wire_logic_cluster/lc_1/out <X> T_15_27.lc_trk_g3_1
 (27 12)  (789 444)  (789 444)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 444)  (791 444)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 444)  (792 444)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 444)  (794 444)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 444)  (798 444)  LC_6 Logic Functioning bit
 (39 12)  (801 444)  (801 444)  LC_6 Logic Functioning bit
 (41 12)  (803 444)  (803 444)  LC_6 Logic Functioning bit
 (42 12)  (804 444)  (804 444)  LC_6 Logic Functioning bit
 (44 12)  (806 444)  (806 444)  LC_6 Logic Functioning bit
 (45 12)  (807 444)  (807 444)  LC_6 Logic Functioning bit
 (13 13)  (775 445)  (775 445)  routing T_15_27.sp4_h_l_45 <X> T_15_27.sp4_h_r_11
 (17 13)  (779 445)  (779 445)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 445)  (792 445)  routing T_15_27.lc_trk_g1_6 <X> T_15_27.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 445)  (798 445)  LC_6 Logic Functioning bit
 (39 13)  (801 445)  (801 445)  LC_6 Logic Functioning bit
 (41 13)  (803 445)  (803 445)  LC_6 Logic Functioning bit
 (42 13)  (804 445)  (804 445)  LC_6 Logic Functioning bit
 (46 13)  (808 445)  (808 445)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (776 446)  (776 446)  routing T_15_27.wire_logic_cluster/lc_4/out <X> T_15_27.lc_trk_g3_4
 (27 14)  (789 446)  (789 446)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 446)  (791 446)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 446)  (792 446)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 446)  (794 446)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 446)  (798 446)  LC_7 Logic Functioning bit
 (39 14)  (801 446)  (801 446)  LC_7 Logic Functioning bit
 (41 14)  (803 446)  (803 446)  LC_7 Logic Functioning bit
 (42 14)  (804 446)  (804 446)  LC_7 Logic Functioning bit
 (45 14)  (807 446)  (807 446)  LC_7 Logic Functioning bit
 (47 14)  (809 446)  (809 446)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (779 447)  (779 447)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 447)  (792 447)  routing T_15_27.lc_trk_g1_7 <X> T_15_27.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 447)  (798 447)  LC_7 Logic Functioning bit
 (39 15)  (801 447)  (801 447)  LC_7 Logic Functioning bit
 (41 15)  (803 447)  (803 447)  LC_7 Logic Functioning bit
 (42 15)  (804 447)  (804 447)  LC_7 Logic Functioning bit


LogicTile_16_27

 (9 6)  (825 438)  (825 438)  routing T_16_27.sp4_v_b_4 <X> T_16_27.sp4_h_l_41
 (12 6)  (828 438)  (828 438)  routing T_16_27.sp4_v_t_40 <X> T_16_27.sp4_h_l_40
 (11 7)  (827 439)  (827 439)  routing T_16_27.sp4_v_t_40 <X> T_16_27.sp4_h_l_40
 (13 11)  (829 443)  (829 443)  routing T_16_27.sp4_v_b_3 <X> T_16_27.sp4_h_l_45
 (4 12)  (820 444)  (820 444)  routing T_16_27.sp4_h_l_44 <X> T_16_27.sp4_v_b_9
 (5 13)  (821 445)  (821 445)  routing T_16_27.sp4_h_l_44 <X> T_16_27.sp4_v_b_9
 (12 15)  (828 447)  (828 447)  routing T_16_27.sp4_h_l_46 <X> T_16_27.sp4_v_t_46


LogicTile_1_26

 (26 0)  (44 416)  (44 416)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (32 0)  (50 416)  (50 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 416)  (52 416)  routing T_1_26.lc_trk_g1_0 <X> T_1_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 416)  (55 416)  LC_0 Logic Functioning bit
 (38 0)  (56 416)  (56 416)  LC_0 Logic Functioning bit
 (39 0)  (57 416)  (57 416)  LC_0 Logic Functioning bit
 (43 0)  (61 416)  (61 416)  LC_0 Logic Functioning bit
 (45 0)  (63 416)  (63 416)  LC_0 Logic Functioning bit
 (26 1)  (44 417)  (44 417)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 417)  (47 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 417)  (50 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 417)  (51 417)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.input_2_0
 (34 1)  (52 417)  (52 417)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.input_2_0
 (36 1)  (54 417)  (54 417)  LC_0 Logic Functioning bit
 (38 1)  (56 417)  (56 417)  LC_0 Logic Functioning bit
 (39 1)  (57 417)  (57 417)  LC_0 Logic Functioning bit
 (42 1)  (60 417)  (60 417)  LC_0 Logic Functioning bit
 (0 2)  (18 418)  (18 418)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (2 2)  (20 418)  (20 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (43 418)  (43 418)  routing T_1_26.sp4_v_t_3 <X> T_1_26.lc_trk_g0_6
 (27 2)  (45 418)  (45 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 418)  (46 418)  routing T_1_26.lc_trk_g3_1 <X> T_1_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 418)  (47 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 418)  (49 418)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 418)  (50 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (55 418)  (55 418)  LC_1 Logic Functioning bit
 (39 2)  (57 418)  (57 418)  LC_1 Logic Functioning bit
 (41 2)  (59 418)  (59 418)  LC_1 Logic Functioning bit
 (43 2)  (61 418)  (61 418)  LC_1 Logic Functioning bit
 (45 2)  (63 418)  (63 418)  LC_1 Logic Functioning bit
 (46 2)  (64 418)  (64 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (18 419)  (18 419)  routing T_1_26.glb_netwk_3 <X> T_1_26.wire_logic_cluster/lc_7/clk
 (22 3)  (40 419)  (40 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 419)  (41 419)  routing T_1_26.sp4_v_t_3 <X> T_1_26.lc_trk_g0_6
 (25 3)  (43 419)  (43 419)  routing T_1_26.sp4_v_t_3 <X> T_1_26.lc_trk_g0_6
 (31 3)  (49 419)  (49 419)  routing T_1_26.lc_trk_g0_6 <X> T_1_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (55 419)  (55 419)  LC_1 Logic Functioning bit
 (39 3)  (57 419)  (57 419)  LC_1 Logic Functioning bit
 (41 3)  (59 419)  (59 419)  LC_1 Logic Functioning bit
 (43 3)  (61 419)  (61 419)  LC_1 Logic Functioning bit
 (52 3)  (70 419)  (70 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (18 420)  (18 420)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (1 4)  (19 420)  (19 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (24 420)  (24 420)  routing T_1_26.sp4_h_r_10 <X> T_1_26.sp4_v_b_3
 (11 4)  (29 420)  (29 420)  routing T_1_26.sp4_h_r_0 <X> T_1_26.sp4_v_b_5
 (14 4)  (32 420)  (32 420)  routing T_1_26.wire_logic_cluster/lc_0/out <X> T_1_26.lc_trk_g1_0
 (0 5)  (18 421)  (18 421)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (1 5)  (19 421)  (19 421)  routing T_1_26.lc_trk_g3_3 <X> T_1_26.wire_logic_cluster/lc_7/cen
 (17 5)  (35 421)  (35 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (34 422)  (34 422)  routing T_1_26.sp4_v_b_13 <X> T_1_26.lc_trk_g1_5
 (17 6)  (35 422)  (35 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (36 422)  (36 422)  routing T_1_26.sp4_v_b_13 <X> T_1_26.lc_trk_g1_5
 (18 7)  (36 423)  (36 423)  routing T_1_26.sp4_v_b_13 <X> T_1_26.lc_trk_g1_5
 (17 12)  (35 428)  (35 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 428)  (36 428)  routing T_1_26.wire_logic_cluster/lc_1/out <X> T_1_26.lc_trk_g3_1
 (21 12)  (39 428)  (39 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (22 12)  (40 428)  (40 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (41 428)  (41 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (24 12)  (42 428)  (42 428)  routing T_1_26.sp4_h_r_35 <X> T_1_26.lc_trk_g3_3
 (1 14)  (19 430)  (19 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 431)  (18 431)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 431)  (19 431)  routing T_1_26.lc_trk_g1_5 <X> T_1_26.wire_logic_cluster/lc_7/s_r


LogicTile_2_26

 (8 0)  (80 416)  (80 416)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_h_r_1
 (9 0)  (81 416)  (81 416)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_h_r_1
 (10 0)  (82 416)  (82 416)  routing T_2_26.sp4_v_b_7 <X> T_2_26.sp4_h_r_1
 (11 0)  (83 416)  (83 416)  routing T_2_26.sp4_h_r_9 <X> T_2_26.sp4_v_b_2
 (14 0)  (86 416)  (86 416)  routing T_2_26.lft_op_0 <X> T_2_26.lc_trk_g0_0
 (26 0)  (98 416)  (98 416)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 416)  (99 416)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 416)  (100 416)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 416)  (101 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 416)  (102 416)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 416)  (104 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 416)  (106 416)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 416)  (109 416)  LC_0 Logic Functioning bit
 (40 0)  (112 416)  (112 416)  LC_0 Logic Functioning bit
 (41 0)  (113 416)  (113 416)  LC_0 Logic Functioning bit
 (42 0)  (114 416)  (114 416)  LC_0 Logic Functioning bit
 (47 0)  (119 416)  (119 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (87 417)  (87 417)  routing T_2_26.lft_op_0 <X> T_2_26.lc_trk_g0_0
 (17 1)  (89 417)  (89 417)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (98 417)  (98 417)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 417)  (101 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 417)  (102 417)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 417)  (104 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 417)  (106 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_0
 (35 1)  (107 417)  (107 417)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_0
 (40 1)  (112 417)  (112 417)  LC_0 Logic Functioning bit
 (41 1)  (113 417)  (113 417)  LC_0 Logic Functioning bit
 (0 2)  (72 418)  (72 418)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (2 2)  (74 418)  (74 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (83 418)  (83 418)  routing T_2_26.sp4_h_r_8 <X> T_2_26.sp4_v_t_39
 (13 2)  (85 418)  (85 418)  routing T_2_26.sp4_h_r_8 <X> T_2_26.sp4_v_t_39
 (0 3)  (72 419)  (72 419)  routing T_2_26.glb_netwk_3 <X> T_2_26.wire_logic_cluster/lc_7/clk
 (12 3)  (84 419)  (84 419)  routing T_2_26.sp4_h_r_8 <X> T_2_26.sp4_v_t_39
 (22 3)  (94 419)  (94 419)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 419)  (96 419)  routing T_2_26.top_op_6 <X> T_2_26.lc_trk_g0_6
 (25 3)  (97 419)  (97 419)  routing T_2_26.top_op_6 <X> T_2_26.lc_trk_g0_6
 (15 4)  (87 420)  (87 420)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g1_1
 (17 4)  (89 420)  (89 420)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 420)  (90 420)  routing T_2_26.lft_op_1 <X> T_2_26.lc_trk_g1_1
 (21 4)  (93 420)  (93 420)  routing T_2_26.wire_logic_cluster/lc_3/out <X> T_2_26.lc_trk_g1_3
 (22 4)  (94 420)  (94 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 420)  (98 420)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (31 4)  (103 420)  (103 420)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 420)  (104 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 420)  (105 420)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 420)  (106 420)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 420)  (108 420)  LC_2 Logic Functioning bit
 (37 4)  (109 420)  (109 420)  LC_2 Logic Functioning bit
 (38 4)  (110 420)  (110 420)  LC_2 Logic Functioning bit
 (39 4)  (111 420)  (111 420)  LC_2 Logic Functioning bit
 (41 4)  (113 420)  (113 420)  LC_2 Logic Functioning bit
 (43 4)  (115 420)  (115 420)  LC_2 Logic Functioning bit
 (10 5)  (82 421)  (82 421)  routing T_2_26.sp4_h_r_11 <X> T_2_26.sp4_v_b_4
 (12 5)  (84 421)  (84 421)  routing T_2_26.sp4_h_r_5 <X> T_2_26.sp4_v_b_5
 (15 5)  (87 421)  (87 421)  routing T_2_26.bot_op_0 <X> T_2_26.lc_trk_g1_0
 (17 5)  (89 421)  (89 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (98 421)  (98 421)  routing T_2_26.lc_trk_g0_6 <X> T_2_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 421)  (101 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 421)  (103 421)  routing T_2_26.lc_trk_g3_6 <X> T_2_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 421)  (108 421)  LC_2 Logic Functioning bit
 (37 5)  (109 421)  (109 421)  LC_2 Logic Functioning bit
 (38 5)  (110 421)  (110 421)  LC_2 Logic Functioning bit
 (39 5)  (111 421)  (111 421)  LC_2 Logic Functioning bit
 (40 5)  (112 421)  (112 421)  LC_2 Logic Functioning bit
 (42 5)  (114 421)  (114 421)  LC_2 Logic Functioning bit
 (14 6)  (86 422)  (86 422)  routing T_2_26.wire_logic_cluster/lc_4/out <X> T_2_26.lc_trk_g1_4
 (15 6)  (87 422)  (87 422)  routing T_2_26.sp4_v_b_21 <X> T_2_26.lc_trk_g1_5
 (16 6)  (88 422)  (88 422)  routing T_2_26.sp4_v_b_21 <X> T_2_26.lc_trk_g1_5
 (17 6)  (89 422)  (89 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (98 422)  (98 422)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 422)  (99 422)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 422)  (101 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 422)  (102 422)  routing T_2_26.lc_trk_g1_5 <X> T_2_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 422)  (104 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 422)  (106 422)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 422)  (108 422)  LC_3 Logic Functioning bit
 (37 6)  (109 422)  (109 422)  LC_3 Logic Functioning bit
 (38 6)  (110 422)  (110 422)  LC_3 Logic Functioning bit
 (40 6)  (112 422)  (112 422)  LC_3 Logic Functioning bit
 (42 6)  (114 422)  (114 422)  LC_3 Logic Functioning bit
 (45 6)  (117 422)  (117 422)  LC_3 Logic Functioning bit
 (46 6)  (118 422)  (118 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 422)  (122 422)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (125 422)  (125 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (89 423)  (89 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 423)  (94 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (98 423)  (98 423)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 423)  (99 423)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 423)  (101 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 423)  (103 423)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 423)  (108 423)  LC_3 Logic Functioning bit
 (37 7)  (109 423)  (109 423)  LC_3 Logic Functioning bit
 (39 7)  (111 423)  (111 423)  LC_3 Logic Functioning bit
 (40 7)  (112 423)  (112 423)  LC_3 Logic Functioning bit
 (42 7)  (114 423)  (114 423)  LC_3 Logic Functioning bit
 (46 7)  (118 423)  (118 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (119 423)  (119 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (120 423)  (120 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (123 423)  (123 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (97 424)  (97 424)  routing T_2_26.wire_logic_cluster/lc_2/out <X> T_2_26.lc_trk_g2_2
 (26 8)  (98 424)  (98 424)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 424)  (99 424)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 424)  (101 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 424)  (102 424)  routing T_2_26.lc_trk_g1_4 <X> T_2_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 424)  (103 424)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 424)  (104 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 424)  (105 424)  routing T_2_26.lc_trk_g2_5 <X> T_2_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 424)  (108 424)  LC_4 Logic Functioning bit
 (38 8)  (110 424)  (110 424)  LC_4 Logic Functioning bit
 (40 8)  (112 424)  (112 424)  LC_4 Logic Functioning bit
 (41 8)  (113 424)  (113 424)  LC_4 Logic Functioning bit
 (42 8)  (114 424)  (114 424)  LC_4 Logic Functioning bit
 (43 8)  (115 424)  (115 424)  LC_4 Logic Functioning bit
 (45 8)  (117 424)  (117 424)  LC_4 Logic Functioning bit
 (22 9)  (94 425)  (94 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (99 425)  (99 425)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 425)  (100 425)  routing T_2_26.lc_trk_g3_5 <X> T_2_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 425)  (101 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (113 425)  (113 425)  LC_4 Logic Functioning bit
 (43 9)  (115 425)  (115 425)  LC_4 Logic Functioning bit
 (46 9)  (118 425)  (118 425)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (123 425)  (123 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (89 426)  (89 426)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 426)  (90 426)  routing T_2_26.bnl_op_5 <X> T_2_26.lc_trk_g2_5
 (18 11)  (90 427)  (90 427)  routing T_2_26.bnl_op_5 <X> T_2_26.lc_trk_g2_5
 (27 12)  (99 428)  (99 428)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 428)  (101 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 428)  (102 428)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 428)  (104 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 428)  (106 428)  routing T_2_26.lc_trk_g1_0 <X> T_2_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 428)  (112 428)  LC_6 Logic Functioning bit
 (41 12)  (113 428)  (113 428)  LC_6 Logic Functioning bit
 (45 12)  (117 428)  (117 428)  LC_6 Logic Functioning bit
 (26 13)  (98 429)  (98 429)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 429)  (100 429)  routing T_2_26.lc_trk_g2_2 <X> T_2_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 429)  (101 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 429)  (102 429)  routing T_2_26.lc_trk_g1_6 <X> T_2_26.wire_logic_cluster/lc_6/in_1
 (32 13)  (104 429)  (104 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (106 429)  (106 429)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_6
 (35 13)  (107 429)  (107 429)  routing T_2_26.lc_trk_g1_3 <X> T_2_26.input_2_6
 (36 13)  (108 429)  (108 429)  LC_6 Logic Functioning bit
 (40 13)  (112 429)  (112 429)  LC_6 Logic Functioning bit
 (41 13)  (113 429)  (113 429)  LC_6 Logic Functioning bit
 (43 13)  (115 429)  (115 429)  LC_6 Logic Functioning bit
 (15 14)  (87 430)  (87 430)  routing T_2_26.sp4_v_t_32 <X> T_2_26.lc_trk_g3_5
 (16 14)  (88 430)  (88 430)  routing T_2_26.sp4_v_t_32 <X> T_2_26.lc_trk_g3_5
 (17 14)  (89 430)  (89 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (97 430)  (97 430)  routing T_2_26.wire_logic_cluster/lc_6/out <X> T_2_26.lc_trk_g3_6
 (29 14)  (101 430)  (101 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 430)  (104 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 430)  (106 430)  routing T_2_26.lc_trk_g1_1 <X> T_2_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 430)  (108 430)  LC_7 Logic Functioning bit
 (38 14)  (110 430)  (110 430)  LC_7 Logic Functioning bit
 (22 15)  (94 431)  (94 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (108 431)  (108 431)  LC_7 Logic Functioning bit
 (38 15)  (110 431)  (110 431)  LC_7 Logic Functioning bit


LogicTile_3_26

 (27 0)  (153 416)  (153 416)  routing T_3_26.lc_trk_g1_0 <X> T_3_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 416)  (155 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (161 416)  (161 416)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_0
 (36 0)  (162 416)  (162 416)  LC_0 Logic Functioning bit
 (39 0)  (165 416)  (165 416)  LC_0 Logic Functioning bit
 (41 0)  (167 416)  (167 416)  LC_0 Logic Functioning bit
 (42 0)  (168 416)  (168 416)  LC_0 Logic Functioning bit
 (44 0)  (170 416)  (170 416)  LC_0 Logic Functioning bit
 (45 0)  (171 416)  (171 416)  LC_0 Logic Functioning bit
 (46 0)  (172 416)  (172 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (173 416)  (173 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (174 416)  (174 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (177 416)  (177 416)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (53 0)  (179 416)  (179 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (32 1)  (158 417)  (158 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (159 417)  (159 417)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_0
 (34 1)  (160 417)  (160 417)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_0
 (35 1)  (161 417)  (161 417)  routing T_3_26.lc_trk_g3_7 <X> T_3_26.input_2_0
 (36 1)  (162 417)  (162 417)  LC_0 Logic Functioning bit
 (39 1)  (165 417)  (165 417)  LC_0 Logic Functioning bit
 (41 1)  (167 417)  (167 417)  LC_0 Logic Functioning bit
 (42 1)  (168 417)  (168 417)  LC_0 Logic Functioning bit
 (48 1)  (174 417)  (174 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (179 417)  (179 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (126 418)  (126 418)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (2 2)  (128 418)  (128 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (134 418)  (134 418)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_h_l_36
 (9 2)  (135 418)  (135 418)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_h_l_36
 (10 2)  (136 418)  (136 418)  routing T_3_26.sp4_v_t_42 <X> T_3_26.sp4_h_l_36
 (14 2)  (140 418)  (140 418)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (27 2)  (153 418)  (153 418)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (154 418)  (154 418)  routing T_3_26.lc_trk_g3_1 <X> T_3_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 418)  (155 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 418)  (158 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (162 418)  (162 418)  LC_1 Logic Functioning bit
 (39 2)  (165 418)  (165 418)  LC_1 Logic Functioning bit
 (41 2)  (167 418)  (167 418)  LC_1 Logic Functioning bit
 (42 2)  (168 418)  (168 418)  LC_1 Logic Functioning bit
 (44 2)  (170 418)  (170 418)  LC_1 Logic Functioning bit
 (45 2)  (171 418)  (171 418)  LC_1 Logic Functioning bit
 (48 2)  (174 418)  (174 418)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (177 418)  (177 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (179 418)  (179 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (126 419)  (126 419)  routing T_3_26.glb_netwk_3 <X> T_3_26.wire_logic_cluster/lc_7/clk
 (15 3)  (141 419)  (141 419)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (16 3)  (142 419)  (142 419)  routing T_3_26.sp4_h_l_1 <X> T_3_26.lc_trk_g0_4
 (17 3)  (143 419)  (143 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (162 419)  (162 419)  LC_1 Logic Functioning bit
 (39 3)  (165 419)  (165 419)  LC_1 Logic Functioning bit
 (41 3)  (167 419)  (167 419)  LC_1 Logic Functioning bit
 (42 3)  (168 419)  (168 419)  LC_1 Logic Functioning bit
 (47 3)  (173 419)  (173 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (177 419)  (177 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (127 420)  (127 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (135 420)  (135 420)  routing T_3_26.sp4_h_l_36 <X> T_3_26.sp4_h_r_4
 (10 4)  (136 420)  (136 420)  routing T_3_26.sp4_h_l_36 <X> T_3_26.sp4_h_r_4
 (14 4)  (140 420)  (140 420)  routing T_3_26.wire_logic_cluster/lc_0/out <X> T_3_26.lc_trk_g1_0
 (22 4)  (148 420)  (148 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (149 420)  (149 420)  routing T_3_26.sp12_h_r_11 <X> T_3_26.lc_trk_g1_3
 (27 4)  (153 420)  (153 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 420)  (155 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 420)  (156 420)  routing T_3_26.lc_trk_g1_4 <X> T_3_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 420)  (158 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (162 420)  (162 420)  LC_2 Logic Functioning bit
 (39 4)  (165 420)  (165 420)  LC_2 Logic Functioning bit
 (41 4)  (167 420)  (167 420)  LC_2 Logic Functioning bit
 (42 4)  (168 420)  (168 420)  LC_2 Logic Functioning bit
 (44 4)  (170 420)  (170 420)  LC_2 Logic Functioning bit
 (45 4)  (171 420)  (171 420)  LC_2 Logic Functioning bit
 (46 4)  (172 420)  (172 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (126 421)  (126 421)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_7/cen
 (1 5)  (127 421)  (127 421)  routing T_3_26.lc_trk_g1_3 <X> T_3_26.wire_logic_cluster/lc_7/cen
 (5 5)  (131 421)  (131 421)  routing T_3_26.sp4_h_r_3 <X> T_3_26.sp4_v_b_3
 (6 5)  (132 421)  (132 421)  routing T_3_26.sp4_h_l_38 <X> T_3_26.sp4_h_r_3
 (17 5)  (143 421)  (143 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (162 421)  (162 421)  LC_2 Logic Functioning bit
 (39 5)  (165 421)  (165 421)  LC_2 Logic Functioning bit
 (41 5)  (167 421)  (167 421)  LC_2 Logic Functioning bit
 (42 5)  (168 421)  (168 421)  LC_2 Logic Functioning bit
 (48 5)  (174 421)  (174 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (177 421)  (177 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (178 421)  (178 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (140 422)  (140 422)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (27 6)  (153 422)  (153 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 422)  (154 422)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 422)  (155 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 422)  (158 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (162 422)  (162 422)  LC_3 Logic Functioning bit
 (39 6)  (165 422)  (165 422)  LC_3 Logic Functioning bit
 (41 6)  (167 422)  (167 422)  LC_3 Logic Functioning bit
 (42 6)  (168 422)  (168 422)  LC_3 Logic Functioning bit
 (44 6)  (170 422)  (170 422)  LC_3 Logic Functioning bit
 (45 6)  (171 422)  (171 422)  LC_3 Logic Functioning bit
 (46 6)  (172 422)  (172 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (140 423)  (140 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (15 7)  (141 423)  (141 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (16 7)  (142 423)  (142 423)  routing T_3_26.sp4_h_l_9 <X> T_3_26.lc_trk_g1_4
 (17 7)  (143 423)  (143 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (30 7)  (156 423)  (156 423)  routing T_3_26.lc_trk_g3_3 <X> T_3_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 423)  (162 423)  LC_3 Logic Functioning bit
 (39 7)  (165 423)  (165 423)  LC_3 Logic Functioning bit
 (41 7)  (167 423)  (167 423)  LC_3 Logic Functioning bit
 (42 7)  (168 423)  (168 423)  LC_3 Logic Functioning bit
 (52 7)  (178 423)  (178 423)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (8 8)  (134 424)  (134 424)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_h_r_7
 (9 8)  (135 424)  (135 424)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_h_r_7
 (10 8)  (136 424)  (136 424)  routing T_3_26.sp4_v_b_1 <X> T_3_26.sp4_h_r_7
 (27 8)  (153 424)  (153 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 424)  (154 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 424)  (155 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 424)  (156 424)  routing T_3_26.lc_trk_g3_4 <X> T_3_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 424)  (158 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (162 424)  (162 424)  LC_4 Logic Functioning bit
 (39 8)  (165 424)  (165 424)  LC_4 Logic Functioning bit
 (41 8)  (167 424)  (167 424)  LC_4 Logic Functioning bit
 (42 8)  (168 424)  (168 424)  LC_4 Logic Functioning bit
 (45 8)  (171 424)  (171 424)  LC_4 Logic Functioning bit
 (46 8)  (172 424)  (172 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (162 425)  (162 425)  LC_4 Logic Functioning bit
 (39 9)  (165 425)  (165 425)  LC_4 Logic Functioning bit
 (41 9)  (167 425)  (167 425)  LC_4 Logic Functioning bit
 (42 9)  (168 425)  (168 425)  LC_4 Logic Functioning bit
 (48 9)  (174 425)  (174 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (178 425)  (178 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 12)  (143 428)  (143 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 428)  (144 428)  routing T_3_26.wire_logic_cluster/lc_1/out <X> T_3_26.lc_trk_g3_1
 (21 12)  (147 428)  (147 428)  routing T_3_26.wire_logic_cluster/lc_3/out <X> T_3_26.lc_trk_g3_3
 (22 12)  (148 428)  (148 428)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (1 14)  (127 430)  (127 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (138 430)  (138 430)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_h_l_46
 (14 14)  (140 430)  (140 430)  routing T_3_26.wire_logic_cluster/lc_4/out <X> T_3_26.lc_trk_g3_4
 (22 14)  (148 430)  (148 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (127 431)  (127 431)  routing T_3_26.lc_trk_g0_4 <X> T_3_26.wire_logic_cluster/lc_7/s_r
 (11 15)  (137 431)  (137 431)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_h_l_46
 (13 15)  (139 431)  (139 431)  routing T_3_26.sp4_v_t_40 <X> T_3_26.sp4_h_l_46
 (17 15)  (143 431)  (143 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_4_26

 (6 0)  (186 416)  (186 416)  routing T_4_26.sp4_h_r_7 <X> T_4_26.sp4_v_b_0
 (8 8)  (188 424)  (188 424)  routing T_4_26.sp4_h_l_42 <X> T_4_26.sp4_h_r_7


LogicTile_5_26

 (5 0)  (239 416)  (239 416)  routing T_5_26.sp4_v_t_37 <X> T_5_26.sp4_h_r_0
 (9 0)  (243 416)  (243 416)  routing T_5_26.sp4_h_l_47 <X> T_5_26.sp4_h_r_1
 (10 0)  (244 416)  (244 416)  routing T_5_26.sp4_h_l_47 <X> T_5_26.sp4_h_r_1
 (12 0)  (246 416)  (246 416)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_h_r_2
 (25 0)  (259 416)  (259 416)  routing T_5_26.sp4_v_b_10 <X> T_5_26.lc_trk_g0_2
 (27 0)  (261 416)  (261 416)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 416)  (262 416)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 416)  (263 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 416)  (264 416)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 416)  (266 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 416)  (267 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 416)  (268 416)  routing T_5_26.lc_trk_g3_0 <X> T_5_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 416)  (270 416)  LC_0 Logic Functioning bit
 (37 0)  (271 416)  (271 416)  LC_0 Logic Functioning bit
 (38 0)  (272 416)  (272 416)  LC_0 Logic Functioning bit
 (39 0)  (273 416)  (273 416)  LC_0 Logic Functioning bit
 (40 0)  (274 416)  (274 416)  LC_0 Logic Functioning bit
 (42 0)  (276 416)  (276 416)  LC_0 Logic Functioning bit
 (48 0)  (282 416)  (282 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (246 417)  (246 417)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_b_2
 (13 1)  (247 417)  (247 417)  routing T_5_26.sp4_h_l_46 <X> T_5_26.sp4_h_r_2
 (17 1)  (251 417)  (251 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (256 417)  (256 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (257 417)  (257 417)  routing T_5_26.sp4_v_b_10 <X> T_5_26.lc_trk_g0_2
 (25 1)  (259 417)  (259 417)  routing T_5_26.sp4_v_b_10 <X> T_5_26.lc_trk_g0_2
 (30 1)  (264 417)  (264 417)  routing T_5_26.lc_trk_g3_6 <X> T_5_26.wire_logic_cluster/lc_0/in_1
 (36 1)  (270 417)  (270 417)  LC_0 Logic Functioning bit
 (37 1)  (271 417)  (271 417)  LC_0 Logic Functioning bit
 (38 1)  (272 417)  (272 417)  LC_0 Logic Functioning bit
 (39 1)  (273 417)  (273 417)  LC_0 Logic Functioning bit
 (40 1)  (274 417)  (274 417)  LC_0 Logic Functioning bit
 (42 1)  (276 417)  (276 417)  LC_0 Logic Functioning bit
 (0 2)  (234 418)  (234 418)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (2 2)  (236 418)  (236 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (260 418)  (260 418)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 418)  (261 418)  routing T_5_26.lc_trk_g1_1 <X> T_5_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 418)  (263 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 418)  (265 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 418)  (266 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 418)  (268 418)  routing T_5_26.lc_trk_g1_5 <X> T_5_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 418)  (270 418)  LC_1 Logic Functioning bit
 (38 2)  (272 418)  (272 418)  LC_1 Logic Functioning bit
 (41 2)  (275 418)  (275 418)  LC_1 Logic Functioning bit
 (43 2)  (277 418)  (277 418)  LC_1 Logic Functioning bit
 (45 2)  (279 418)  (279 418)  LC_1 Logic Functioning bit
 (50 2)  (284 418)  (284 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 419)  (234 419)  routing T_5_26.glb_netwk_3 <X> T_5_26.wire_logic_cluster/lc_7/clk
 (16 3)  (250 419)  (250 419)  routing T_5_26.sp12_h_r_12 <X> T_5_26.lc_trk_g0_4
 (17 3)  (251 419)  (251 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (261 419)  (261 419)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 419)  (262 419)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 419)  (263 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 419)  (270 419)  LC_1 Logic Functioning bit
 (38 3)  (272 419)  (272 419)  LC_1 Logic Functioning bit
 (40 3)  (274 419)  (274 419)  LC_1 Logic Functioning bit
 (43 3)  (277 419)  (277 419)  LC_1 Logic Functioning bit
 (52 3)  (286 419)  (286 419)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (17 4)  (251 420)  (251 420)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (252 420)  (252 420)  routing T_5_26.wire_logic_cluster/lc_1/out <X> T_5_26.lc_trk_g1_1
 (21 4)  (255 420)  (255 420)  routing T_5_26.wire_logic_cluster/lc_3/out <X> T_5_26.lc_trk_g1_3
 (22 4)  (256 420)  (256 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (260 420)  (260 420)  routing T_5_26.lc_trk_g0_4 <X> T_5_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 420)  (262 420)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 420)  (263 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 420)  (264 420)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 420)  (266 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 420)  (268 420)  routing T_5_26.lc_trk_g1_0 <X> T_5_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 420)  (270 420)  LC_2 Logic Functioning bit
 (38 4)  (272 420)  (272 420)  LC_2 Logic Functioning bit
 (41 4)  (275 420)  (275 420)  LC_2 Logic Functioning bit
 (15 5)  (249 421)  (249 421)  routing T_5_26.sp4_v_t_5 <X> T_5_26.lc_trk_g1_0
 (16 5)  (250 421)  (250 421)  routing T_5_26.sp4_v_t_5 <X> T_5_26.lc_trk_g1_0
 (17 5)  (251 421)  (251 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (29 5)  (263 421)  (263 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 421)  (264 421)  routing T_5_26.lc_trk_g2_7 <X> T_5_26.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 421)  (266 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (269 421)  (269 421)  routing T_5_26.lc_trk_g0_2 <X> T_5_26.input_2_2
 (36 5)  (270 421)  (270 421)  LC_2 Logic Functioning bit
 (37 5)  (271 421)  (271 421)  LC_2 Logic Functioning bit
 (39 5)  (273 421)  (273 421)  LC_2 Logic Functioning bit
 (40 5)  (274 421)  (274 421)  LC_2 Logic Functioning bit
 (43 5)  (277 421)  (277 421)  LC_2 Logic Functioning bit
 (14 6)  (248 422)  (248 422)  routing T_5_26.wire_logic_cluster/lc_4/out <X> T_5_26.lc_trk_g1_4
 (17 6)  (251 422)  (251 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 422)  (252 422)  routing T_5_26.wire_logic_cluster/lc_5/out <X> T_5_26.lc_trk_g1_5
 (21 6)  (255 422)  (255 422)  routing T_5_26.wire_logic_cluster/lc_7/out <X> T_5_26.lc_trk_g1_7
 (22 6)  (256 422)  (256 422)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 422)  (260 422)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 422)  (263 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 422)  (266 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 422)  (268 422)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 422)  (269 422)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_3
 (36 6)  (270 422)  (270 422)  LC_3 Logic Functioning bit
 (37 6)  (271 422)  (271 422)  LC_3 Logic Functioning bit
 (38 6)  (272 422)  (272 422)  LC_3 Logic Functioning bit
 (39 6)  (273 422)  (273 422)  LC_3 Logic Functioning bit
 (45 6)  (279 422)  (279 422)  LC_3 Logic Functioning bit
 (51 6)  (285 422)  (285 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (251 423)  (251 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 423)  (256 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (257 423)  (257 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (24 7)  (258 423)  (258 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (25 7)  (259 423)  (259 423)  routing T_5_26.sp4_h_r_6 <X> T_5_26.lc_trk_g1_6
 (26 7)  (260 423)  (260 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 423)  (261 423)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 423)  (263 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 423)  (265 423)  routing T_5_26.lc_trk_g1_3 <X> T_5_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 423)  (266 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (267 423)  (267 423)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_3
 (34 7)  (268 423)  (268 423)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.input_2_3
 (36 7)  (270 423)  (270 423)  LC_3 Logic Functioning bit
 (37 7)  (271 423)  (271 423)  LC_3 Logic Functioning bit
 (39 7)  (273 423)  (273 423)  LC_3 Logic Functioning bit
 (43 7)  (277 423)  (277 423)  LC_3 Logic Functioning bit
 (15 8)  (249 424)  (249 424)  routing T_5_26.sp4_v_t_28 <X> T_5_26.lc_trk_g2_1
 (16 8)  (250 424)  (250 424)  routing T_5_26.sp4_v_t_28 <X> T_5_26.lc_trk_g2_1
 (17 8)  (251 424)  (251 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (256 424)  (256 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (257 424)  (257 424)  routing T_5_26.sp12_v_b_11 <X> T_5_26.lc_trk_g2_3
 (27 8)  (261 424)  (261 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 424)  (263 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 424)  (264 424)  routing T_5_26.lc_trk_g1_4 <X> T_5_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 424)  (266 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 424)  (267 424)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 424)  (268 424)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 424)  (270 424)  LC_4 Logic Functioning bit
 (37 8)  (271 424)  (271 424)  LC_4 Logic Functioning bit
 (38 8)  (272 424)  (272 424)  LC_4 Logic Functioning bit
 (39 8)  (273 424)  (273 424)  LC_4 Logic Functioning bit
 (41 8)  (275 424)  (275 424)  LC_4 Logic Functioning bit
 (43 8)  (277 424)  (277 424)  LC_4 Logic Functioning bit
 (45 8)  (279 424)  (279 424)  LC_4 Logic Functioning bit
 (51 8)  (285 424)  (285 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (10 9)  (244 425)  (244 425)  routing T_5_26.sp4_h_r_2 <X> T_5_26.sp4_v_b_7
 (14 9)  (248 425)  (248 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (15 9)  (249 425)  (249 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (16 9)  (250 425)  (250 425)  routing T_5_26.sp4_h_r_24 <X> T_5_26.lc_trk_g2_0
 (17 9)  (251 425)  (251 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (261 425)  (261 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 425)  (262 425)  routing T_5_26.lc_trk_g3_1 <X> T_5_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 425)  (263 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 425)  (265 425)  routing T_5_26.lc_trk_g3_2 <X> T_5_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 425)  (270 425)  LC_4 Logic Functioning bit
 (38 9)  (272 425)  (272 425)  LC_4 Logic Functioning bit
 (22 10)  (256 426)  (256 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 426)  (257 426)  routing T_5_26.sp4_h_r_31 <X> T_5_26.lc_trk_g2_7
 (24 10)  (258 426)  (258 426)  routing T_5_26.sp4_h_r_31 <X> T_5_26.lc_trk_g2_7
 (25 10)  (259 426)  (259 426)  routing T_5_26.wire_logic_cluster/lc_6/out <X> T_5_26.lc_trk_g2_6
 (32 10)  (266 426)  (266 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 426)  (267 426)  routing T_5_26.lc_trk_g2_0 <X> T_5_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 426)  (270 426)  LC_5 Logic Functioning bit
 (37 10)  (271 426)  (271 426)  LC_5 Logic Functioning bit
 (38 10)  (272 426)  (272 426)  LC_5 Logic Functioning bit
 (39 10)  (273 426)  (273 426)  LC_5 Logic Functioning bit
 (40 10)  (274 426)  (274 426)  LC_5 Logic Functioning bit
 (42 10)  (276 426)  (276 426)  LC_5 Logic Functioning bit
 (21 11)  (255 427)  (255 427)  routing T_5_26.sp4_h_r_31 <X> T_5_26.lc_trk_g2_7
 (22 11)  (256 427)  (256 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (262 427)  (262 427)  routing T_5_26.lc_trk_g2_1 <X> T_5_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 427)  (263 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 427)  (270 427)  LC_5 Logic Functioning bit
 (37 11)  (271 427)  (271 427)  LC_5 Logic Functioning bit
 (38 11)  (272 427)  (272 427)  LC_5 Logic Functioning bit
 (39 11)  (273 427)  (273 427)  LC_5 Logic Functioning bit
 (41 11)  (275 427)  (275 427)  LC_5 Logic Functioning bit
 (43 11)  (277 427)  (277 427)  LC_5 Logic Functioning bit
 (14 12)  (248 428)  (248 428)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (16 12)  (250 428)  (250 428)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g3_1
 (17 12)  (251 428)  (251 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (252 428)  (252 428)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g3_1
 (26 12)  (260 428)  (260 428)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 428)  (261 428)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 428)  (262 428)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 428)  (263 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 428)  (264 428)  routing T_5_26.lc_trk_g3_4 <X> T_5_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 428)  (265 428)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 428)  (266 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 428)  (268 428)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 428)  (270 428)  LC_6 Logic Functioning bit
 (38 12)  (272 428)  (272 428)  LC_6 Logic Functioning bit
 (41 12)  (275 428)  (275 428)  LC_6 Logic Functioning bit
 (43 12)  (277 428)  (277 428)  LC_6 Logic Functioning bit
 (45 12)  (279 428)  (279 428)  LC_6 Logic Functioning bit
 (50 12)  (284 428)  (284 428)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (242 429)  (242 429)  routing T_5_26.sp4_h_l_47 <X> T_5_26.sp4_v_b_10
 (9 13)  (243 429)  (243 429)  routing T_5_26.sp4_h_l_47 <X> T_5_26.sp4_v_b_10
 (14 13)  (248 429)  (248 429)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (16 13)  (250 429)  (250 429)  routing T_5_26.sp4_v_t_21 <X> T_5_26.lc_trk_g3_0
 (17 13)  (251 429)  (251 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (252 429)  (252 429)  routing T_5_26.sp4_v_b_33 <X> T_5_26.lc_trk_g3_1
 (22 13)  (256 429)  (256 429)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (258 429)  (258 429)  routing T_5_26.tnl_op_2 <X> T_5_26.lc_trk_g3_2
 (25 13)  (259 429)  (259 429)  routing T_5_26.tnl_op_2 <X> T_5_26.lc_trk_g3_2
 (26 13)  (260 429)  (260 429)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 429)  (262 429)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 429)  (263 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 429)  (265 429)  routing T_5_26.lc_trk_g1_6 <X> T_5_26.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 429)  (271 429)  LC_6 Logic Functioning bit
 (39 13)  (273 429)  (273 429)  LC_6 Logic Functioning bit
 (41 13)  (275 429)  (275 429)  LC_6 Logic Functioning bit
 (42 13)  (276 429)  (276 429)  LC_6 Logic Functioning bit
 (28 14)  (262 430)  (262 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 430)  (263 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 430)  (264 430)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 430)  (265 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 430)  (266 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 430)  (268 430)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 430)  (270 430)  LC_7 Logic Functioning bit
 (37 14)  (271 430)  (271 430)  LC_7 Logic Functioning bit
 (38 14)  (272 430)  (272 430)  LC_7 Logic Functioning bit
 (39 14)  (273 430)  (273 430)  LC_7 Logic Functioning bit
 (41 14)  (275 430)  (275 430)  LC_7 Logic Functioning bit
 (43 14)  (277 430)  (277 430)  LC_7 Logic Functioning bit
 (45 14)  (279 430)  (279 430)  LC_7 Logic Functioning bit
 (14 15)  (248 431)  (248 431)  routing T_5_26.sp4_h_l_17 <X> T_5_26.lc_trk_g3_4
 (15 15)  (249 431)  (249 431)  routing T_5_26.sp4_h_l_17 <X> T_5_26.lc_trk_g3_4
 (16 15)  (250 431)  (250 431)  routing T_5_26.sp4_h_l_17 <X> T_5_26.lc_trk_g3_4
 (17 15)  (251 431)  (251 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (256 431)  (256 431)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (258 431)  (258 431)  routing T_5_26.tnr_op_6 <X> T_5_26.lc_trk_g3_6
 (26 15)  (260 431)  (260 431)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 431)  (262 431)  routing T_5_26.lc_trk_g2_3 <X> T_5_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 431)  (263 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 431)  (264 431)  routing T_5_26.lc_trk_g2_6 <X> T_5_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 431)  (265 431)  routing T_5_26.lc_trk_g1_7 <X> T_5_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 431)  (270 431)  LC_7 Logic Functioning bit
 (38 15)  (272 431)  (272 431)  LC_7 Logic Functioning bit
 (46 15)  (280 431)  (280 431)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (282 431)  (282 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_26

 (4 0)  (292 416)  (292 416)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (6 0)  (294 416)  (294 416)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (12 0)  (300 416)  (300 416)  routing T_6_26.sp4_h_l_46 <X> T_6_26.sp4_h_r_2
 (21 0)  (309 416)  (309 416)  routing T_6_26.bnr_op_3 <X> T_6_26.lc_trk_g0_3
 (22 0)  (310 416)  (310 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (314 416)  (314 416)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 416)  (315 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 416)  (316 416)  routing T_6_26.lc_trk_g3_0 <X> T_6_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 416)  (317 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 416)  (319 416)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 416)  (320 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 416)  (322 416)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 416)  (324 416)  LC_0 Logic Functioning bit
 (38 0)  (326 416)  (326 416)  LC_0 Logic Functioning bit
 (45 0)  (333 416)  (333 416)  LC_0 Logic Functioning bit
 (4 1)  (292 417)  (292 417)  routing T_6_26.sp4_v_t_42 <X> T_6_26.sp4_h_r_0
 (5 1)  (293 417)  (293 417)  routing T_6_26.sp4_h_l_43 <X> T_6_26.sp4_v_b_0
 (13 1)  (301 417)  (301 417)  routing T_6_26.sp4_h_l_46 <X> T_6_26.sp4_h_r_2
 (21 1)  (309 417)  (309 417)  routing T_6_26.bnr_op_3 <X> T_6_26.lc_trk_g0_3
 (28 1)  (316 417)  (316 417)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 417)  (317 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 417)  (324 417)  LC_0 Logic Functioning bit
 (37 1)  (325 417)  (325 417)  LC_0 Logic Functioning bit
 (38 1)  (326 417)  (326 417)  LC_0 Logic Functioning bit
 (39 1)  (327 417)  (327 417)  LC_0 Logic Functioning bit
 (41 1)  (329 417)  (329 417)  LC_0 Logic Functioning bit
 (43 1)  (331 417)  (331 417)  LC_0 Logic Functioning bit
 (53 1)  (341 417)  (341 417)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 418)  (288 418)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (2 2)  (290 418)  (290 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 419)  (288 419)  routing T_6_26.glb_netwk_3 <X> T_6_26.wire_logic_cluster/lc_7/clk
 (13 4)  (301 420)  (301 420)  routing T_6_26.sp4_h_l_40 <X> T_6_26.sp4_v_b_5
 (14 4)  (302 420)  (302 420)  routing T_6_26.lft_op_0 <X> T_6_26.lc_trk_g1_0
 (10 5)  (298 421)  (298 421)  routing T_6_26.sp4_h_r_11 <X> T_6_26.sp4_v_b_4
 (12 5)  (300 421)  (300 421)  routing T_6_26.sp4_h_l_40 <X> T_6_26.sp4_v_b_5
 (15 5)  (303 421)  (303 421)  routing T_6_26.lft_op_0 <X> T_6_26.lc_trk_g1_0
 (17 5)  (305 421)  (305 421)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (302 422)  (302 422)  routing T_6_26.wire_logic_cluster/lc_4/out <X> T_6_26.lc_trk_g1_4
 (17 7)  (305 423)  (305 423)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (303 424)  (303 424)  routing T_6_26.sp4_h_r_41 <X> T_6_26.lc_trk_g2_1
 (16 8)  (304 424)  (304 424)  routing T_6_26.sp4_h_r_41 <X> T_6_26.lc_trk_g2_1
 (17 8)  (305 424)  (305 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (306 424)  (306 424)  routing T_6_26.sp4_h_r_41 <X> T_6_26.lc_trk_g2_1
 (26 8)  (314 424)  (314 424)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 424)  (317 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 424)  (319 424)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 424)  (320 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 424)  (322 424)  routing T_6_26.lc_trk_g1_4 <X> T_6_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 424)  (324 424)  LC_4 Logic Functioning bit
 (37 8)  (325 424)  (325 424)  LC_4 Logic Functioning bit
 (38 8)  (326 424)  (326 424)  LC_4 Logic Functioning bit
 (39 8)  (327 424)  (327 424)  LC_4 Logic Functioning bit
 (41 8)  (329 424)  (329 424)  LC_4 Logic Functioning bit
 (43 8)  (331 424)  (331 424)  LC_4 Logic Functioning bit
 (45 8)  (333 424)  (333 424)  LC_4 Logic Functioning bit
 (15 9)  (303 425)  (303 425)  routing T_6_26.sp4_v_t_29 <X> T_6_26.lc_trk_g2_0
 (16 9)  (304 425)  (304 425)  routing T_6_26.sp4_v_t_29 <X> T_6_26.lc_trk_g2_0
 (17 9)  (305 425)  (305 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (306 425)  (306 425)  routing T_6_26.sp4_h_r_41 <X> T_6_26.lc_trk_g2_1
 (28 9)  (316 425)  (316 425)  routing T_6_26.lc_trk_g2_4 <X> T_6_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 425)  (317 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 425)  (318 425)  routing T_6_26.lc_trk_g0_3 <X> T_6_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (324 425)  (324 425)  LC_4 Logic Functioning bit
 (38 9)  (326 425)  (326 425)  LC_4 Logic Functioning bit
 (52 9)  (340 425)  (340 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (25 10)  (313 426)  (313 426)  routing T_6_26.wire_logic_cluster/lc_6/out <X> T_6_26.lc_trk_g2_6
 (14 11)  (302 427)  (302 427)  routing T_6_26.tnl_op_4 <X> T_6_26.lc_trk_g2_4
 (15 11)  (303 427)  (303 427)  routing T_6_26.tnl_op_4 <X> T_6_26.lc_trk_g2_4
 (17 11)  (305 427)  (305 427)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (310 427)  (310 427)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (302 428)  (302 428)  routing T_6_26.wire_logic_cluster/lc_0/out <X> T_6_26.lc_trk_g3_0
 (17 12)  (305 428)  (305 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (316 428)  (316 428)  routing T_6_26.lc_trk_g2_1 <X> T_6_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 428)  (317 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 428)  (320 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 428)  (322 428)  routing T_6_26.lc_trk_g1_0 <X> T_6_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 428)  (323 428)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_6
 (36 12)  (324 428)  (324 428)  LC_6 Logic Functioning bit
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (41 12)  (329 428)  (329 428)  LC_6 Logic Functioning bit
 (42 12)  (330 428)  (330 428)  LC_6 Logic Functioning bit
 (43 12)  (331 428)  (331 428)  LC_6 Logic Functioning bit
 (45 12)  (333 428)  (333 428)  LC_6 Logic Functioning bit
 (11 13)  (299 429)  (299 429)  routing T_6_26.sp4_h_l_46 <X> T_6_26.sp4_h_r_11
 (17 13)  (305 429)  (305 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (306 429)  (306 429)  routing T_6_26.sp4_r_v_b_41 <X> T_6_26.lc_trk_g3_1
 (27 13)  (315 429)  (315 429)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 429)  (316 429)  routing T_6_26.lc_trk_g3_1 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 429)  (317 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 429)  (320 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (321 429)  (321 429)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_6
 (35 13)  (323 429)  (323 429)  routing T_6_26.lc_trk_g2_6 <X> T_6_26.input_2_6
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (37 13)  (325 429)  (325 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (48 13)  (336 429)  (336 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (309 430)  (309 430)  routing T_6_26.sp4_v_t_26 <X> T_6_26.lc_trk_g3_7
 (22 14)  (310 430)  (310 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (311 430)  (311 430)  routing T_6_26.sp4_v_t_26 <X> T_6_26.lc_trk_g3_7
 (28 14)  (316 430)  (316 430)  routing T_6_26.lc_trk_g2_0 <X> T_6_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 430)  (317 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 430)  (319 430)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 430)  (320 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 430)  (321 430)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 430)  (322 430)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 430)  (324 430)  LC_7 Logic Functioning bit
 (38 14)  (326 430)  (326 430)  LC_7 Logic Functioning bit
 (40 14)  (328 430)  (328 430)  LC_7 Logic Functioning bit
 (41 14)  (329 430)  (329 430)  LC_7 Logic Functioning bit
 (42 14)  (330 430)  (330 430)  LC_7 Logic Functioning bit
 (43 14)  (331 430)  (331 430)  LC_7 Logic Functioning bit
 (46 14)  (334 430)  (334 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (340 430)  (340 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (309 431)  (309 431)  routing T_6_26.sp4_v_t_26 <X> T_6_26.lc_trk_g3_7
 (31 15)  (319 431)  (319 431)  routing T_6_26.lc_trk_g3_7 <X> T_6_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 431)  (324 431)  LC_7 Logic Functioning bit
 (38 15)  (326 431)  (326 431)  LC_7 Logic Functioning bit
 (40 15)  (328 431)  (328 431)  LC_7 Logic Functioning bit
 (41 15)  (329 431)  (329 431)  LC_7 Logic Functioning bit
 (42 15)  (330 431)  (330 431)  LC_7 Logic Functioning bit
 (43 15)  (331 431)  (331 431)  LC_7 Logic Functioning bit


LogicTile_7_26

 (14 0)  (356 416)  (356 416)  routing T_7_26.wire_logic_cluster/lc_0/out <X> T_7_26.lc_trk_g0_0
 (15 0)  (357 416)  (357 416)  routing T_7_26.top_op_1 <X> T_7_26.lc_trk_g0_1
 (17 0)  (359 416)  (359 416)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (368 416)  (368 416)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 416)  (369 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 416)  (371 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 416)  (372 416)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 416)  (373 416)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 416)  (374 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 416)  (376 416)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_0/in_3
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (17 1)  (359 417)  (359 417)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 417)  (360 417)  routing T_7_26.top_op_1 <X> T_7_26.lc_trk_g0_1
 (28 1)  (370 417)  (370 417)  routing T_7_26.lc_trk_g2_4 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 417)  (372 417)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 417)  (374 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (375 417)  (375 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_0
 (34 1)  (376 417)  (376 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_0
 (35 1)  (377 417)  (377 417)  routing T_7_26.lc_trk_g3_3 <X> T_7_26.input_2_0
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (48 1)  (390 417)  (390 417)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 418)  (342 418)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (2 2)  (344 418)  (344 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 418)  (347 418)  routing T_7_26.sp4_v_t_43 <X> T_7_26.sp4_h_l_37
 (16 2)  (358 418)  (358 418)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (17 2)  (359 418)  (359 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 418)  (360 418)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (0 3)  (342 419)  (342 419)  routing T_7_26.glb_netwk_3 <X> T_7_26.wire_logic_cluster/lc_7/clk
 (4 3)  (346 419)  (346 419)  routing T_7_26.sp4_v_t_43 <X> T_7_26.sp4_h_l_37
 (6 3)  (348 419)  (348 419)  routing T_7_26.sp4_v_t_43 <X> T_7_26.sp4_h_l_37
 (16 3)  (358 419)  (358 419)  routing T_7_26.sp12_h_r_12 <X> T_7_26.lc_trk_g0_4
 (17 3)  (359 419)  (359 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (360 419)  (360 419)  routing T_7_26.sp4_v_b_13 <X> T_7_26.lc_trk_g0_5
 (4 4)  (346 420)  (346 420)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_b_3
 (21 4)  (363 420)  (363 420)  routing T_7_26.wire_logic_cluster/lc_3/out <X> T_7_26.lc_trk_g1_3
 (22 4)  (364 420)  (364 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 5)  (347 421)  (347 421)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_v_b_3
 (6 5)  (348 421)  (348 421)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_h_r_3
 (8 5)  (350 421)  (350 421)  routing T_7_26.sp4_h_l_41 <X> T_7_26.sp4_v_b_4
 (9 5)  (351 421)  (351 421)  routing T_7_26.sp4_h_l_41 <X> T_7_26.sp4_v_b_4
 (14 5)  (356 421)  (356 421)  routing T_7_26.top_op_0 <X> T_7_26.lc_trk_g1_0
 (15 5)  (357 421)  (357 421)  routing T_7_26.top_op_0 <X> T_7_26.lc_trk_g1_0
 (17 5)  (359 421)  (359 421)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (14 6)  (356 422)  (356 422)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (25 6)  (367 422)  (367 422)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (26 6)  (368 422)  (368 422)  routing T_7_26.lc_trk_g0_5 <X> T_7_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 422)  (369 422)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 422)  (371 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 422)  (373 422)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 422)  (374 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 422)  (375 422)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 422)  (378 422)  LC_3 Logic Functioning bit
 (38 6)  (380 422)  (380 422)  LC_3 Logic Functioning bit
 (45 6)  (387 422)  (387 422)  LC_3 Logic Functioning bit
 (8 7)  (350 423)  (350 423)  routing T_7_26.sp4_h_l_41 <X> T_7_26.sp4_v_t_41
 (15 7)  (357 423)  (357 423)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (16 7)  (358 423)  (358 423)  routing T_7_26.sp4_h_l_1 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (364 423)  (364 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 423)  (365 423)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (24 7)  (366 423)  (366 423)  routing T_7_26.sp4_h_r_14 <X> T_7_26.lc_trk_g1_6
 (29 7)  (371 423)  (371 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 423)  (372 423)  routing T_7_26.lc_trk_g1_3 <X> T_7_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 423)  (373 423)  routing T_7_26.lc_trk_g2_6 <X> T_7_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 423)  (378 423)  LC_3 Logic Functioning bit
 (37 7)  (379 423)  (379 423)  LC_3 Logic Functioning bit
 (38 7)  (380 423)  (380 423)  LC_3 Logic Functioning bit
 (39 7)  (381 423)  (381 423)  LC_3 Logic Functioning bit
 (41 7)  (383 423)  (383 423)  LC_3 Logic Functioning bit
 (43 7)  (385 423)  (385 423)  LC_3 Logic Functioning bit
 (48 7)  (390 423)  (390 423)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (347 424)  (347 424)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_h_r_6
 (11 8)  (353 424)  (353 424)  routing T_7_26.sp4_h_r_3 <X> T_7_26.sp4_v_b_8
 (29 8)  (371 424)  (371 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 424)  (374 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 424)  (376 424)  routing T_7_26.lc_trk_g1_0 <X> T_7_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 424)  (378 424)  LC_4 Logic Functioning bit
 (38 8)  (380 424)  (380 424)  LC_4 Logic Functioning bit
 (4 9)  (346 425)  (346 425)  routing T_7_26.sp4_h_l_38 <X> T_7_26.sp4_h_r_6
 (14 9)  (356 425)  (356 425)  routing T_7_26.sp4_h_r_24 <X> T_7_26.lc_trk_g2_0
 (15 9)  (357 425)  (357 425)  routing T_7_26.sp4_h_r_24 <X> T_7_26.lc_trk_g2_0
 (16 9)  (358 425)  (358 425)  routing T_7_26.sp4_h_r_24 <X> T_7_26.lc_trk_g2_0
 (17 9)  (359 425)  (359 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (36 9)  (378 425)  (378 425)  LC_4 Logic Functioning bit
 (38 9)  (380 425)  (380 425)  LC_4 Logic Functioning bit
 (14 10)  (356 426)  (356 426)  routing T_7_26.sp4_h_r_36 <X> T_7_26.lc_trk_g2_4
 (25 10)  (367 426)  (367 426)  routing T_7_26.sp4_h_r_38 <X> T_7_26.lc_trk_g2_6
 (26 10)  (368 426)  (368 426)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 426)  (371 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 426)  (373 426)  routing T_7_26.lc_trk_g0_4 <X> T_7_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 426)  (374 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 426)  (378 426)  LC_5 Logic Functioning bit
 (50 10)  (392 426)  (392 426)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (357 427)  (357 427)  routing T_7_26.sp4_h_r_36 <X> T_7_26.lc_trk_g2_4
 (16 11)  (358 427)  (358 427)  routing T_7_26.sp4_h_r_36 <X> T_7_26.lc_trk_g2_4
 (17 11)  (359 427)  (359 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (364 427)  (364 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (365 427)  (365 427)  routing T_7_26.sp4_h_r_38 <X> T_7_26.lc_trk_g2_6
 (24 11)  (366 427)  (366 427)  routing T_7_26.sp4_h_r_38 <X> T_7_26.lc_trk_g2_6
 (26 11)  (368 427)  (368 427)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 427)  (369 427)  routing T_7_26.lc_trk_g1_6 <X> T_7_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 427)  (371 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 427)  (378 427)  LC_5 Logic Functioning bit
 (38 11)  (380 427)  (380 427)  LC_5 Logic Functioning bit
 (41 11)  (383 427)  (383 427)  LC_5 Logic Functioning bit
 (43 11)  (385 427)  (385 427)  LC_5 Logic Functioning bit
 (21 12)  (363 428)  (363 428)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g3_3
 (22 12)  (364 428)  (364 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 428)  (365 428)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g3_3
 (21 13)  (363 429)  (363 429)  routing T_7_26.sp4_v_t_22 <X> T_7_26.lc_trk_g3_3
 (26 14)  (368 430)  (368 430)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (32 14)  (374 430)  (374 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 430)  (375 430)  routing T_7_26.lc_trk_g2_0 <X> T_7_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 430)  (378 430)  LC_7 Logic Functioning bit
 (37 14)  (379 430)  (379 430)  LC_7 Logic Functioning bit
 (38 14)  (380 430)  (380 430)  LC_7 Logic Functioning bit
 (39 14)  (381 430)  (381 430)  LC_7 Logic Functioning bit
 (41 14)  (383 430)  (383 430)  LC_7 Logic Functioning bit
 (43 14)  (385 430)  (385 430)  LC_7 Logic Functioning bit
 (46 14)  (388 430)  (388 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (394 430)  (394 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (364 431)  (364 431)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (366 431)  (366 431)  routing T_7_26.tnl_op_6 <X> T_7_26.lc_trk_g3_6
 (25 15)  (367 431)  (367 431)  routing T_7_26.tnl_op_6 <X> T_7_26.lc_trk_g3_6
 (26 15)  (368 431)  (368 431)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 431)  (369 431)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 431)  (370 431)  routing T_7_26.lc_trk_g3_6 <X> T_7_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 431)  (371 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 431)  (378 431)  LC_7 Logic Functioning bit
 (37 15)  (379 431)  (379 431)  LC_7 Logic Functioning bit
 (38 15)  (380 431)  (380 431)  LC_7 Logic Functioning bit
 (39 15)  (381 431)  (381 431)  LC_7 Logic Functioning bit
 (40 15)  (382 431)  (382 431)  LC_7 Logic Functioning bit
 (42 15)  (384 431)  (384 431)  LC_7 Logic Functioning bit


RAM_Tile_8_26

 (8 2)  (404 418)  (404 418)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_h_l_36
 (8 3)  (404 419)  (404 419)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_36
 (9 3)  (405 419)  (405 419)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_36
 (4 8)  (400 424)  (400 424)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_v_b_6
 (5 9)  (401 425)  (401 425)  routing T_8_26.sp4_h_l_43 <X> T_8_26.sp4_v_b_6


LogicTile_9_26

 (16 0)  (454 416)  (454 416)  routing T_9_26.sp4_v_b_1 <X> T_9_26.lc_trk_g0_1
 (17 0)  (455 416)  (455 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (456 416)  (456 416)  routing T_9_26.sp4_v_b_1 <X> T_9_26.lc_trk_g0_1
 (8 1)  (446 417)  (446 417)  routing T_9_26.sp4_h_l_36 <X> T_9_26.sp4_v_b_1
 (9 1)  (447 417)  (447 417)  routing T_9_26.sp4_h_l_36 <X> T_9_26.sp4_v_b_1
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (453 418)  (453 418)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g0_5
 (16 2)  (454 418)  (454 418)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g0_5
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 418)  (456 418)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g0_5
 (22 2)  (460 418)  (460 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 418)  (461 418)  routing T_9_26.sp4_v_b_23 <X> T_9_26.lc_trk_g0_7
 (24 2)  (462 418)  (462 418)  routing T_9_26.sp4_v_b_23 <X> T_9_26.lc_trk_g0_7
 (26 2)  (464 418)  (464 418)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 418)  (468 418)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (0 3)  (438 419)  (438 419)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (14 3)  (452 419)  (452 419)  routing T_9_26.sp4_h_r_4 <X> T_9_26.lc_trk_g0_4
 (15 3)  (453 419)  (453 419)  routing T_9_26.sp4_h_r_4 <X> T_9_26.lc_trk_g0_4
 (16 3)  (454 419)  (454 419)  routing T_9_26.sp4_h_r_4 <X> T_9_26.lc_trk_g0_4
 (17 3)  (455 419)  (455 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (456 419)  (456 419)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g0_5
 (27 3)  (465 419)  (465 419)  routing T_9_26.lc_trk_g1_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 419)  (468 419)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 419)  (469 419)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 419)  (470 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (12 4)  (450 420)  (450 420)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_h_r_5
 (22 4)  (460 420)  (460 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 420)  (462 420)  routing T_9_26.bot_op_3 <X> T_9_26.lc_trk_g1_3
 (13 5)  (451 421)  (451 421)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_h_r_5
 (15 6)  (453 422)  (453 422)  routing T_9_26.sp4_v_b_21 <X> T_9_26.lc_trk_g1_5
 (16 6)  (454 422)  (454 422)  routing T_9_26.sp4_v_b_21 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (452 423)  (452 423)  routing T_9_26.sp12_h_r_20 <X> T_9_26.lc_trk_g1_4
 (16 7)  (454 423)  (454 423)  routing T_9_26.sp12_h_r_20 <X> T_9_26.lc_trk_g1_4
 (17 7)  (455 423)  (455 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (459 423)  (459 423)  routing T_9_26.sp4_r_v_b_31 <X> T_9_26.lc_trk_g1_7
 (22 7)  (460 423)  (460 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 423)  (463 423)  routing T_9_26.sp4_r_v_b_30 <X> T_9_26.lc_trk_g1_6
 (11 8)  (449 424)  (449 424)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_v_b_8
 (13 8)  (451 424)  (451 424)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_v_b_8
 (31 8)  (469 424)  (469 424)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 424)  (470 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 424)  (473 424)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.input_2_4
 (36 8)  (474 424)  (474 424)  LC_4 Logic Functioning bit
 (12 9)  (450 425)  (450 425)  routing T_9_26.sp4_h_l_39 <X> T_9_26.sp4_v_b_8
 (22 9)  (460 425)  (460 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 425)  (462 425)  routing T_9_26.tnr_op_2 <X> T_9_26.lc_trk_g2_2
 (26 9)  (464 425)  (464 425)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 425)  (466 425)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 425)  (467 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 425)  (469 425)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 425)  (470 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (472 425)  (472 425)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.input_2_4
 (37 9)  (475 425)  (475 425)  LC_4 Logic Functioning bit
 (15 10)  (453 426)  (453 426)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g2_5
 (16 10)  (454 426)  (454 426)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g2_5
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 426)  (456 426)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g2_5
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 426)  (465 426)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 426)  (469 426)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 426)  (474 426)  LC_5 Logic Functioning bit
 (50 10)  (488 426)  (488 426)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 427)  (464 427)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 427)  (465 427)  routing T_9_26.lc_trk_g1_6 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 427)  (468 427)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (37 11)  (475 427)  (475 427)  LC_5 Logic Functioning bit
 (39 11)  (477 427)  (477 427)  LC_5 Logic Functioning bit
 (40 11)  (478 427)  (478 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (22 12)  (460 428)  (460 428)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 428)  (462 428)  routing T_9_26.tnr_op_3 <X> T_9_26.lc_trk_g3_3
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 428)  (468 428)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 428)  (469 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 428)  (472 428)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (39 12)  (477 428)  (477 428)  LC_6 Logic Functioning bit
 (42 12)  (480 428)  (480 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (50 12)  (488 428)  (488 428)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g2_2 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 429)  (469 429)  routing T_9_26.lc_trk_g3_6 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (42 13)  (480 429)  (480 429)  LC_6 Logic Functioning bit
 (46 13)  (484 429)  (484 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (489 429)  (489 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (459 430)  (459 430)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g3_7
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (462 430)  (462 430)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g3_7
 (25 14)  (463 430)  (463 430)  routing T_9_26.wire_logic_cluster/lc_6/out <X> T_9_26.lc_trk_g3_6
 (26 14)  (464 430)  (464 430)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g0_4 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 430)  (473 430)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.input_2_7
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (39 14)  (477 430)  (477 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (21 15)  (459 431)  (459 431)  routing T_9_26.sp12_v_b_7 <X> T_9_26.lc_trk_g3_7
 (22 15)  (460 431)  (460 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (466 431)  (466 431)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 431)  (468 431)  routing T_9_26.lc_trk_g1_3 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 431)  (470 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (473 431)  (473 431)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.input_2_7
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (38 15)  (476 431)  (476 431)  LC_7 Logic Functioning bit
 (39 15)  (477 431)  (477 431)  LC_7 Logic Functioning bit
 (43 15)  (481 431)  (481 431)  LC_7 Logic Functioning bit
 (52 15)  (490 431)  (490 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_26

 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 416)  (523 416)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 416)  (526 416)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 416)  (529 416)  LC_0 Logic Functioning bit
 (39 0)  (531 416)  (531 416)  LC_0 Logic Functioning bit
 (30 1)  (522 417)  (522 417)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 417)  (523 417)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (39 1)  (531 417)  (531 417)  LC_0 Logic Functioning bit
 (8 2)  (500 418)  (500 418)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_36
 (9 2)  (501 418)  (501 418)  routing T_10_26.sp4_v_t_36 <X> T_10_26.sp4_h_l_36
 (15 2)  (507 418)  (507 418)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (21 2)  (513 418)  (513 418)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g0_7
 (22 2)  (514 418)  (514 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 418)  (515 418)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g0_7
 (24 2)  (516 418)  (516 418)  routing T_10_26.sp4_h_l_2 <X> T_10_26.lc_trk_g0_7
 (25 2)  (517 418)  (517 418)  routing T_10_26.sp4_h_l_11 <X> T_10_26.lc_trk_g0_6
 (26 2)  (518 418)  (518 418)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 418)  (519 418)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 418)  (520 418)  routing T_10_26.lc_trk_g3_1 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 418)  (523 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 418)  (526 418)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 418)  (528 418)  LC_1 Logic Functioning bit
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (50 2)  (542 418)  (542 418)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (507 419)  (507 419)  routing T_10_26.bot_op_4 <X> T_10_26.lc_trk_g0_4
 (17 3)  (509 419)  (509 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 419)  (510 419)  routing T_10_26.sp12_h_r_5 <X> T_10_26.lc_trk_g0_5
 (22 3)  (514 419)  (514 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 419)  (515 419)  routing T_10_26.sp4_h_l_11 <X> T_10_26.lc_trk_g0_6
 (24 3)  (516 419)  (516 419)  routing T_10_26.sp4_h_l_11 <X> T_10_26.lc_trk_g0_6
 (25 3)  (517 419)  (517 419)  routing T_10_26.sp4_h_l_11 <X> T_10_26.lc_trk_g0_6
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 419)  (528 419)  LC_1 Logic Functioning bit
 (38 3)  (530 419)  (530 419)  LC_1 Logic Functioning bit
 (42 3)  (534 419)  (534 419)  LC_1 Logic Functioning bit
 (46 3)  (538 419)  (538 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (506 420)  (506 420)  routing T_10_26.wire_logic_cluster/lc_0/out <X> T_10_26.lc_trk_g1_0
 (25 4)  (517 420)  (517 420)  routing T_10_26.sp4_h_l_7 <X> T_10_26.lc_trk_g1_2
 (17 5)  (509 421)  (509 421)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 421)  (514 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (515 421)  (515 421)  routing T_10_26.sp4_h_l_7 <X> T_10_26.lc_trk_g1_2
 (24 5)  (516 421)  (516 421)  routing T_10_26.sp4_h_l_7 <X> T_10_26.lc_trk_g1_2
 (25 5)  (517 421)  (517 421)  routing T_10_26.sp4_h_l_7 <X> T_10_26.lc_trk_g1_2
 (5 6)  (497 422)  (497 422)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_38
 (17 6)  (509 422)  (509 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 422)  (516 422)  routing T_10_26.bot_op_7 <X> T_10_26.lc_trk_g1_7
 (26 6)  (518 422)  (518 422)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 422)  (522 422)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 422)  (523 422)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 422)  (525 422)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 422)  (527 422)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.input_2_3
 (37 6)  (529 422)  (529 422)  LC_3 Logic Functioning bit
 (38 6)  (530 422)  (530 422)  LC_3 Logic Functioning bit
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (6 7)  (498 423)  (498 423)  routing T_10_26.sp4_v_t_38 <X> T_10_26.sp4_h_l_38
 (18 7)  (510 423)  (510 423)  routing T_10_26.sp4_r_v_b_29 <X> T_10_26.lc_trk_g1_5
 (26 7)  (518 423)  (518 423)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 423)  (520 423)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 423)  (522 423)  routing T_10_26.lc_trk_g0_6 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g2_6 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 423)  (524 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (527 423)  (527 423)  routing T_10_26.lc_trk_g0_7 <X> T_10_26.input_2_3
 (37 7)  (529 423)  (529 423)  LC_3 Logic Functioning bit
 (38 7)  (530 423)  (530 423)  LC_3 Logic Functioning bit
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (40 7)  (532 423)  (532 423)  LC_3 Logic Functioning bit
 (42 7)  (534 423)  (534 423)  LC_3 Logic Functioning bit
 (11 8)  (503 424)  (503 424)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_8
 (13 8)  (505 424)  (505 424)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_8
 (16 8)  (508 424)  (508 424)  routing T_10_26.sp4_v_t_12 <X> T_10_26.lc_trk_g2_1
 (17 8)  (509 424)  (509 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 424)  (510 424)  routing T_10_26.sp4_v_t_12 <X> T_10_26.lc_trk_g2_1
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 424)  (520 424)  routing T_10_26.lc_trk_g2_1 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (37 8)  (529 424)  (529 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (39 8)  (531 424)  (531 424)  LC_4 Logic Functioning bit
 (40 8)  (532 424)  (532 424)  LC_4 Logic Functioning bit
 (41 8)  (533 424)  (533 424)  LC_4 Logic Functioning bit
 (43 8)  (535 424)  (535 424)  LC_4 Logic Functioning bit
 (50 8)  (542 424)  (542 424)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (500 425)  (500 425)  routing T_10_26.sp4_h_l_42 <X> T_10_26.sp4_v_b_7
 (9 9)  (501 425)  (501 425)  routing T_10_26.sp4_h_l_42 <X> T_10_26.sp4_v_b_7
 (12 9)  (504 425)  (504 425)  routing T_10_26.sp4_h_l_39 <X> T_10_26.sp4_v_b_8
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 425)  (523 425)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (38 9)  (530 425)  (530 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (9 10)  (501 426)  (501 426)  routing T_10_26.sp4_h_r_4 <X> T_10_26.sp4_h_l_42
 (10 10)  (502 426)  (502 426)  routing T_10_26.sp4_h_r_4 <X> T_10_26.sp4_h_l_42
 (15 10)  (507 426)  (507 426)  routing T_10_26.rgt_op_5 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.rgt_op_5 <X> T_10_26.lc_trk_g2_5
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (518 426)  (518 426)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 426)  (519 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 426)  (521 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 426)  (522 426)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 426)  (523 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 426)  (524 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 426)  (526 426)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 426)  (528 426)  LC_5 Logic Functioning bit
 (38 10)  (530 426)  (530 426)  LC_5 Logic Functioning bit
 (40 10)  (532 426)  (532 426)  LC_5 Logic Functioning bit
 (41 10)  (533 426)  (533 426)  LC_5 Logic Functioning bit
 (43 10)  (535 426)  (535 426)  LC_5 Logic Functioning bit
 (22 11)  (514 427)  (514 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 427)  (515 427)  routing T_10_26.sp4_v_b_46 <X> T_10_26.lc_trk_g2_6
 (24 11)  (516 427)  (516 427)  routing T_10_26.sp4_v_b_46 <X> T_10_26.lc_trk_g2_6
 (28 11)  (520 427)  (520 427)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 427)  (521 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 427)  (522 427)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 427)  (524 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (526 427)  (526 427)  routing T_10_26.lc_trk_g1_0 <X> T_10_26.input_2_5
 (36 11)  (528 427)  (528 427)  LC_5 Logic Functioning bit
 (38 11)  (530 427)  (530 427)  LC_5 Logic Functioning bit
 (40 11)  (532 427)  (532 427)  LC_5 Logic Functioning bit
 (41 11)  (533 427)  (533 427)  LC_5 Logic Functioning bit
 (42 11)  (534 427)  (534 427)  LC_5 Logic Functioning bit
 (51 11)  (543 427)  (543 427)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (506 428)  (506 428)  routing T_10_26.rgt_op_0 <X> T_10_26.lc_trk_g3_0
 (15 12)  (507 428)  (507 428)  routing T_10_26.rgt_op_1 <X> T_10_26.lc_trk_g3_1
 (17 12)  (509 428)  (509 428)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 428)  (510 428)  routing T_10_26.rgt_op_1 <X> T_10_26.lc_trk_g3_1
 (26 12)  (518 428)  (518 428)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 428)  (519 428)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 428)  (520 428)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 428)  (521 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 428)  (523 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 428)  (524 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 428)  (525 428)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 428)  (527 428)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.input_2_6
 (36 12)  (528 428)  (528 428)  LC_6 Logic Functioning bit
 (41 12)  (533 428)  (533 428)  LC_6 Logic Functioning bit
 (43 12)  (535 428)  (535 428)  LC_6 Logic Functioning bit
 (15 13)  (507 429)  (507 429)  routing T_10_26.rgt_op_0 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (518 429)  (518 429)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 429)  (519 429)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 429)  (520 429)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 429)  (521 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 429)  (523 429)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 429)  (524 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 429)  (525 429)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.input_2_6
 (34 13)  (526 429)  (526 429)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.input_2_6
 (36 13)  (528 429)  (528 429)  LC_6 Logic Functioning bit
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (513 430)  (513 430)  routing T_10_26.bnl_op_7 <X> T_10_26.lc_trk_g3_7
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g0_4 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g1_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (37 14)  (529 430)  (529 430)  LC_7 Logic Functioning bit
 (50 14)  (542 430)  (542 430)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (513 431)  (513 431)  routing T_10_26.bnl_op_7 <X> T_10_26.lc_trk_g3_7
 (22 15)  (514 431)  (514 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 431)  (515 431)  routing T_10_26.sp4_v_b_46 <X> T_10_26.lc_trk_g3_6
 (24 15)  (516 431)  (516 431)  routing T_10_26.sp4_v_b_46 <X> T_10_26.lc_trk_g3_6
 (26 15)  (518 431)  (518 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 431)  (519 431)  routing T_10_26.lc_trk_g1_2 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (37 15)  (529 431)  (529 431)  LC_7 Logic Functioning bit
 (41 15)  (533 431)  (533 431)  LC_7 Logic Functioning bit
 (43 15)  (535 431)  (535 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (15 0)  (561 416)  (561 416)  routing T_11_26.bot_op_1 <X> T_11_26.lc_trk_g0_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (574 416)  (574 416)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 416)  (575 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 416)  (576 416)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 416)  (583 416)  LC_0 Logic Functioning bit
 (39 0)  (585 416)  (585 416)  LC_0 Logic Functioning bit
 (28 1)  (574 417)  (574 417)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 417)  (575 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 417)  (576 417)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (0 2)  (546 418)  (546 418)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (2 2)  (548 418)  (548 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (550 418)  (550 418)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (14 2)  (560 418)  (560 418)  routing T_11_26.wire_logic_cluster/lc_4/out <X> T_11_26.lc_trk_g0_4
 (16 2)  (562 418)  (562 418)  routing T_11_26.sp4_v_b_13 <X> T_11_26.lc_trk_g0_5
 (17 2)  (563 418)  (563 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 418)  (564 418)  routing T_11_26.sp4_v_b_13 <X> T_11_26.lc_trk_g0_5
 (21 2)  (567 418)  (567 418)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g0_7
 (22 2)  (568 418)  (568 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 418)  (569 418)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g0_7
 (24 2)  (570 418)  (570 418)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g0_7
 (26 2)  (572 418)  (572 418)  routing T_11_26.lc_trk_g0_5 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 418)  (575 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 418)  (576 418)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 418)  (577 418)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 418)  (578 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 418)  (580 418)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 418)  (582 418)  LC_1 Logic Functioning bit
 (43 2)  (589 418)  (589 418)  LC_1 Logic Functioning bit
 (50 2)  (596 418)  (596 418)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (546 419)  (546 419)  routing T_11_26.glb_netwk_3 <X> T_11_26.wire_logic_cluster/lc_7/clk
 (5 3)  (551 419)  (551 419)  routing T_11_26.sp4_h_r_0 <X> T_11_26.sp4_v_t_37
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (564 419)  (564 419)  routing T_11_26.sp4_v_b_13 <X> T_11_26.lc_trk_g0_5
 (21 3)  (567 419)  (567 419)  routing T_11_26.sp4_h_l_10 <X> T_11_26.lc_trk_g0_7
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 419)  (577 419)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 419)  (583 419)  LC_1 Logic Functioning bit
 (43 3)  (589 419)  (589 419)  LC_1 Logic Functioning bit
 (15 4)  (561 420)  (561 420)  routing T_11_26.sp4_h_r_1 <X> T_11_26.lc_trk_g1_1
 (16 4)  (562 420)  (562 420)  routing T_11_26.sp4_h_r_1 <X> T_11_26.lc_trk_g1_1
 (17 4)  (563 420)  (563 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 420)  (580 420)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (41 4)  (587 420)  (587 420)  LC_2 Logic Functioning bit
 (43 4)  (589 420)  (589 420)  LC_2 Logic Functioning bit
 (18 5)  (564 421)  (564 421)  routing T_11_26.sp4_h_r_1 <X> T_11_26.lc_trk_g1_1
 (22 5)  (568 421)  (568 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 421)  (569 421)  routing T_11_26.sp4_v_b_18 <X> T_11_26.lc_trk_g1_2
 (24 5)  (570 421)  (570 421)  routing T_11_26.sp4_v_b_18 <X> T_11_26.lc_trk_g1_2
 (28 5)  (574 421)  (574 421)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 421)  (576 421)  routing T_11_26.lc_trk_g2_7 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 421)  (578 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 421)  (579 421)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.input_2_2
 (35 5)  (581 421)  (581 421)  routing T_11_26.lc_trk_g2_2 <X> T_11_26.input_2_2
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (42 5)  (588 421)  (588 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (14 6)  (560 422)  (560 422)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g1_4
 (17 6)  (563 422)  (563 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (567 422)  (567 422)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g1_7
 (22 6)  (568 422)  (568 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 422)  (569 422)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g1_7
 (25 6)  (571 422)  (571 422)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g1_6
 (28 6)  (574 422)  (574 422)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 422)  (577 422)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 422)  (580 422)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (39 6)  (585 422)  (585 422)  LC_3 Logic Functioning bit
 (40 6)  (586 422)  (586 422)  LC_3 Logic Functioning bit
 (43 6)  (589 422)  (589 422)  LC_3 Logic Functioning bit
 (50 6)  (596 422)  (596 422)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 423)  (561 423)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g1_4
 (16 7)  (562 423)  (562 423)  routing T_11_26.sp4_h_l_1 <X> T_11_26.lc_trk_g1_4
 (17 7)  (563 423)  (563 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (567 423)  (567 423)  routing T_11_26.sp4_v_b_15 <X> T_11_26.lc_trk_g1_7
 (22 7)  (568 423)  (568 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 423)  (569 423)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g1_6
 (24 7)  (570 423)  (570 423)  routing T_11_26.sp4_h_r_14 <X> T_11_26.lc_trk_g1_6
 (26 7)  (572 423)  (572 423)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 423)  (573 423)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 423)  (574 423)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 423)  (575 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 423)  (582 423)  LC_3 Logic Functioning bit
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (40 7)  (586 423)  (586 423)  LC_3 Logic Functioning bit
 (42 7)  (588 423)  (588 423)  LC_3 Logic Functioning bit
 (43 7)  (589 423)  (589 423)  LC_3 Logic Functioning bit
 (4 8)  (550 424)  (550 424)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_v_b_6
 (14 8)  (560 424)  (560 424)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (22 8)  (568 424)  (568 424)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 424)  (570 424)  routing T_11_26.tnl_op_3 <X> T_11_26.lc_trk_g2_3
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 424)  (581 424)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.input_2_4
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (42 8)  (588 424)  (588 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (45 8)  (591 424)  (591 424)  LC_4 Logic Functioning bit
 (5 9)  (551 425)  (551 425)  routing T_11_26.sp4_h_l_43 <X> T_11_26.sp4_v_b_6
 (15 9)  (561 425)  (561 425)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (16 9)  (562 425)  (562 425)  routing T_11_26.sp4_h_l_21 <X> T_11_26.lc_trk_g2_0
 (17 9)  (563 425)  (563 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (567 425)  (567 425)  routing T_11_26.tnl_op_3 <X> T_11_26.lc_trk_g2_3
 (22 9)  (568 425)  (568 425)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (570 425)  (570 425)  routing T_11_26.tnr_op_2 <X> T_11_26.lc_trk_g2_2
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g1_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 425)  (578 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 425)  (579 425)  routing T_11_26.lc_trk_g2_4 <X> T_11_26.input_2_4
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (22 10)  (568 426)  (568 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 426)  (569 426)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g2_7
 (24 10)  (570 426)  (570 426)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g2_7
 (26 10)  (572 426)  (572 426)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 426)  (574 426)  routing T_11_26.lc_trk_g2_0 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 426)  (577 426)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 426)  (580 426)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 426)  (582 426)  LC_5 Logic Functioning bit
 (38 10)  (584 426)  (584 426)  LC_5 Logic Functioning bit
 (40 10)  (586 426)  (586 426)  LC_5 Logic Functioning bit
 (42 10)  (588 426)  (588 426)  LC_5 Logic Functioning bit
 (43 10)  (589 426)  (589 426)  LC_5 Logic Functioning bit
 (14 11)  (560 427)  (560 427)  routing T_11_26.sp4_r_v_b_36 <X> T_11_26.lc_trk_g2_4
 (17 11)  (563 427)  (563 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (567 427)  (567 427)  routing T_11_26.sp4_h_r_31 <X> T_11_26.lc_trk_g2_7
 (27 11)  (573 427)  (573 427)  routing T_11_26.lc_trk_g1_4 <X> T_11_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 427)  (575 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g1_7 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 427)  (578 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 427)  (580 427)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.input_2_5
 (35 11)  (581 427)  (581 427)  routing T_11_26.lc_trk_g1_2 <X> T_11_26.input_2_5
 (40 11)  (586 427)  (586 427)  LC_5 Logic Functioning bit
 (42 11)  (588 427)  (588 427)  LC_5 Logic Functioning bit
 (43 11)  (589 427)  (589 427)  LC_5 Logic Functioning bit
 (26 12)  (572 428)  (572 428)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 428)  (574 428)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 428)  (575 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 428)  (577 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 428)  (578 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 428)  (579 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 428)  (580 428)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 428)  (583 428)  LC_6 Logic Functioning bit
 (39 12)  (585 428)  (585 428)  LC_6 Logic Functioning bit
 (41 12)  (587 428)  (587 428)  LC_6 Logic Functioning bit
 (43 12)  (589 428)  (589 428)  LC_6 Logic Functioning bit
 (45 12)  (591 428)  (591 428)  LC_6 Logic Functioning bit
 (46 12)  (592 428)  (592 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (594 428)  (594 428)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (573 429)  (573 429)  routing T_11_26.lc_trk_g1_5 <X> T_11_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 429)  (575 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 429)  (576 429)  routing T_11_26.lc_trk_g2_3 <X> T_11_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 429)  (577 429)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 429)  (582 429)  LC_6 Logic Functioning bit
 (38 13)  (584 429)  (584 429)  LC_6 Logic Functioning bit
 (48 13)  (594 429)  (594 429)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (571 430)  (571 430)  routing T_11_26.wire_logic_cluster/lc_6/out <X> T_11_26.lc_trk_g3_6
 (26 14)  (572 430)  (572 430)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (32 14)  (578 430)  (578 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 430)  (580 430)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 430)  (583 430)  LC_7 Logic Functioning bit
 (39 14)  (585 430)  (585 430)  LC_7 Logic Functioning bit
 (41 14)  (587 430)  (587 430)  LC_7 Logic Functioning bit
 (43 14)  (589 430)  (589 430)  LC_7 Logic Functioning bit
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 431)  (572 431)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 431)  (575 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 431)  (582 431)  LC_7 Logic Functioning bit
 (38 15)  (584 431)  (584 431)  LC_7 Logic Functioning bit
 (40 15)  (586 431)  (586 431)  LC_7 Logic Functioning bit
 (42 15)  (588 431)  (588 431)  LC_7 Logic Functioning bit
 (52 15)  (598 431)  (598 431)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_26

 (15 0)  (615 416)  (615 416)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g0_1
 (16 0)  (616 416)  (616 416)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g0_1
 (17 0)  (617 416)  (617 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (621 416)  (621 416)  routing T_12_26.lft_op_3 <X> T_12_26.lc_trk_g0_3
 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 416)  (624 416)  routing T_12_26.lft_op_3 <X> T_12_26.lc_trk_g0_3
 (8 1)  (608 417)  (608 417)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_b_1
 (9 1)  (609 417)  (609 417)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_b_1
 (0 2)  (600 418)  (600 418)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (621 418)  (621 418)  routing T_12_26.lft_op_7 <X> T_12_26.lc_trk_g0_7
 (22 2)  (622 418)  (622 418)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 418)  (624 418)  routing T_12_26.lft_op_7 <X> T_12_26.lc_trk_g0_7
 (25 2)  (625 418)  (625 418)  routing T_12_26.sp4_v_t_3 <X> T_12_26.lc_trk_g0_6
 (26 2)  (626 418)  (626 418)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 418)  (627 418)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 418)  (630 418)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (53 2)  (653 418)  (653 418)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 419)  (600 419)  routing T_12_26.glb_netwk_3 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (8 3)  (608 419)  (608 419)  routing T_12_26.sp4_h_l_36 <X> T_12_26.sp4_v_t_36
 (15 3)  (615 419)  (615 419)  routing T_12_26.sp4_v_t_9 <X> T_12_26.lc_trk_g0_4
 (16 3)  (616 419)  (616 419)  routing T_12_26.sp4_v_t_9 <X> T_12_26.lc_trk_g0_4
 (17 3)  (617 419)  (617 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 419)  (623 419)  routing T_12_26.sp4_v_t_3 <X> T_12_26.lc_trk_g0_6
 (25 3)  (625 419)  (625 419)  routing T_12_26.sp4_v_t_3 <X> T_12_26.lc_trk_g0_6
 (26 3)  (626 419)  (626 419)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 419)  (628 419)  routing T_12_26.lc_trk_g2_7 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 419)  (630 419)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 419)  (634 419)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.input_2_1
 (35 3)  (635 419)  (635 419)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.input_2_1
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (40 3)  (640 419)  (640 419)  LC_1 Logic Functioning bit
 (41 3)  (641 419)  (641 419)  LC_1 Logic Functioning bit
 (21 4)  (621 420)  (621 420)  routing T_12_26.wire_logic_cluster/lc_3/out <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 420)  (625 420)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g1_2
 (9 5)  (609 421)  (609 421)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_v_b_4
 (10 5)  (610 421)  (610 421)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_v_b_4
 (22 5)  (622 421)  (622 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 421)  (623 421)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g1_2
 (24 5)  (624 421)  (624 421)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g1_2
 (25 5)  (625 421)  (625 421)  routing T_12_26.sp4_h_l_7 <X> T_12_26.lc_trk_g1_2
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 422)  (623 422)  routing T_12_26.sp4_h_r_7 <X> T_12_26.lc_trk_g1_7
 (24 6)  (624 422)  (624 422)  routing T_12_26.sp4_h_r_7 <X> T_12_26.lc_trk_g1_7
 (25 6)  (625 422)  (625 422)  routing T_12_26.bnr_op_6 <X> T_12_26.lc_trk_g1_6
 (28 6)  (628 422)  (628 422)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (37 6)  (637 422)  (637 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (39 6)  (639 422)  (639 422)  LC_3 Logic Functioning bit
 (41 6)  (641 422)  (641 422)  LC_3 Logic Functioning bit
 (43 6)  (643 422)  (643 422)  LC_3 Logic Functioning bit
 (45 6)  (645 422)  (645 422)  LC_3 Logic Functioning bit
 (21 7)  (621 423)  (621 423)  routing T_12_26.sp4_h_r_7 <X> T_12_26.lc_trk_g1_7
 (22 7)  (622 423)  (622 423)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 423)  (625 423)  routing T_12_26.bnr_op_6 <X> T_12_26.lc_trk_g1_6
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g2_2 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 423)  (636 423)  LC_3 Logic Functioning bit
 (38 7)  (638 423)  (638 423)  LC_3 Logic Functioning bit
 (14 8)  (614 424)  (614 424)  routing T_12_26.sp4_h_l_21 <X> T_12_26.lc_trk_g2_0
 (21 8)  (621 424)  (621 424)  routing T_12_26.rgt_op_3 <X> T_12_26.lc_trk_g2_3
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 424)  (624 424)  routing T_12_26.rgt_op_3 <X> T_12_26.lc_trk_g2_3
 (15 9)  (615 425)  (615 425)  routing T_12_26.sp4_h_l_21 <X> T_12_26.lc_trk_g2_0
 (16 9)  (616 425)  (616 425)  routing T_12_26.sp4_h_l_21 <X> T_12_26.lc_trk_g2_0
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (622 425)  (622 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 425)  (623 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (24 9)  (624 425)  (624 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (25 9)  (625 425)  (625 425)  routing T_12_26.sp4_h_l_15 <X> T_12_26.lc_trk_g2_2
 (12 10)  (612 426)  (612 426)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_h_l_45
 (21 10)  (621 426)  (621 426)  routing T_12_26.rgt_op_7 <X> T_12_26.lc_trk_g2_7
 (22 10)  (622 426)  (622 426)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 426)  (624 426)  routing T_12_26.rgt_op_7 <X> T_12_26.lc_trk_g2_7
 (27 10)  (627 426)  (627 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 426)  (629 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 426)  (630 426)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 426)  (632 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 426)  (633 426)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 426)  (638 426)  LC_5 Logic Functioning bit
 (39 10)  (639 426)  (639 426)  LC_5 Logic Functioning bit
 (42 10)  (642 426)  (642 426)  LC_5 Logic Functioning bit
 (43 10)  (643 426)  (643 426)  LC_5 Logic Functioning bit
 (51 10)  (651 426)  (651 426)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (611 427)  (611 427)  routing T_12_26.sp4_v_t_45 <X> T_12_26.sp4_h_l_45
 (26 11)  (626 427)  (626 427)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 427)  (628 427)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 427)  (629 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 427)  (630 427)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 427)  (632 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 427)  (634 427)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.input_2_5
 (35 11)  (635 427)  (635 427)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.input_2_5
 (36 11)  (636 427)  (636 427)  LC_5 Logic Functioning bit
 (37 11)  (637 427)  (637 427)  LC_5 Logic Functioning bit
 (40 11)  (640 427)  (640 427)  LC_5 Logic Functioning bit
 (41 11)  (641 427)  (641 427)  LC_5 Logic Functioning bit
 (22 12)  (622 428)  (622 428)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 428)  (624 428)  routing T_12_26.tnr_op_3 <X> T_12_26.lc_trk_g3_3
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g0_4 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 428)  (631 428)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 428)  (634 428)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (39 12)  (639 428)  (639 428)  LC_6 Logic Functioning bit
 (42 12)  (642 428)  (642 428)  LC_6 Logic Functioning bit
 (43 12)  (643 428)  (643 428)  LC_6 Logic Functioning bit
 (50 12)  (650 428)  (650 428)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 429)  (630 429)  routing T_12_26.lc_trk_g0_7 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g3_6 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (40 13)  (640 429)  (640 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (27 14)  (627 430)  (627 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 430)  (628 430)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 430)  (631 430)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 430)  (635 430)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.input_2_7
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (22 15)  (622 431)  (622 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 431)  (626 431)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 431)  (630 431)  routing T_12_26.lc_trk_g3_3 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 431)  (632 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 431)  (634 431)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.input_2_7
 (35 15)  (635 431)  (635 431)  routing T_12_26.lc_trk_g1_6 <X> T_12_26.input_2_7
 (38 15)  (638 431)  (638 431)  LC_7 Logic Functioning bit
 (40 15)  (640 431)  (640 431)  LC_7 Logic Functioning bit
 (42 15)  (642 431)  (642 431)  LC_7 Logic Functioning bit


LogicTile_13_26

 (14 0)  (668 416)  (668 416)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (17 0)  (671 416)  (671 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (14 1)  (668 417)  (668 417)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (16 1)  (670 417)  (670 417)  routing T_13_26.sp4_v_b_8 <X> T_13_26.lc_trk_g0_0
 (17 1)  (671 417)  (671 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (675 417)  (675 417)  routing T_13_26.sp4_r_v_b_32 <X> T_13_26.lc_trk_g0_3
 (0 2)  (654 418)  (654 418)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (2 2)  (656 418)  (656 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 418)  (687 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 418)  (688 418)  routing T_13_26.lc_trk_g3_1 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (40 2)  (694 418)  (694 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (42 2)  (696 418)  (696 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (47 2)  (701 418)  (701 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (654 419)  (654 419)  routing T_13_26.glb_netwk_3 <X> T_13_26.wire_logic_cluster/lc_7/clk
 (13 3)  (667 419)  (667 419)  routing T_13_26.sp4_v_b_9 <X> T_13_26.sp4_h_l_39
 (22 3)  (676 419)  (676 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 419)  (677 419)  routing T_13_26.sp4_h_r_6 <X> T_13_26.lc_trk_g0_6
 (24 3)  (678 419)  (678 419)  routing T_13_26.sp4_h_r_6 <X> T_13_26.lc_trk_g0_6
 (25 3)  (679 419)  (679 419)  routing T_13_26.sp4_h_r_6 <X> T_13_26.lc_trk_g0_6
 (28 3)  (682 419)  (682 419)  routing T_13_26.lc_trk_g2_1 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 419)  (686 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 419)  (687 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_1
 (34 3)  (688 419)  (688 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_1
 (35 3)  (689 419)  (689 419)  routing T_13_26.lc_trk_g3_2 <X> T_13_26.input_2_1
 (36 3)  (690 419)  (690 419)  LC_1 Logic Functioning bit
 (40 3)  (694 419)  (694 419)  LC_1 Logic Functioning bit
 (42 3)  (696 419)  (696 419)  LC_1 Logic Functioning bit
 (13 4)  (667 420)  (667 420)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_v_b_5
 (29 4)  (683 420)  (683 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 420)  (686 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 420)  (689 420)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.input_2_2
 (36 4)  (690 420)  (690 420)  LC_2 Logic Functioning bit
 (37 4)  (691 420)  (691 420)  LC_2 Logic Functioning bit
 (38 4)  (692 420)  (692 420)  LC_2 Logic Functioning bit
 (41 4)  (695 420)  (695 420)  LC_2 Logic Functioning bit
 (43 4)  (697 420)  (697 420)  LC_2 Logic Functioning bit
 (45 4)  (699 420)  (699 420)  LC_2 Logic Functioning bit
 (12 5)  (666 421)  (666 421)  routing T_13_26.sp4_h_l_40 <X> T_13_26.sp4_v_b_5
 (15 5)  (669 421)  (669 421)  routing T_13_26.bot_op_0 <X> T_13_26.lc_trk_g1_0
 (17 5)  (671 421)  (671 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (680 421)  (680 421)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 421)  (682 421)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 421)  (683 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 421)  (685 421)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 421)  (686 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 421)  (689 421)  routing T_13_26.lc_trk_g0_6 <X> T_13_26.input_2_2
 (37 5)  (691 421)  (691 421)  LC_2 Logic Functioning bit
 (40 5)  (694 421)  (694 421)  LC_2 Logic Functioning bit
 (42 5)  (696 421)  (696 421)  LC_2 Logic Functioning bit
 (47 5)  (701 421)  (701 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (702 421)  (702 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 421)  (705 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (679 422)  (679 422)  routing T_13_26.sp4_v_b_6 <X> T_13_26.lc_trk_g1_6
 (26 6)  (680 422)  (680 422)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 422)  (682 422)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 422)  (683 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 422)  (685 422)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 422)  (686 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 422)  (687 422)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 422)  (689 422)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_3
 (38 6)  (692 422)  (692 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (42 6)  (696 422)  (696 422)  LC_3 Logic Functioning bit
 (43 6)  (697 422)  (697 422)  LC_3 Logic Functioning bit
 (18 7)  (672 423)  (672 423)  routing T_13_26.sp4_r_v_b_29 <X> T_13_26.lc_trk_g1_5
 (22 7)  (676 423)  (676 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (677 423)  (677 423)  routing T_13_26.sp4_v_b_6 <X> T_13_26.lc_trk_g1_6
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 423)  (684 423)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 423)  (685 423)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 423)  (686 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 423)  (688 423)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_3
 (35 7)  (689 423)  (689 423)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_3
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (37 7)  (691 423)  (691 423)  LC_3 Logic Functioning bit
 (40 7)  (694 423)  (694 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (47 7)  (701 423)  (701 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (705 423)  (705 423)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (666 424)  (666 424)  routing T_13_26.sp4_v_b_8 <X> T_13_26.sp4_h_r_8
 (15 8)  (669 424)  (669 424)  routing T_13_26.sp4_h_r_41 <X> T_13_26.lc_trk_g2_1
 (16 8)  (670 424)  (670 424)  routing T_13_26.sp4_h_r_41 <X> T_13_26.lc_trk_g2_1
 (17 8)  (671 424)  (671 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 424)  (672 424)  routing T_13_26.sp4_h_r_41 <X> T_13_26.lc_trk_g2_1
 (25 8)  (679 424)  (679 424)  routing T_13_26.wire_logic_cluster/lc_2/out <X> T_13_26.lc_trk_g2_2
 (31 8)  (685 424)  (685 424)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 424)  (686 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 424)  (687 424)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 424)  (691 424)  LC_4 Logic Functioning bit
 (39 8)  (693 424)  (693 424)  LC_4 Logic Functioning bit
 (41 8)  (695 424)  (695 424)  LC_4 Logic Functioning bit
 (43 8)  (697 424)  (697 424)  LC_4 Logic Functioning bit
 (46 8)  (700 424)  (700 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (665 425)  (665 425)  routing T_13_26.sp4_v_b_8 <X> T_13_26.sp4_h_r_8
 (18 9)  (672 425)  (672 425)  routing T_13_26.sp4_h_r_41 <X> T_13_26.lc_trk_g2_1
 (22 9)  (676 425)  (676 425)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 425)  (680 425)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 425)  (682 425)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 425)  (683 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 425)  (690 425)  LC_4 Logic Functioning bit
 (38 9)  (692 425)  (692 425)  LC_4 Logic Functioning bit
 (40 9)  (694 425)  (694 425)  LC_4 Logic Functioning bit
 (42 9)  (696 425)  (696 425)  LC_4 Logic Functioning bit
 (10 10)  (664 426)  (664 426)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_h_l_42
 (12 10)  (666 426)  (666 426)  routing T_13_26.sp4_v_b_8 <X> T_13_26.sp4_h_l_45
 (16 10)  (670 426)  (670 426)  routing T_13_26.sp4_v_t_16 <X> T_13_26.lc_trk_g2_5
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 426)  (672 426)  routing T_13_26.sp4_v_t_16 <X> T_13_26.lc_trk_g2_5
 (22 11)  (676 427)  (676 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 427)  (679 427)  routing T_13_26.sp4_r_v_b_38 <X> T_13_26.lc_trk_g2_6
 (15 12)  (669 428)  (669 428)  routing T_13_26.sp4_v_t_28 <X> T_13_26.lc_trk_g3_1
 (16 12)  (670 428)  (670 428)  routing T_13_26.sp4_v_t_28 <X> T_13_26.lc_trk_g3_1
 (17 12)  (671 428)  (671 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (680 428)  (680 428)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 428)  (681 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 428)  (682 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 428)  (684 428)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 428)  (688 428)  routing T_13_26.lc_trk_g1_0 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (38 12)  (692 428)  (692 428)  LC_6 Logic Functioning bit
 (45 12)  (699 428)  (699 428)  LC_6 Logic Functioning bit
 (22 13)  (676 429)  (676 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 429)  (677 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (24 13)  (678 429)  (678 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (25 13)  (679 429)  (679 429)  routing T_13_26.sp4_h_l_15 <X> T_13_26.lc_trk_g3_2
 (27 13)  (681 429)  (681 429)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 429)  (684 429)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (37 13)  (691 429)  (691 429)  LC_6 Logic Functioning bit
 (38 13)  (692 429)  (692 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (41 13)  (695 429)  (695 429)  LC_6 Logic Functioning bit
 (43 13)  (697 429)  (697 429)  LC_6 Logic Functioning bit
 (12 14)  (666 430)  (666 430)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_46
 (25 14)  (679 430)  (679 430)  routing T_13_26.wire_logic_cluster/lc_6/out <X> T_13_26.lc_trk_g3_6
 (26 14)  (680 430)  (680 430)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 430)  (685 430)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 430)  (687 430)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 430)  (689 430)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_7
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (39 14)  (693 430)  (693 430)  LC_7 Logic Functioning bit
 (42 14)  (696 430)  (696 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (13 15)  (667 431)  (667 431)  routing T_13_26.sp4_h_r_8 <X> T_13_26.sp4_h_l_46
 (17 15)  (671 431)  (671 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 431)  (681 431)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 431)  (682 431)  routing T_13_26.lc_trk_g3_4 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 431)  (684 431)  routing T_13_26.lc_trk_g2_2 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 431)  (685 431)  routing T_13_26.lc_trk_g2_6 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 431)  (686 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 431)  (688 431)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_7
 (35 15)  (689 431)  (689 431)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.input_2_7
 (36 15)  (690 431)  (690 431)  LC_7 Logic Functioning bit
 (37 15)  (691 431)  (691 431)  LC_7 Logic Functioning bit
 (40 15)  (694 431)  (694 431)  LC_7 Logic Functioning bit
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit
 (48 15)  (702 431)  (702 431)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_26

 (27 0)  (735 416)  (735 416)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 416)  (736 416)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 416)  (737 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 416)  (740 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (42 0)  (750 416)  (750 416)  LC_0 Logic Functioning bit
 (44 0)  (752 416)  (752 416)  LC_0 Logic Functioning bit
 (45 0)  (753 416)  (753 416)  LC_0 Logic Functioning bit
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (41 1)  (749 417)  (749 417)  LC_0 Logic Functioning bit
 (42 1)  (750 417)  (750 417)  LC_0 Logic Functioning bit
 (49 1)  (757 417)  (757 417)  Carry_In_Mux bit 

 (0 2)  (708 418)  (708 418)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (2 2)  (710 418)  (710 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 418)  (735 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g3_1 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (39 2)  (747 418)  (747 418)  LC_1 Logic Functioning bit
 (41 2)  (749 418)  (749 418)  LC_1 Logic Functioning bit
 (42 2)  (750 418)  (750 418)  LC_1 Logic Functioning bit
 (44 2)  (752 418)  (752 418)  LC_1 Logic Functioning bit
 (45 2)  (753 418)  (753 418)  LC_1 Logic Functioning bit
 (0 3)  (708 419)  (708 419)  routing T_14_26.glb_netwk_3 <X> T_14_26.wire_logic_cluster/lc_7/clk
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (42 3)  (750 419)  (750 419)  LC_1 Logic Functioning bit
 (21 4)  (729 420)  (729 420)  routing T_14_26.wire_logic_cluster/lc_3/out <X> T_14_26.lc_trk_g1_3
 (22 4)  (730 420)  (730 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 420)  (733 420)  routing T_14_26.wire_logic_cluster/lc_2/out <X> T_14_26.lc_trk_g1_2
 (27 4)  (735 420)  (735 420)  routing T_14_26.lc_trk_g1_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 420)  (737 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 420)  (740 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 420)  (744 420)  LC_2 Logic Functioning bit
 (39 4)  (747 420)  (747 420)  LC_2 Logic Functioning bit
 (41 4)  (749 420)  (749 420)  LC_2 Logic Functioning bit
 (42 4)  (750 420)  (750 420)  LC_2 Logic Functioning bit
 (44 4)  (752 420)  (752 420)  LC_2 Logic Functioning bit
 (45 4)  (753 420)  (753 420)  LC_2 Logic Functioning bit
 (9 5)  (717 421)  (717 421)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_v_b_4
 (22 5)  (730 421)  (730 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 421)  (738 421)  routing T_14_26.lc_trk_g1_2 <X> T_14_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 421)  (744 421)  LC_2 Logic Functioning bit
 (39 5)  (747 421)  (747 421)  LC_2 Logic Functioning bit
 (41 5)  (749 421)  (749 421)  LC_2 Logic Functioning bit
 (42 5)  (750 421)  (750 421)  LC_2 Logic Functioning bit
 (8 6)  (716 422)  (716 422)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_h_l_41
 (9 6)  (717 422)  (717 422)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_h_l_41
 (17 6)  (725 422)  (725 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 422)  (726 422)  routing T_14_26.wire_logic_cluster/lc_5/out <X> T_14_26.lc_trk_g1_5
 (25 6)  (733 422)  (733 422)  routing T_14_26.wire_logic_cluster/lc_6/out <X> T_14_26.lc_trk_g1_6
 (27 6)  (735 422)  (735 422)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (39 6)  (747 422)  (747 422)  LC_3 Logic Functioning bit
 (41 6)  (749 422)  (749 422)  LC_3 Logic Functioning bit
 (42 6)  (750 422)  (750 422)  LC_3 Logic Functioning bit
 (44 6)  (752 422)  (752 422)  LC_3 Logic Functioning bit
 (45 6)  (753 422)  (753 422)  LC_3 Logic Functioning bit
 (22 7)  (730 423)  (730 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 423)  (738 423)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (39 7)  (747 423)  (747 423)  LC_3 Logic Functioning bit
 (41 7)  (749 423)  (749 423)  LC_3 Logic Functioning bit
 (42 7)  (750 423)  (750 423)  LC_3 Logic Functioning bit
 (27 8)  (735 424)  (735 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 424)  (736 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 424)  (737 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 424)  (738 424)  routing T_14_26.lc_trk_g3_4 <X> T_14_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 424)  (740 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 424)  (744 424)  LC_4 Logic Functioning bit
 (39 8)  (747 424)  (747 424)  LC_4 Logic Functioning bit
 (41 8)  (749 424)  (749 424)  LC_4 Logic Functioning bit
 (42 8)  (750 424)  (750 424)  LC_4 Logic Functioning bit
 (44 8)  (752 424)  (752 424)  LC_4 Logic Functioning bit
 (45 8)  (753 424)  (753 424)  LC_4 Logic Functioning bit
 (36 9)  (744 425)  (744 425)  LC_4 Logic Functioning bit
 (39 9)  (747 425)  (747 425)  LC_4 Logic Functioning bit
 (41 9)  (749 425)  (749 425)  LC_4 Logic Functioning bit
 (42 9)  (750 425)  (750 425)  LC_4 Logic Functioning bit
 (12 10)  (720 426)  (720 426)  routing T_14_26.sp4_v_b_8 <X> T_14_26.sp4_h_l_45
 (27 10)  (735 426)  (735 426)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 426)  (737 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 426)  (738 426)  routing T_14_26.lc_trk_g1_5 <X> T_14_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 426)  (740 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 426)  (744 426)  LC_5 Logic Functioning bit
 (39 10)  (747 426)  (747 426)  LC_5 Logic Functioning bit
 (41 10)  (749 426)  (749 426)  LC_5 Logic Functioning bit
 (42 10)  (750 426)  (750 426)  LC_5 Logic Functioning bit
 (44 10)  (752 426)  (752 426)  LC_5 Logic Functioning bit
 (45 10)  (753 426)  (753 426)  LC_5 Logic Functioning bit
 (36 11)  (744 427)  (744 427)  LC_5 Logic Functioning bit
 (39 11)  (747 427)  (747 427)  LC_5 Logic Functioning bit
 (41 11)  (749 427)  (749 427)  LC_5 Logic Functioning bit
 (42 11)  (750 427)  (750 427)  LC_5 Logic Functioning bit
 (14 12)  (722 428)  (722 428)  routing T_14_26.wire_logic_cluster/lc_0/out <X> T_14_26.lc_trk_g3_0
 (17 12)  (725 428)  (725 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 428)  (726 428)  routing T_14_26.wire_logic_cluster/lc_1/out <X> T_14_26.lc_trk_g3_1
 (27 12)  (735 428)  (735 428)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 428)  (737 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 428)  (738 428)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 428)  (744 428)  LC_6 Logic Functioning bit
 (39 12)  (747 428)  (747 428)  LC_6 Logic Functioning bit
 (41 12)  (749 428)  (749 428)  LC_6 Logic Functioning bit
 (42 12)  (750 428)  (750 428)  LC_6 Logic Functioning bit
 (44 12)  (752 428)  (752 428)  LC_6 Logic Functioning bit
 (45 12)  (753 428)  (753 428)  LC_6 Logic Functioning bit
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 429)  (738 429)  routing T_14_26.lc_trk_g1_6 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 429)  (744 429)  LC_6 Logic Functioning bit
 (39 13)  (747 429)  (747 429)  LC_6 Logic Functioning bit
 (41 13)  (749 429)  (749 429)  LC_6 Logic Functioning bit
 (42 13)  (750 429)  (750 429)  LC_6 Logic Functioning bit
 (8 14)  (716 430)  (716 430)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_h_l_47
 (9 14)  (717 430)  (717 430)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_h_l_47
 (10 14)  (718 430)  (718 430)  routing T_14_26.sp4_v_t_41 <X> T_14_26.sp4_h_l_47
 (14 14)  (722 430)  (722 430)  routing T_14_26.wire_logic_cluster/lc_4/out <X> T_14_26.lc_trk_g3_4
 (21 14)  (729 430)  (729 430)  routing T_14_26.wire_logic_cluster/lc_7/out <X> T_14_26.lc_trk_g3_7
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 430)  (735 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 430)  (736 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 430)  (737 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 430)  (738 430)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 430)  (740 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 430)  (744 430)  LC_7 Logic Functioning bit
 (39 14)  (747 430)  (747 430)  LC_7 Logic Functioning bit
 (41 14)  (749 430)  (749 430)  LC_7 Logic Functioning bit
 (42 14)  (750 430)  (750 430)  LC_7 Logic Functioning bit
 (44 14)  (752 430)  (752 430)  LC_7 Logic Functioning bit
 (45 14)  (753 430)  (753 430)  LC_7 Logic Functioning bit
 (17 15)  (725 431)  (725 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 431)  (738 431)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 431)  (744 431)  LC_7 Logic Functioning bit
 (39 15)  (747 431)  (747 431)  LC_7 Logic Functioning bit
 (41 15)  (749 431)  (749 431)  LC_7 Logic Functioning bit
 (42 15)  (750 431)  (750 431)  LC_7 Logic Functioning bit


LogicTile_15_26

 (27 0)  (789 416)  (789 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 416)  (790 416)  routing T_15_26.lc_trk_g3_0 <X> T_15_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 416)  (791 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 416)  (794 416)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 416)  (798 416)  LC_0 Logic Functioning bit
 (39 0)  (801 416)  (801 416)  LC_0 Logic Functioning bit
 (41 0)  (803 416)  (803 416)  LC_0 Logic Functioning bit
 (42 0)  (804 416)  (804 416)  LC_0 Logic Functioning bit
 (44 0)  (806 416)  (806 416)  LC_0 Logic Functioning bit
 (45 0)  (807 416)  (807 416)  LC_0 Logic Functioning bit
 (53 0)  (815 416)  (815 416)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (798 417)  (798 417)  LC_0 Logic Functioning bit
 (39 1)  (801 417)  (801 417)  LC_0 Logic Functioning bit
 (41 1)  (803 417)  (803 417)  LC_0 Logic Functioning bit
 (42 1)  (804 417)  (804 417)  LC_0 Logic Functioning bit
 (50 1)  (812 417)  (812 417)  Carry_In_Mux bit 

 (0 2)  (762 418)  (762 418)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (2 2)  (764 418)  (764 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (771 418)  (771 418)  routing T_15_26.sp4_v_b_1 <X> T_15_26.sp4_h_l_36
 (12 2)  (774 418)  (774 418)  routing T_15_26.sp4_v_b_2 <X> T_15_26.sp4_h_l_39
 (27 2)  (789 418)  (789 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (42 2)  (804 418)  (804 418)  LC_1 Logic Functioning bit
 (44 2)  (806 418)  (806 418)  LC_1 Logic Functioning bit
 (45 2)  (807 418)  (807 418)  LC_1 Logic Functioning bit
 (0 3)  (762 419)  (762 419)  routing T_15_26.glb_netwk_3 <X> T_15_26.wire_logic_cluster/lc_7/clk
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (39 3)  (801 419)  (801 419)  LC_1 Logic Functioning bit
 (41 3)  (803 419)  (803 419)  LC_1 Logic Functioning bit
 (42 3)  (804 419)  (804 419)  LC_1 Logic Functioning bit
 (51 3)  (813 419)  (813 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (783 420)  (783 420)  routing T_15_26.wire_logic_cluster/lc_3/out <X> T_15_26.lc_trk_g1_3
 (22 4)  (784 420)  (784 420)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 420)  (787 420)  routing T_15_26.wire_logic_cluster/lc_2/out <X> T_15_26.lc_trk_g1_2
 (27 4)  (789 420)  (789 420)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 420)  (791 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 420)  (794 420)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 420)  (798 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (41 4)  (803 420)  (803 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (44 4)  (806 420)  (806 420)  LC_2 Logic Functioning bit
 (45 4)  (807 420)  (807 420)  LC_2 Logic Functioning bit
 (22 5)  (784 421)  (784 421)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 421)  (792 421)  routing T_15_26.lc_trk_g1_2 <X> T_15_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (39 5)  (801 421)  (801 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (42 5)  (804 421)  (804 421)  LC_2 Logic Functioning bit
 (48 5)  (810 421)  (810 421)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (779 422)  (779 422)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 422)  (780 422)  routing T_15_26.wire_logic_cluster/lc_5/out <X> T_15_26.lc_trk_g1_5
 (25 6)  (787 422)  (787 422)  routing T_15_26.wire_logic_cluster/lc_6/out <X> T_15_26.lc_trk_g1_6
 (27 6)  (789 422)  (789 422)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (39 6)  (801 422)  (801 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (42 6)  (804 422)  (804 422)  LC_3 Logic Functioning bit
 (44 6)  (806 422)  (806 422)  LC_3 Logic Functioning bit
 (45 6)  (807 422)  (807 422)  LC_3 Logic Functioning bit
 (51 6)  (813 422)  (813 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 423)  (784 423)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 423)  (792 423)  routing T_15_26.lc_trk_g1_3 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (39 7)  (801 423)  (801 423)  LC_3 Logic Functioning bit
 (41 7)  (803 423)  (803 423)  LC_3 Logic Functioning bit
 (42 7)  (804 423)  (804 423)  LC_3 Logic Functioning bit
 (27 8)  (789 424)  (789 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 424)  (790 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 424)  (791 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 424)  (792 424)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 424)  (794 424)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 424)  (798 424)  LC_4 Logic Functioning bit
 (39 8)  (801 424)  (801 424)  LC_4 Logic Functioning bit
 (41 8)  (803 424)  (803 424)  LC_4 Logic Functioning bit
 (42 8)  (804 424)  (804 424)  LC_4 Logic Functioning bit
 (44 8)  (806 424)  (806 424)  LC_4 Logic Functioning bit
 (45 8)  (807 424)  (807 424)  LC_4 Logic Functioning bit
 (36 9)  (798 425)  (798 425)  LC_4 Logic Functioning bit
 (39 9)  (801 425)  (801 425)  LC_4 Logic Functioning bit
 (41 9)  (803 425)  (803 425)  LC_4 Logic Functioning bit
 (42 9)  (804 425)  (804 425)  LC_4 Logic Functioning bit
 (51 9)  (813 425)  (813 425)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (10 10)  (772 426)  (772 426)  routing T_15_26.sp4_v_b_2 <X> T_15_26.sp4_h_l_42
 (27 10)  (789 426)  (789 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 426)  (791 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 426)  (792 426)  routing T_15_26.lc_trk_g1_5 <X> T_15_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 426)  (794 426)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 426)  (798 426)  LC_5 Logic Functioning bit
 (39 10)  (801 426)  (801 426)  LC_5 Logic Functioning bit
 (41 10)  (803 426)  (803 426)  LC_5 Logic Functioning bit
 (42 10)  (804 426)  (804 426)  LC_5 Logic Functioning bit
 (44 10)  (806 426)  (806 426)  LC_5 Logic Functioning bit
 (45 10)  (807 426)  (807 426)  LC_5 Logic Functioning bit
 (36 11)  (798 427)  (798 427)  LC_5 Logic Functioning bit
 (39 11)  (801 427)  (801 427)  LC_5 Logic Functioning bit
 (41 11)  (803 427)  (803 427)  LC_5 Logic Functioning bit
 (42 11)  (804 427)  (804 427)  LC_5 Logic Functioning bit
 (48 11)  (810 427)  (810 427)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (776 428)  (776 428)  routing T_15_26.wire_logic_cluster/lc_0/out <X> T_15_26.lc_trk_g3_0
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 428)  (780 428)  routing T_15_26.wire_logic_cluster/lc_1/out <X> T_15_26.lc_trk_g3_1
 (27 12)  (789 428)  (789 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 428)  (791 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 428)  (792 428)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 428)  (794 428)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 428)  (798 428)  LC_6 Logic Functioning bit
 (39 12)  (801 428)  (801 428)  LC_6 Logic Functioning bit
 (41 12)  (803 428)  (803 428)  LC_6 Logic Functioning bit
 (42 12)  (804 428)  (804 428)  LC_6 Logic Functioning bit
 (44 12)  (806 428)  (806 428)  LC_6 Logic Functioning bit
 (45 12)  (807 428)  (807 428)  LC_6 Logic Functioning bit
 (51 12)  (813 428)  (813 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (779 429)  (779 429)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 429)  (792 429)  routing T_15_26.lc_trk_g1_6 <X> T_15_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 429)  (798 429)  LC_6 Logic Functioning bit
 (39 13)  (801 429)  (801 429)  LC_6 Logic Functioning bit
 (41 13)  (803 429)  (803 429)  LC_6 Logic Functioning bit
 (42 13)  (804 429)  (804 429)  LC_6 Logic Functioning bit
 (14 14)  (776 430)  (776 430)  routing T_15_26.wire_logic_cluster/lc_4/out <X> T_15_26.lc_trk_g3_4
 (21 14)  (783 430)  (783 430)  routing T_15_26.wire_logic_cluster/lc_7/out <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 430)  (789 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 430)  (790 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 430)  (792 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (39 14)  (801 430)  (801 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (42 14)  (804 430)  (804 430)  LC_7 Logic Functioning bit
 (44 14)  (806 430)  (806 430)  LC_7 Logic Functioning bit
 (45 14)  (807 430)  (807 430)  LC_7 Logic Functioning bit
 (46 14)  (808 430)  (808 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (39 15)  (801 431)  (801 431)  LC_7 Logic Functioning bit
 (41 15)  (803 431)  (803 431)  LC_7 Logic Functioning bit
 (42 15)  (804 431)  (804 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (9 10)  (825 426)  (825 426)  routing T_16_26.sp4_v_b_7 <X> T_16_26.sp4_h_l_42


IO_Tile_0_25



LogicTile_1_25

 (26 0)  (44 400)  (44 400)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 400)  (45 400)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 400)  (47 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 400)  (48 400)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 400)  (50 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 400)  (51 400)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 400)  (52 400)  routing T_1_25.lc_trk_g3_0 <X> T_1_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 400)  (54 400)  LC_0 Logic Functioning bit
 (37 0)  (55 400)  (55 400)  LC_0 Logic Functioning bit
 (38 0)  (56 400)  (56 400)  LC_0 Logic Functioning bit
 (39 0)  (57 400)  (57 400)  LC_0 Logic Functioning bit
 (41 0)  (59 400)  (59 400)  LC_0 Logic Functioning bit
 (43 0)  (61 400)  (61 400)  LC_0 Logic Functioning bit
 (45 0)  (63 400)  (63 400)  LC_0 Logic Functioning bit
 (48 0)  (66 400)  (66 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (44 401)  (44 401)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 401)  (45 401)  routing T_1_25.lc_trk_g1_7 <X> T_1_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 401)  (47 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 401)  (48 401)  routing T_1_25.lc_trk_g1_6 <X> T_1_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (54 401)  (54 401)  LC_0 Logic Functioning bit
 (38 1)  (56 401)  (56 401)  LC_0 Logic Functioning bit
 (0 2)  (18 402)  (18 402)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (2 2)  (20 402)  (20 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 403)  (18 403)  routing T_1_25.glb_netwk_3 <X> T_1_25.wire_logic_cluster/lc_7/clk
 (15 4)  (33 404)  (33 404)  routing T_1_25.top_op_1 <X> T_1_25.lc_trk_g1_1
 (17 4)  (35 404)  (35 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (14 5)  (32 405)  (32 405)  routing T_1_25.top_op_0 <X> T_1_25.lc_trk_g1_0
 (15 5)  (33 405)  (33 405)  routing T_1_25.top_op_0 <X> T_1_25.lc_trk_g1_0
 (17 5)  (35 405)  (35 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (36 405)  (36 405)  routing T_1_25.top_op_1 <X> T_1_25.lc_trk_g1_1
 (22 5)  (40 405)  (40 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (14 6)  (32 406)  (32 406)  routing T_1_25.sp4_v_t_1 <X> T_1_25.lc_trk_g1_4
 (22 6)  (40 406)  (40 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (43 406)  (43 406)  routing T_1_25.bnr_op_6 <X> T_1_25.lc_trk_g1_6
 (26 6)  (44 406)  (44 406)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 406)  (45 406)  routing T_1_25.lc_trk_g1_1 <X> T_1_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 406)  (47 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 406)  (50 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 406)  (51 406)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 406)  (53 406)  routing T_1_25.lc_trk_g1_4 <X> T_1_25.input_2_3
 (36 6)  (54 406)  (54 406)  LC_3 Logic Functioning bit
 (38 6)  (56 406)  (56 406)  LC_3 Logic Functioning bit
 (42 6)  (60 406)  (60 406)  LC_3 Logic Functioning bit
 (14 7)  (32 407)  (32 407)  routing T_1_25.sp4_v_t_1 <X> T_1_25.lc_trk_g1_4
 (16 7)  (34 407)  (34 407)  routing T_1_25.sp4_v_t_1 <X> T_1_25.lc_trk_g1_4
 (17 7)  (35 407)  (35 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (39 407)  (39 407)  routing T_1_25.sp4_r_v_b_31 <X> T_1_25.lc_trk_g1_7
 (22 7)  (40 407)  (40 407)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 407)  (43 407)  routing T_1_25.bnr_op_6 <X> T_1_25.lc_trk_g1_6
 (28 7)  (46 407)  (46 407)  routing T_1_25.lc_trk_g2_5 <X> T_1_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 407)  (47 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 407)  (49 407)  routing T_1_25.lc_trk_g2_2 <X> T_1_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 407)  (50 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (52 407)  (52 407)  routing T_1_25.lc_trk_g1_4 <X> T_1_25.input_2_3
 (36 7)  (54 407)  (54 407)  LC_3 Logic Functioning bit
 (37 7)  (55 407)  (55 407)  LC_3 Logic Functioning bit
 (38 7)  (56 407)  (56 407)  LC_3 Logic Functioning bit
 (39 7)  (57 407)  (57 407)  LC_3 Logic Functioning bit
 (42 7)  (60 407)  (60 407)  LC_3 Logic Functioning bit
 (8 8)  (26 408)  (26 408)  routing T_1_25.sp4_v_b_1 <X> T_1_25.sp4_h_r_7
 (9 8)  (27 408)  (27 408)  routing T_1_25.sp4_v_b_1 <X> T_1_25.sp4_h_r_7
 (10 8)  (28 408)  (28 408)  routing T_1_25.sp4_v_b_1 <X> T_1_25.sp4_h_r_7
 (12 8)  (30 408)  (30 408)  routing T_1_25.sp4_v_b_2 <X> T_1_25.sp4_h_r_8
 (14 8)  (32 408)  (32 408)  routing T_1_25.sp4_h_l_21 <X> T_1_25.lc_trk_g2_0
 (27 8)  (45 408)  (45 408)  routing T_1_25.lc_trk_g1_0 <X> T_1_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 408)  (47 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 408)  (50 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 408)  (52 408)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 408)  (54 408)  LC_4 Logic Functioning bit
 (37 8)  (55 408)  (55 408)  LC_4 Logic Functioning bit
 (38 8)  (56 408)  (56 408)  LC_4 Logic Functioning bit
 (42 8)  (60 408)  (60 408)  LC_4 Logic Functioning bit
 (50 8)  (68 408)  (68 408)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (29 409)  (29 409)  routing T_1_25.sp4_v_b_2 <X> T_1_25.sp4_h_r_8
 (13 9)  (31 409)  (31 409)  routing T_1_25.sp4_v_b_2 <X> T_1_25.sp4_h_r_8
 (15 9)  (33 409)  (33 409)  routing T_1_25.sp4_h_l_21 <X> T_1_25.lc_trk_g2_0
 (16 9)  (34 409)  (34 409)  routing T_1_25.sp4_h_l_21 <X> T_1_25.lc_trk_g2_0
 (17 9)  (35 409)  (35 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (40 409)  (40 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (49 409)  (49 409)  routing T_1_25.lc_trk_g1_2 <X> T_1_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 409)  (54 409)  LC_4 Logic Functioning bit
 (37 9)  (55 409)  (55 409)  LC_4 Logic Functioning bit
 (38 9)  (56 409)  (56 409)  LC_4 Logic Functioning bit
 (42 9)  (60 409)  (60 409)  LC_4 Logic Functioning bit
 (7 10)  (25 410)  (25 410)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (34 410)  (34 410)  routing T_1_25.sp4_v_t_16 <X> T_1_25.lc_trk_g2_5
 (17 10)  (35 410)  (35 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (36 410)  (36 410)  routing T_1_25.sp4_v_t_16 <X> T_1_25.lc_trk_g2_5
 (28 10)  (46 410)  (46 410)  routing T_1_25.lc_trk_g2_0 <X> T_1_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 410)  (47 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 410)  (50 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 410)  (51 410)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 410)  (52 410)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (39 10)  (57 410)  (57 410)  LC_5 Logic Functioning bit
 (41 10)  (59 410)  (59 410)  LC_5 Logic Functioning bit
 (43 10)  (61 410)  (61 410)  LC_5 Logic Functioning bit
 (50 10)  (68 410)  (68 410)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (49 411)  (49 411)  routing T_1_25.lc_trk_g3_3 <X> T_1_25.wire_logic_cluster/lc_5/in_3
 (39 11)  (57 411)  (57 411)  LC_5 Logic Functioning bit
 (41 11)  (59 411)  (59 411)  LC_5 Logic Functioning bit
 (43 11)  (61 411)  (61 411)  LC_5 Logic Functioning bit
 (14 12)  (32 412)  (32 412)  routing T_1_25.wire_logic_cluster/lc_0/out <X> T_1_25.lc_trk_g3_0
 (22 12)  (40 412)  (40 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (35 413)  (35 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (39 413)  (39 413)  routing T_1_25.sp4_r_v_b_43 <X> T_1_25.lc_trk_g3_3


LogicTile_2_25

 (14 0)  (86 400)  (86 400)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (22 0)  (94 400)  (94 400)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 400)  (96 400)  routing T_2_25.top_op_3 <X> T_2_25.lc_trk_g0_3
 (28 0)  (100 400)  (100 400)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 400)  (101 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 400)  (102 400)  routing T_2_25.lc_trk_g2_5 <X> T_2_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 400)  (103 400)  routing T_2_25.lc_trk_g0_5 <X> T_2_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 400)  (104 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 400)  (108 400)  LC_0 Logic Functioning bit
 (37 0)  (109 400)  (109 400)  LC_0 Logic Functioning bit
 (38 0)  (110 400)  (110 400)  LC_0 Logic Functioning bit
 (39 0)  (111 400)  (111 400)  LC_0 Logic Functioning bit
 (41 0)  (113 400)  (113 400)  LC_0 Logic Functioning bit
 (42 0)  (114 400)  (114 400)  LC_0 Logic Functioning bit
 (43 0)  (115 400)  (115 400)  LC_0 Logic Functioning bit
 (14 1)  (86 401)  (86 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (15 1)  (87 401)  (87 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (16 1)  (88 401)  (88 401)  routing T_2_25.sp4_h_l_5 <X> T_2_25.lc_trk_g0_0
 (17 1)  (89 401)  (89 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (93 401)  (93 401)  routing T_2_25.top_op_3 <X> T_2_25.lc_trk_g0_3
 (22 1)  (94 401)  (94 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (99 401)  (99 401)  routing T_2_25.lc_trk_g1_1 <X> T_2_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 401)  (101 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 401)  (104 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (108 401)  (108 401)  LC_0 Logic Functioning bit
 (37 1)  (109 401)  (109 401)  LC_0 Logic Functioning bit
 (38 1)  (110 401)  (110 401)  LC_0 Logic Functioning bit
 (39 1)  (111 401)  (111 401)  LC_0 Logic Functioning bit
 (40 1)  (112 401)  (112 401)  LC_0 Logic Functioning bit
 (41 1)  (113 401)  (113 401)  LC_0 Logic Functioning bit
 (42 1)  (114 401)  (114 401)  LC_0 Logic Functioning bit
 (43 1)  (115 401)  (115 401)  LC_0 Logic Functioning bit
 (51 1)  (123 401)  (123 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 2)  (88 402)  (88 402)  routing T_2_25.sp4_v_b_5 <X> T_2_25.lc_trk_g0_5
 (17 2)  (89 402)  (89 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (90 402)  (90 402)  routing T_2_25.sp4_v_b_5 <X> T_2_25.lc_trk_g0_5
 (39 2)  (111 402)  (111 402)  LC_1 Logic Functioning bit
 (40 2)  (112 402)  (112 402)  LC_1 Logic Functioning bit
 (50 2)  (122 402)  (122 402)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (98 403)  (98 403)  routing T_2_25.lc_trk_g0_3 <X> T_2_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 403)  (101 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (110 403)  (110 403)  LC_1 Logic Functioning bit
 (41 3)  (113 403)  (113 403)  LC_1 Logic Functioning bit
 (48 3)  (120 403)  (120 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 4)  (88 404)  (88 404)  routing T_2_25.sp4_v_b_1 <X> T_2_25.lc_trk_g1_1
 (17 4)  (89 404)  (89 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 404)  (90 404)  routing T_2_25.sp4_v_b_1 <X> T_2_25.lc_trk_g1_1
 (21 4)  (93 404)  (93 404)  routing T_2_25.sp4_v_b_3 <X> T_2_25.lc_trk_g1_3
 (22 4)  (94 404)  (94 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 404)  (95 404)  routing T_2_25.sp4_v_b_3 <X> T_2_25.lc_trk_g1_3
 (28 4)  (100 404)  (100 404)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 404)  (101 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 404)  (103 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 404)  (104 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 404)  (105 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 404)  (106 404)  routing T_2_25.lc_trk_g3_4 <X> T_2_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 404)  (108 404)  LC_2 Logic Functioning bit
 (37 4)  (109 404)  (109 404)  LC_2 Logic Functioning bit
 (38 4)  (110 404)  (110 404)  LC_2 Logic Functioning bit
 (41 4)  (113 404)  (113 404)  LC_2 Logic Functioning bit
 (43 4)  (115 404)  (115 404)  LC_2 Logic Functioning bit
 (51 4)  (123 404)  (123 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (28 5)  (100 405)  (100 405)  routing T_2_25.lc_trk_g2_0 <X> T_2_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 405)  (101 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 405)  (102 405)  routing T_2_25.lc_trk_g2_3 <X> T_2_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 405)  (104 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 405)  (105 405)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.input_2_2
 (34 5)  (106 405)  (106 405)  routing T_2_25.lc_trk_g3_1 <X> T_2_25.input_2_2
 (36 5)  (108 405)  (108 405)  LC_2 Logic Functioning bit
 (39 5)  (111 405)  (111 405)  LC_2 Logic Functioning bit
 (40 5)  (112 405)  (112 405)  LC_2 Logic Functioning bit
 (22 6)  (94 406)  (94 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (101 406)  (101 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 406)  (103 406)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 406)  (104 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 406)  (105 406)  routing T_2_25.lc_trk_g2_4 <X> T_2_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 406)  (109 406)  LC_3 Logic Functioning bit
 (39 6)  (111 406)  (111 406)  LC_3 Logic Functioning bit
 (41 6)  (113 406)  (113 406)  LC_3 Logic Functioning bit
 (43 6)  (115 406)  (115 406)  LC_3 Logic Functioning bit
 (21 7)  (93 407)  (93 407)  routing T_2_25.sp4_r_v_b_31 <X> T_2_25.lc_trk_g1_7
 (30 7)  (102 407)  (102 407)  routing T_2_25.lc_trk_g0_2 <X> T_2_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 407)  (109 407)  LC_3 Logic Functioning bit
 (39 7)  (111 407)  (111 407)  LC_3 Logic Functioning bit
 (41 7)  (113 407)  (113 407)  LC_3 Logic Functioning bit
 (43 7)  (115 407)  (115 407)  LC_3 Logic Functioning bit
 (48 7)  (120 407)  (120 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (78 408)  (78 408)  routing T_2_25.sp4_v_t_38 <X> T_2_25.sp4_v_b_6
 (15 8)  (87 408)  (87 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (16 8)  (88 408)  (88 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (17 8)  (89 408)  (89 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 408)  (90 408)  routing T_2_25.sp4_h_r_33 <X> T_2_25.lc_trk_g2_1
 (22 8)  (94 408)  (94 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (98 408)  (98 408)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 408)  (100 408)  routing T_2_25.lc_trk_g2_1 <X> T_2_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 408)  (101 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 408)  (104 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 408)  (105 408)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 408)  (106 408)  routing T_2_25.lc_trk_g3_0 <X> T_2_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 408)  (110 408)  LC_4 Logic Functioning bit
 (39 8)  (111 408)  (111 408)  LC_4 Logic Functioning bit
 (42 8)  (114 408)  (114 408)  LC_4 Logic Functioning bit
 (43 8)  (115 408)  (115 408)  LC_4 Logic Functioning bit
 (50 8)  (122 408)  (122 408)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (77 409)  (77 409)  routing T_2_25.sp4_v_t_38 <X> T_2_25.sp4_v_b_6
 (15 9)  (87 409)  (87 409)  routing T_2_25.tnr_op_0 <X> T_2_25.lc_trk_g2_0
 (17 9)  (89 409)  (89 409)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (93 409)  (93 409)  routing T_2_25.sp4_r_v_b_35 <X> T_2_25.lc_trk_g2_3
 (26 9)  (98 409)  (98 409)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 409)  (99 409)  routing T_2_25.lc_trk_g1_7 <X> T_2_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 409)  (101 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 409)  (108 409)  LC_4 Logic Functioning bit
 (37 9)  (109 409)  (109 409)  LC_4 Logic Functioning bit
 (40 9)  (112 409)  (112 409)  LC_4 Logic Functioning bit
 (41 9)  (113 409)  (113 409)  LC_4 Logic Functioning bit
 (7 10)  (79 410)  (79 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (89 410)  (89 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 410)  (90 410)  routing T_2_25.wire_logic_cluster/lc_5/out <X> T_2_25.lc_trk_g2_5
 (22 10)  (94 410)  (94 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 410)  (95 410)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (24 10)  (96 410)  (96 410)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (26 10)  (98 410)  (98 410)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 410)  (99 410)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 410)  (101 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 410)  (103 410)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 410)  (104 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 410)  (105 410)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 410)  (108 410)  LC_5 Logic Functioning bit
 (37 10)  (109 410)  (109 410)  LC_5 Logic Functioning bit
 (38 10)  (110 410)  (110 410)  LC_5 Logic Functioning bit
 (39 10)  (111 410)  (111 410)  LC_5 Logic Functioning bit
 (40 10)  (112 410)  (112 410)  LC_5 Logic Functioning bit
 (41 10)  (113 410)  (113 410)  LC_5 Logic Functioning bit
 (50 10)  (122 410)  (122 410)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (86 411)  (86 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (15 11)  (87 411)  (87 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (16 11)  (88 411)  (88 411)  routing T_2_25.sp4_h_l_17 <X> T_2_25.lc_trk_g2_4
 (17 11)  (89 411)  (89 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (93 411)  (93 411)  routing T_2_25.sp4_h_r_31 <X> T_2_25.lc_trk_g2_7
 (22 11)  (94 411)  (94 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (97 411)  (97 411)  routing T_2_25.sp4_r_v_b_38 <X> T_2_25.lc_trk_g2_6
 (26 11)  (98 411)  (98 411)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 411)  (100 411)  routing T_2_25.lc_trk_g2_7 <X> T_2_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 411)  (101 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 411)  (102 411)  routing T_2_25.lc_trk_g1_3 <X> T_2_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 411)  (103 411)  routing T_2_25.lc_trk_g2_6 <X> T_2_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 411)  (108 411)  LC_5 Logic Functioning bit
 (37 11)  (109 411)  (109 411)  LC_5 Logic Functioning bit
 (38 11)  (110 411)  (110 411)  LC_5 Logic Functioning bit
 (39 11)  (111 411)  (111 411)  LC_5 Logic Functioning bit
 (40 11)  (112 411)  (112 411)  LC_5 Logic Functioning bit
 (41 11)  (113 411)  (113 411)  LC_5 Logic Functioning bit
 (42 11)  (114 411)  (114 411)  LC_5 Logic Functioning bit
 (43 11)  (115 411)  (115 411)  LC_5 Logic Functioning bit
 (14 12)  (86 412)  (86 412)  routing T_2_25.sp4_h_l_21 <X> T_2_25.lc_trk_g3_0
 (15 12)  (87 412)  (87 412)  routing T_2_25.tnr_op_1 <X> T_2_25.lc_trk_g3_1
 (17 12)  (89 412)  (89 412)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 13)  (87 413)  (87 413)  routing T_2_25.sp4_h_l_21 <X> T_2_25.lc_trk_g3_0
 (16 13)  (88 413)  (88 413)  routing T_2_25.sp4_h_l_21 <X> T_2_25.lc_trk_g3_0
 (17 13)  (89 413)  (89 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (14 15)  (86 415)  (86 415)  routing T_2_25.sp12_v_b_20 <X> T_2_25.lc_trk_g3_4
 (16 15)  (88 415)  (88 415)  routing T_2_25.sp12_v_b_20 <X> T_2_25.lc_trk_g3_4
 (17 15)  (89 415)  (89 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_3_25

 (15 0)  (141 400)  (141 400)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g0_1
 (17 0)  (143 400)  (143 400)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (155 400)  (155 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 400)  (158 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 400)  (160 400)  routing T_3_25.lc_trk_g1_0 <X> T_3_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 400)  (161 400)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.input_2_0
 (36 0)  (162 400)  (162 400)  LC_0 Logic Functioning bit
 (37 0)  (163 400)  (163 400)  LC_0 Logic Functioning bit
 (39 0)  (165 400)  (165 400)  LC_0 Logic Functioning bit
 (41 0)  (167 400)  (167 400)  LC_0 Logic Functioning bit
 (43 0)  (169 400)  (169 400)  LC_0 Logic Functioning bit
 (48 0)  (174 400)  (174 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (143 401)  (143 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (144 401)  (144 401)  routing T_3_25.top_op_1 <X> T_3_25.lc_trk_g0_1
 (22 1)  (148 401)  (148 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (149 401)  (149 401)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g0_2
 (24 1)  (150 401)  (150 401)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g0_2
 (25 1)  (151 401)  (151 401)  routing T_3_25.sp4_h_r_2 <X> T_3_25.lc_trk_g0_2
 (26 1)  (152 401)  (152 401)  routing T_3_25.lc_trk_g0_2 <X> T_3_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 401)  (155 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (158 401)  (158 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (159 401)  (159 401)  routing T_3_25.lc_trk_g2_4 <X> T_3_25.input_2_0
 (36 1)  (162 401)  (162 401)  LC_0 Logic Functioning bit
 (37 1)  (163 401)  (163 401)  LC_0 Logic Functioning bit
 (39 1)  (165 401)  (165 401)  LC_0 Logic Functioning bit
 (0 2)  (126 402)  (126 402)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (2 2)  (128 402)  (128 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 402)  (140 402)  routing T_3_25.wire_logic_cluster/lc_4/out <X> T_3_25.lc_trk_g0_4
 (21 2)  (147 402)  (147 402)  routing T_3_25.bnr_op_7 <X> T_3_25.lc_trk_g0_7
 (22 2)  (148 402)  (148 402)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (126 403)  (126 403)  routing T_3_25.glb_netwk_3 <X> T_3_25.wire_logic_cluster/lc_7/clk
 (17 3)  (143 403)  (143 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (147 403)  (147 403)  routing T_3_25.bnr_op_7 <X> T_3_25.lc_trk_g0_7
 (0 4)  (126 404)  (126 404)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (1 4)  (127 404)  (127 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (141 404)  (141 404)  routing T_3_25.sp4_h_r_1 <X> T_3_25.lc_trk_g1_1
 (16 4)  (142 404)  (142 404)  routing T_3_25.sp4_h_r_1 <X> T_3_25.lc_trk_g1_1
 (17 4)  (143 404)  (143 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (148 404)  (148 404)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (150 404)  (150 404)  routing T_3_25.top_op_3 <X> T_3_25.lc_trk_g1_3
 (25 4)  (151 404)  (151 404)  routing T_3_25.bnr_op_2 <X> T_3_25.lc_trk_g1_2
 (27 4)  (153 404)  (153 404)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 404)  (155 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 404)  (156 404)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 404)  (157 404)  routing T_3_25.lc_trk_g0_7 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 404)  (158 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (161 404)  (161 404)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.input_2_2
 (37 4)  (163 404)  (163 404)  LC_2 Logic Functioning bit
 (38 4)  (164 404)  (164 404)  LC_2 Logic Functioning bit
 (39 4)  (165 404)  (165 404)  LC_2 Logic Functioning bit
 (41 4)  (167 404)  (167 404)  LC_2 Logic Functioning bit
 (45 4)  (171 404)  (171 404)  LC_2 Logic Functioning bit
 (0 5)  (126 405)  (126 405)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (1 5)  (127 405)  (127 405)  routing T_3_25.lc_trk_g3_3 <X> T_3_25.wire_logic_cluster/lc_7/cen
 (5 5)  (131 405)  (131 405)  routing T_3_25.sp4_h_r_3 <X> T_3_25.sp4_v_b_3
 (14 5)  (140 405)  (140 405)  routing T_3_25.top_op_0 <X> T_3_25.lc_trk_g1_0
 (15 5)  (141 405)  (141 405)  routing T_3_25.top_op_0 <X> T_3_25.lc_trk_g1_0
 (17 5)  (143 405)  (143 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (144 405)  (144 405)  routing T_3_25.sp4_h_r_1 <X> T_3_25.lc_trk_g1_1
 (21 5)  (147 405)  (147 405)  routing T_3_25.top_op_3 <X> T_3_25.lc_trk_g1_3
 (22 5)  (148 405)  (148 405)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (151 405)  (151 405)  routing T_3_25.bnr_op_2 <X> T_3_25.lc_trk_g1_2
 (28 5)  (154 405)  (154 405)  routing T_3_25.lc_trk_g2_0 <X> T_3_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 405)  (155 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 405)  (157 405)  routing T_3_25.lc_trk_g0_7 <X> T_3_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 405)  (158 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (159 405)  (159 405)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.input_2_2
 (34 5)  (160 405)  (160 405)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.input_2_2
 (35 5)  (161 405)  (161 405)  routing T_3_25.lc_trk_g3_7 <X> T_3_25.input_2_2
 (37 5)  (163 405)  (163 405)  LC_2 Logic Functioning bit
 (39 5)  (165 405)  (165 405)  LC_2 Logic Functioning bit
 (27 6)  (153 406)  (153 406)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 406)  (155 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 406)  (158 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 406)  (160 406)  routing T_3_25.lc_trk_g1_1 <X> T_3_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 406)  (162 406)  LC_3 Logic Functioning bit
 (38 6)  (164 406)  (164 406)  LC_3 Logic Functioning bit
 (42 6)  (168 406)  (168 406)  LC_3 Logic Functioning bit
 (14 7)  (140 407)  (140 407)  routing T_3_25.top_op_4 <X> T_3_25.lc_trk_g1_4
 (15 7)  (141 407)  (141 407)  routing T_3_25.top_op_4 <X> T_3_25.lc_trk_g1_4
 (17 7)  (143 407)  (143 407)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (152 407)  (152 407)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 407)  (154 407)  routing T_3_25.lc_trk_g2_3 <X> T_3_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 407)  (155 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 407)  (156 407)  routing T_3_25.lc_trk_g1_3 <X> T_3_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (158 407)  (158 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (160 407)  (160 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.input_2_3
 (35 7)  (161 407)  (161 407)  routing T_3_25.lc_trk_g1_2 <X> T_3_25.input_2_3
 (36 7)  (162 407)  (162 407)  LC_3 Logic Functioning bit
 (37 7)  (163 407)  (163 407)  LC_3 Logic Functioning bit
 (38 7)  (164 407)  (164 407)  LC_3 Logic Functioning bit
 (39 7)  (165 407)  (165 407)  LC_3 Logic Functioning bit
 (42 7)  (168 407)  (168 407)  LC_3 Logic Functioning bit
 (14 8)  (140 408)  (140 408)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g2_0
 (21 8)  (147 408)  (147 408)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g2_3
 (22 8)  (148 408)  (148 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (153 408)  (153 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 408)  (155 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 408)  (156 408)  routing T_3_25.lc_trk_g1_4 <X> T_3_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 408)  (157 408)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 408)  (158 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 408)  (159 408)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 408)  (163 408)  LC_4 Logic Functioning bit
 (41 8)  (167 408)  (167 408)  LC_4 Logic Functioning bit
 (42 8)  (168 408)  (168 408)  LC_4 Logic Functioning bit
 (43 8)  (169 408)  (169 408)  LC_4 Logic Functioning bit
 (45 8)  (171 408)  (171 408)  LC_4 Logic Functioning bit
 (50 8)  (176 408)  (176 408)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (130 409)  (130 409)  routing T_3_25.sp4_v_t_36 <X> T_3_25.sp4_h_r_6
 (15 9)  (141 409)  (141 409)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g2_0
 (16 9)  (142 409)  (142 409)  routing T_3_25.sp4_h_l_21 <X> T_3_25.lc_trk_g2_0
 (17 9)  (143 409)  (143 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (147 409)  (147 409)  routing T_3_25.bnl_op_3 <X> T_3_25.lc_trk_g2_3
 (22 9)  (148 409)  (148 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (149 409)  (149 409)  routing T_3_25.sp4_v_b_42 <X> T_3_25.lc_trk_g2_2
 (24 9)  (150 409)  (150 409)  routing T_3_25.sp4_v_b_42 <X> T_3_25.lc_trk_g2_2
 (29 9)  (155 409)  (155 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 409)  (157 409)  routing T_3_25.lc_trk_g2_7 <X> T_3_25.wire_logic_cluster/lc_4/in_3
 (37 9)  (163 409)  (163 409)  LC_4 Logic Functioning bit
 (42 9)  (168 409)  (168 409)  LC_4 Logic Functioning bit
 (7 10)  (133 410)  (133 410)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (138 410)  (138 410)  routing T_3_25.sp4_v_t_45 <X> T_3_25.sp4_h_l_45
 (14 10)  (140 410)  (140 410)  routing T_3_25.sp4_h_r_36 <X> T_3_25.lc_trk_g2_4
 (17 10)  (143 410)  (143 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (148 410)  (148 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 410)  (149 410)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g2_7
 (24 10)  (150 410)  (150 410)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g2_7
 (29 10)  (155 410)  (155 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 410)  (156 410)  routing T_3_25.lc_trk_g0_4 <X> T_3_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 410)  (158 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 410)  (159 410)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 410)  (161 410)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (36 10)  (162 410)  (162 410)  LC_5 Logic Functioning bit
 (38 10)  (164 410)  (164 410)  LC_5 Logic Functioning bit
 (39 10)  (165 410)  (165 410)  LC_5 Logic Functioning bit
 (43 10)  (169 410)  (169 410)  LC_5 Logic Functioning bit
 (11 11)  (137 411)  (137 411)  routing T_3_25.sp4_v_t_45 <X> T_3_25.sp4_h_l_45
 (15 11)  (141 411)  (141 411)  routing T_3_25.sp4_h_r_36 <X> T_3_25.lc_trk_g2_4
 (16 11)  (142 411)  (142 411)  routing T_3_25.sp4_h_r_36 <X> T_3_25.lc_trk_g2_4
 (17 11)  (143 411)  (143 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (147 411)  (147 411)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g2_7
 (26 11)  (152 411)  (152 411)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 411)  (153 411)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 411)  (154 411)  routing T_3_25.lc_trk_g3_2 <X> T_3_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 411)  (155 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 411)  (157 411)  routing T_3_25.lc_trk_g2_2 <X> T_3_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 411)  (158 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (159 411)  (159 411)  routing T_3_25.lc_trk_g2_5 <X> T_3_25.input_2_5
 (37 11)  (163 411)  (163 411)  LC_5 Logic Functioning bit
 (38 11)  (164 411)  (164 411)  LC_5 Logic Functioning bit
 (39 11)  (165 411)  (165 411)  LC_5 Logic Functioning bit
 (43 11)  (169 411)  (169 411)  LC_5 Logic Functioning bit
 (48 11)  (174 411)  (174 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (148 412)  (148 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (149 412)  (149 412)  routing T_3_25.sp4_v_t_30 <X> T_3_25.lc_trk_g3_3
 (24 12)  (150 412)  (150 412)  routing T_3_25.sp4_v_t_30 <X> T_3_25.lc_trk_g3_3
 (25 12)  (151 412)  (151 412)  routing T_3_25.wire_logic_cluster/lc_2/out <X> T_3_25.lc_trk_g3_2
 (22 13)  (148 413)  (148 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (148 414)  (148 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 414)  (149 414)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7
 (24 14)  (150 414)  (150 414)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7
 (21 15)  (147 415)  (147 415)  routing T_3_25.sp4_h_r_31 <X> T_3_25.lc_trk_g3_7


LogicTile_4_25

 (14 0)  (194 400)  (194 400)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g0_0
 (22 0)  (202 400)  (202 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (8 1)  (188 401)  (188 401)  routing T_4_25.sp4_h_r_1 <X> T_4_25.sp4_v_b_1
 (12 1)  (192 401)  (192 401)  routing T_4_25.sp4_h_r_2 <X> T_4_25.sp4_v_b_2
 (14 1)  (194 401)  (194 401)  routing T_4_25.bnr_op_0 <X> T_4_25.lc_trk_g0_0
 (17 1)  (197 401)  (197 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (201 401)  (201 401)  routing T_4_25.sp4_r_v_b_32 <X> T_4_25.lc_trk_g0_3
 (0 2)  (180 402)  (180 402)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (2 2)  (182 402)  (182 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 402)  (188 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36
 (10 2)  (190 402)  (190 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36
 (0 3)  (180 403)  (180 403)  routing T_4_25.glb_netwk_3 <X> T_4_25.wire_logic_cluster/lc_7/clk
 (26 4)  (206 404)  (206 404)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (209 404)  (209 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 404)  (212 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 404)  (213 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 404)  (214 404)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 404)  (216 404)  LC_2 Logic Functioning bit
 (37 4)  (217 404)  (217 404)  LC_2 Logic Functioning bit
 (38 4)  (218 404)  (218 404)  LC_2 Logic Functioning bit
 (39 4)  (219 404)  (219 404)  LC_2 Logic Functioning bit
 (41 4)  (221 404)  (221 404)  LC_2 Logic Functioning bit
 (43 4)  (223 404)  (223 404)  LC_2 Logic Functioning bit
 (45 4)  (225 404)  (225 404)  LC_2 Logic Functioning bit
 (51 4)  (231 404)  (231 404)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (53 4)  (233 404)  (233 404)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (28 5)  (208 405)  (208 405)  routing T_4_25.lc_trk_g2_4 <X> T_4_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 405)  (209 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 405)  (210 405)  routing T_4_25.lc_trk_g0_3 <X> T_4_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 405)  (211 405)  routing T_4_25.lc_trk_g3_2 <X> T_4_25.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 405)  (217 405)  LC_2 Logic Functioning bit
 (39 5)  (219 405)  (219 405)  LC_2 Logic Functioning bit
 (10 6)  (190 406)  (190 406)  routing T_4_25.sp4_v_b_11 <X> T_4_25.sp4_h_l_41
 (3 8)  (183 408)  (183 408)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_b_1
 (15 8)  (195 408)  (195 408)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g2_1
 (17 8)  (197 408)  (197 408)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (3 9)  (183 409)  (183 409)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_b_1
 (5 9)  (185 409)  (185 409)  routing T_4_25.sp4_h_r_6 <X> T_4_25.sp4_v_b_6
 (18 9)  (198 409)  (198 409)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g2_1
 (7 10)  (187 410)  (187 410)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (189 410)  (189 410)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_h_l_42
 (10 10)  (190 410)  (190 410)  routing T_4_25.sp4_h_r_4 <X> T_4_25.sp4_h_l_42
 (12 10)  (192 410)  (192 410)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_l_45
 (26 10)  (206 410)  (206 410)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 410)  (209 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 410)  (212 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 410)  (213 410)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 410)  (214 410)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 410)  (216 410)  LC_5 Logic Functioning bit
 (38 10)  (218 410)  (218 410)  LC_5 Logic Functioning bit
 (41 10)  (221 410)  (221 410)  LC_5 Logic Functioning bit
 (17 11)  (197 411)  (197 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (207 411)  (207 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 411)  (208 411)  routing T_4_25.lc_trk_g3_4 <X> T_4_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 411)  (209 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 411)  (211 411)  routing T_4_25.lc_trk_g3_3 <X> T_4_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 411)  (212 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (213 411)  (213 411)  routing T_4_25.lc_trk_g2_1 <X> T_4_25.input_2_5
 (36 11)  (216 411)  (216 411)  LC_5 Logic Functioning bit
 (37 11)  (217 411)  (217 411)  LC_5 Logic Functioning bit
 (39 11)  (219 411)  (219 411)  LC_5 Logic Functioning bit
 (40 11)  (220 411)  (220 411)  LC_5 Logic Functioning bit
 (43 11)  (223 411)  (223 411)  LC_5 Logic Functioning bit
 (14 12)  (194 412)  (194 412)  routing T_4_25.sp12_v_b_0 <X> T_4_25.lc_trk_g3_0
 (15 12)  (195 412)  (195 412)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g3_1
 (17 12)  (197 412)  (197 412)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (202 412)  (202 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 412)  (203 412)  routing T_4_25.sp4_h_r_27 <X> T_4_25.lc_trk_g3_3
 (24 12)  (204 412)  (204 412)  routing T_4_25.sp4_h_r_27 <X> T_4_25.lc_trk_g3_3
 (25 12)  (205 412)  (205 412)  routing T_4_25.wire_logic_cluster/lc_2/out <X> T_4_25.lc_trk_g3_2
 (27 12)  (207 412)  (207 412)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 412)  (208 412)  routing T_4_25.lc_trk_g3_0 <X> T_4_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 412)  (209 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 412)  (211 412)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 412)  (212 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 412)  (213 412)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 412)  (214 412)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 412)  (216 412)  LC_6 Logic Functioning bit
 (39 12)  (219 412)  (219 412)  LC_6 Logic Functioning bit
 (43 12)  (223 412)  (223 412)  LC_6 Logic Functioning bit
 (50 12)  (230 412)  (230 412)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (194 413)  (194 413)  routing T_4_25.sp12_v_b_0 <X> T_4_25.lc_trk_g3_0
 (15 13)  (195 413)  (195 413)  routing T_4_25.sp12_v_b_0 <X> T_4_25.lc_trk_g3_0
 (17 13)  (197 413)  (197 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (198 413)  (198 413)  routing T_4_25.tnl_op_1 <X> T_4_25.lc_trk_g3_1
 (21 13)  (201 413)  (201 413)  routing T_4_25.sp4_h_r_27 <X> T_4_25.lc_trk_g3_3
 (22 13)  (202 413)  (202 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (207 413)  (207 413)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 413)  (208 413)  routing T_4_25.lc_trk_g3_1 <X> T_4_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 413)  (209 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 413)  (211 413)  routing T_4_25.lc_trk_g3_6 <X> T_4_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (216 413)  (216 413)  LC_6 Logic Functioning bit
 (37 13)  (217 413)  (217 413)  LC_6 Logic Functioning bit
 (38 13)  (218 413)  (218 413)  LC_6 Logic Functioning bit
 (42 13)  (222 413)  (222 413)  LC_6 Logic Functioning bit
 (43 13)  (223 413)  (223 413)  LC_6 Logic Functioning bit
 (48 13)  (228 413)  (228 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 15)  (184 415)  (184 415)  routing T_4_25.sp4_v_b_4 <X> T_4_25.sp4_h_l_44
 (15 15)  (195 415)  (195 415)  routing T_4_25.sp4_v_t_33 <X> T_4_25.lc_trk_g3_4
 (16 15)  (196 415)  (196 415)  routing T_4_25.sp4_v_t_33 <X> T_4_25.lc_trk_g3_4
 (17 15)  (197 415)  (197 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (202 415)  (202 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (203 415)  (203 415)  routing T_4_25.sp4_v_b_46 <X> T_4_25.lc_trk_g3_6
 (24 15)  (204 415)  (204 415)  routing T_4_25.sp4_v_b_46 <X> T_4_25.lc_trk_g3_6


LogicTile_5_25

 (3 0)  (237 400)  (237 400)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_v_b_0
 (14 0)  (248 400)  (248 400)  routing T_5_25.wire_logic_cluster/lc_0/out <X> T_5_25.lc_trk_g0_0
 (22 0)  (256 400)  (256 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (261 400)  (261 400)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 400)  (263 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 400)  (265 400)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 400)  (266 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 400)  (267 400)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 400)  (269 400)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.input_2_0
 (36 0)  (270 400)  (270 400)  LC_0 Logic Functioning bit
 (38 0)  (272 400)  (272 400)  LC_0 Logic Functioning bit
 (41 0)  (275 400)  (275 400)  LC_0 Logic Functioning bit
 (42 0)  (276 400)  (276 400)  LC_0 Logic Functioning bit
 (43 0)  (277 400)  (277 400)  LC_0 Logic Functioning bit
 (45 0)  (279 400)  (279 400)  LC_0 Logic Functioning bit
 (3 1)  (237 401)  (237 401)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_v_b_0
 (17 1)  (251 401)  (251 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (19 1)  (253 401)  (253 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (255 401)  (255 401)  routing T_5_25.sp4_r_v_b_32 <X> T_5_25.lc_trk_g0_3
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 401)  (264 401)  routing T_5_25.lc_trk_g1_2 <X> T_5_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 401)  (266 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 401)  (269 401)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.input_2_0
 (37 1)  (271 401)  (271 401)  LC_0 Logic Functioning bit
 (39 1)  (273 401)  (273 401)  LC_0 Logic Functioning bit
 (42 1)  (276 401)  (276 401)  LC_0 Logic Functioning bit
 (48 1)  (282 401)  (282 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 402)  (234 402)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (2 2)  (236 402)  (236 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 402)  (256 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (0 3)  (234 403)  (234 403)  routing T_5_25.glb_netwk_3 <X> T_5_25.wire_logic_cluster/lc_7/clk
 (21 3)  (255 403)  (255 403)  routing T_5_25.sp4_r_v_b_31 <X> T_5_25.lc_trk_g0_7
 (22 3)  (256 403)  (256 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (257 403)  (257 403)  routing T_5_25.sp4_v_b_22 <X> T_5_25.lc_trk_g0_6
 (24 3)  (258 403)  (258 403)  routing T_5_25.sp4_v_b_22 <X> T_5_25.lc_trk_g0_6
 (5 4)  (239 404)  (239 404)  routing T_5_25.sp4_v_b_9 <X> T_5_25.sp4_h_r_3
 (4 5)  (238 405)  (238 405)  routing T_5_25.sp4_v_b_9 <X> T_5_25.sp4_h_r_3
 (6 5)  (240 405)  (240 405)  routing T_5_25.sp4_v_b_9 <X> T_5_25.sp4_h_r_3
 (22 5)  (256 405)  (256 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (12 6)  (246 406)  (246 406)  routing T_5_25.sp4_v_b_5 <X> T_5_25.sp4_h_l_40
 (21 6)  (255 406)  (255 406)  routing T_5_25.wire_logic_cluster/lc_7/out <X> T_5_25.lc_trk_g1_7
 (22 6)  (256 406)  (256 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 9)  (256 409)  (256 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (257 409)  (257 409)  routing T_5_25.sp12_v_t_9 <X> T_5_25.lc_trk_g2_2
 (7 10)  (241 410)  (241 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (251 410)  (251 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (260 410)  (260 410)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 410)  (261 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 410)  (262 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 410)  (263 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 410)  (264 410)  routing T_5_25.lc_trk_g3_5 <X> T_5_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 410)  (265 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 410)  (266 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 410)  (267 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 410)  (268 410)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 410)  (270 410)  LC_5 Logic Functioning bit
 (38 10)  (272 410)  (272 410)  LC_5 Logic Functioning bit
 (41 10)  (275 410)  (275 410)  LC_5 Logic Functioning bit
 (42 10)  (276 410)  (276 410)  LC_5 Logic Functioning bit
 (43 10)  (277 410)  (277 410)  LC_5 Logic Functioning bit
 (45 10)  (279 410)  (279 410)  LC_5 Logic Functioning bit
 (46 10)  (280 410)  (280 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (262 411)  (262 411)  routing T_5_25.lc_trk_g2_5 <X> T_5_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 411)  (263 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 411)  (265 411)  routing T_5_25.lc_trk_g3_7 <X> T_5_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 411)  (266 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (269 411)  (269 411)  routing T_5_25.lc_trk_g0_3 <X> T_5_25.input_2_5
 (36 11)  (270 411)  (270 411)  LC_5 Logic Functioning bit
 (38 11)  (272 411)  (272 411)  LC_5 Logic Functioning bit
 (43 11)  (277 411)  (277 411)  LC_5 Logic Functioning bit
 (19 13)  (253 413)  (253 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (17 14)  (251 414)  (251 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (252 414)  (252 414)  routing T_5_25.wire_logic_cluster/lc_5/out <X> T_5_25.lc_trk_g3_5
 (21 14)  (255 414)  (255 414)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g3_7
 (22 14)  (256 414)  (256 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 414)  (257 414)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g3_7
 (24 14)  (258 414)  (258 414)  routing T_5_25.sp4_h_r_39 <X> T_5_25.lc_trk_g3_7
 (26 14)  (260 414)  (260 414)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 414)  (262 414)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 414)  (263 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 414)  (265 414)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 414)  (266 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 414)  (268 414)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 414)  (270 414)  LC_7 Logic Functioning bit
 (37 14)  (271 414)  (271 414)  LC_7 Logic Functioning bit
 (38 14)  (272 414)  (272 414)  LC_7 Logic Functioning bit
 (39 14)  (273 414)  (273 414)  LC_7 Logic Functioning bit
 (41 14)  (275 414)  (275 414)  LC_7 Logic Functioning bit
 (43 14)  (277 414)  (277 414)  LC_7 Logic Functioning bit
 (45 14)  (279 414)  (279 414)  LC_7 Logic Functioning bit
 (26 15)  (260 415)  (260 415)  routing T_5_25.lc_trk_g0_7 <X> T_5_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 415)  (263 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 415)  (264 415)  routing T_5_25.lc_trk_g2_2 <X> T_5_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 415)  (265 415)  routing T_5_25.lc_trk_g1_7 <X> T_5_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 415)  (270 415)  LC_7 Logic Functioning bit
 (38 15)  (272 415)  (272 415)  LC_7 Logic Functioning bit
 (52 15)  (286 415)  (286 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_25

 (16 0)  (304 400)  (304 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.lc_trk_g0_1
 (17 0)  (305 400)  (305 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (306 400)  (306 400)  routing T_6_25.sp4_v_b_1 <X> T_6_25.lc_trk_g0_1
 (21 0)  (309 400)  (309 400)  routing T_6_25.wire_logic_cluster/lc_3/out <X> T_6_25.lc_trk_g0_3
 (22 0)  (310 400)  (310 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (317 400)  (317 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 400)  (319 400)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 400)  (320 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 400)  (321 400)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 400)  (323 400)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_0
 (36 0)  (324 400)  (324 400)  LC_0 Logic Functioning bit
 (37 0)  (325 400)  (325 400)  LC_0 Logic Functioning bit
 (38 0)  (326 400)  (326 400)  LC_0 Logic Functioning bit
 (41 0)  (329 400)  (329 400)  LC_0 Logic Functioning bit
 (43 0)  (331 400)  (331 400)  LC_0 Logic Functioning bit
 (15 1)  (303 401)  (303 401)  routing T_6_25.sp4_v_t_5 <X> T_6_25.lc_trk_g0_0
 (16 1)  (304 401)  (304 401)  routing T_6_25.sp4_v_t_5 <X> T_6_25.lc_trk_g0_0
 (17 1)  (305 401)  (305 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (310 401)  (310 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (311 401)  (311 401)  routing T_6_25.sp4_v_b_18 <X> T_6_25.lc_trk_g0_2
 (24 1)  (312 401)  (312 401)  routing T_6_25.sp4_v_b_18 <X> T_6_25.lc_trk_g0_2
 (29 1)  (317 401)  (317 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 401)  (320 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 401)  (321 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_0
 (34 1)  (322 401)  (322 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_0
 (35 1)  (323 401)  (323 401)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.input_2_0
 (36 1)  (324 401)  (324 401)  LC_0 Logic Functioning bit
 (39 1)  (327 401)  (327 401)  LC_0 Logic Functioning bit
 (40 1)  (328 401)  (328 401)  LC_0 Logic Functioning bit
 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 402)  (300 402)  routing T_6_25.sp4_v_b_2 <X> T_6_25.sp4_h_l_39
 (26 2)  (314 402)  (314 402)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 402)  (317 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 402)  (319 402)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 402)  (320 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 402)  (321 402)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 402)  (322 402)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 402)  (324 402)  LC_1 Logic Functioning bit
 (37 2)  (325 402)  (325 402)  LC_1 Logic Functioning bit
 (41 2)  (329 402)  (329 402)  LC_1 Logic Functioning bit
 (43 2)  (331 402)  (331 402)  LC_1 Logic Functioning bit
 (50 2)  (338 402)  (338 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 403)  (288 403)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (26 3)  (314 403)  (314 403)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 403)  (315 403)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 403)  (317 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 403)  (318 403)  routing T_6_25.lc_trk_g0_2 <X> T_6_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 403)  (319 403)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 403)  (324 403)  LC_1 Logic Functioning bit
 (37 3)  (325 403)  (325 403)  LC_1 Logic Functioning bit
 (40 3)  (328 403)  (328 403)  LC_1 Logic Functioning bit
 (43 3)  (331 403)  (331 403)  LC_1 Logic Functioning bit
 (14 4)  (302 404)  (302 404)  routing T_6_25.sp4_v_b_0 <X> T_6_25.lc_trk_g1_0
 (15 4)  (303 404)  (303 404)  routing T_6_25.sp4_v_b_17 <X> T_6_25.lc_trk_g1_1
 (16 4)  (304 404)  (304 404)  routing T_6_25.sp4_v_b_17 <X> T_6_25.lc_trk_g1_1
 (17 4)  (305 404)  (305 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (313 404)  (313 404)  routing T_6_25.sp4_v_b_2 <X> T_6_25.lc_trk_g1_2
 (28 4)  (316 404)  (316 404)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 404)  (317 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 404)  (320 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 404)  (324 404)  LC_2 Logic Functioning bit
 (38 4)  (326 404)  (326 404)  LC_2 Logic Functioning bit
 (50 4)  (338 404)  (338 404)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (304 405)  (304 405)  routing T_6_25.sp4_v_b_0 <X> T_6_25.lc_trk_g1_0
 (17 5)  (305 405)  (305 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (310 405)  (310 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (311 405)  (311 405)  routing T_6_25.sp4_v_b_2 <X> T_6_25.lc_trk_g1_2
 (27 5)  (315 405)  (315 405)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 405)  (317 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 405)  (318 405)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 405)  (319 405)  routing T_6_25.lc_trk_g0_3 <X> T_6_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 405)  (324 405)  LC_2 Logic Functioning bit
 (37 5)  (325 405)  (325 405)  LC_2 Logic Functioning bit
 (38 5)  (326 405)  (326 405)  LC_2 Logic Functioning bit
 (41 5)  (329 405)  (329 405)  LC_2 Logic Functioning bit
 (42 5)  (330 405)  (330 405)  LC_2 Logic Functioning bit
 (43 5)  (331 405)  (331 405)  LC_2 Logic Functioning bit
 (47 5)  (335 405)  (335 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (293 406)  (293 406)  routing T_6_25.sp4_v_b_3 <X> T_6_25.sp4_h_l_38
 (16 6)  (304 406)  (304 406)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (17 6)  (305 406)  (305 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 406)  (306 406)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (21 6)  (309 406)  (309 406)  routing T_6_25.wire_logic_cluster/lc_7/out <X> T_6_25.lc_trk_g1_7
 (22 6)  (310 406)  (310 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (316 406)  (316 406)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 406)  (317 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 406)  (319 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 406)  (320 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 406)  (321 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 406)  (322 406)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 406)  (324 406)  LC_3 Logic Functioning bit
 (38 6)  (326 406)  (326 406)  LC_3 Logic Functioning bit
 (41 6)  (329 406)  (329 406)  LC_3 Logic Functioning bit
 (42 6)  (330 406)  (330 406)  LC_3 Logic Functioning bit
 (43 6)  (331 406)  (331 406)  LC_3 Logic Functioning bit
 (18 7)  (306 407)  (306 407)  routing T_6_25.sp4_v_b_13 <X> T_6_25.lc_trk_g1_5
 (22 7)  (310 407)  (310 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (314 407)  (314 407)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 407)  (315 407)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 407)  (316 407)  routing T_6_25.lc_trk_g3_2 <X> T_6_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 407)  (317 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 407)  (318 407)  routing T_6_25.lc_trk_g2_2 <X> T_6_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 407)  (319 407)  routing T_6_25.lc_trk_g3_7 <X> T_6_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 407)  (320 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (322 407)  (322 407)  routing T_6_25.lc_trk_g1_0 <X> T_6_25.input_2_3
 (37 7)  (325 407)  (325 407)  LC_3 Logic Functioning bit
 (39 7)  (327 407)  (327 407)  LC_3 Logic Functioning bit
 (43 7)  (331 407)  (331 407)  LC_3 Logic Functioning bit
 (11 8)  (299 408)  (299 408)  routing T_6_25.sp4_h_r_3 <X> T_6_25.sp4_v_b_8
 (21 8)  (309 408)  (309 408)  routing T_6_25.sp4_h_r_43 <X> T_6_25.lc_trk_g2_3
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (311 408)  (311 408)  routing T_6_25.sp4_h_r_43 <X> T_6_25.lc_trk_g2_3
 (24 8)  (312 408)  (312 408)  routing T_6_25.sp4_h_r_43 <X> T_6_25.lc_trk_g2_3
 (25 8)  (313 408)  (313 408)  routing T_6_25.sp4_v_b_26 <X> T_6_25.lc_trk_g2_2
 (21 9)  (309 409)  (309 409)  routing T_6_25.sp4_h_r_43 <X> T_6_25.lc_trk_g2_3
 (22 9)  (310 409)  (310 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 409)  (311 409)  routing T_6_25.sp4_v_b_26 <X> T_6_25.lc_trk_g2_2
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (305 410)  (305 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 410)  (306 410)  routing T_6_25.wire_logic_cluster/lc_5/out <X> T_6_25.lc_trk_g2_5
 (25 10)  (313 410)  (313 410)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (26 10)  (314 410)  (314 410)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 410)  (315 410)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 410)  (316 410)  routing T_6_25.lc_trk_g3_1 <X> T_6_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 410)  (317 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 410)  (319 410)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 410)  (320 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 410)  (322 410)  routing T_6_25.lc_trk_g1_5 <X> T_6_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 410)  (324 410)  LC_5 Logic Functioning bit
 (38 10)  (326 410)  (326 410)  LC_5 Logic Functioning bit
 (41 10)  (329 410)  (329 410)  LC_5 Logic Functioning bit
 (43 10)  (331 410)  (331 410)  LC_5 Logic Functioning bit
 (45 10)  (333 410)  (333 410)  LC_5 Logic Functioning bit
 (46 10)  (334 410)  (334 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (310 411)  (310 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (311 411)  (311 411)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (25 11)  (313 411)  (313 411)  routing T_6_25.sp4_v_b_38 <X> T_6_25.lc_trk_g2_6
 (28 11)  (316 411)  (316 411)  routing T_6_25.lc_trk_g2_5 <X> T_6_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 411)  (317 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 411)  (320 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (322 411)  (322 411)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.input_2_5
 (35 11)  (323 411)  (323 411)  routing T_6_25.lc_trk_g1_2 <X> T_6_25.input_2_5
 (37 11)  (325 411)  (325 411)  LC_5 Logic Functioning bit
 (39 11)  (327 411)  (327 411)  LC_5 Logic Functioning bit
 (41 11)  (329 411)  (329 411)  LC_5 Logic Functioning bit
 (42 11)  (330 411)  (330 411)  LC_5 Logic Functioning bit
 (48 11)  (336 411)  (336 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (304 412)  (304 412)  routing T_6_25.sp4_v_b_33 <X> T_6_25.lc_trk_g3_1
 (17 12)  (305 412)  (305 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (306 412)  (306 412)  routing T_6_25.sp4_v_b_33 <X> T_6_25.lc_trk_g3_1
 (26 12)  (314 412)  (314 412)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (31 12)  (319 412)  (319 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 412)  (321 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 412)  (322 412)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 412)  (323 412)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.input_2_6
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (39 12)  (327 412)  (327 412)  LC_6 Logic Functioning bit
 (43 12)  (331 412)  (331 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (18 13)  (306 413)  (306 413)  routing T_6_25.sp4_v_b_33 <X> T_6_25.lc_trk_g3_1
 (22 13)  (310 413)  (310 413)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 413)  (312 413)  routing T_6_25.tnl_op_2 <X> T_6_25.lc_trk_g3_2
 (25 13)  (313 413)  (313 413)  routing T_6_25.tnl_op_2 <X> T_6_25.lc_trk_g3_2
 (26 13)  (314 413)  (314 413)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 413)  (316 413)  routing T_6_25.lc_trk_g2_6 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 413)  (317 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 413)  (319 413)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 413)  (320 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 413)  (321 413)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.input_2_6
 (34 13)  (322 413)  (322 413)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.input_2_6
 (37 13)  (325 413)  (325 413)  LC_6 Logic Functioning bit
 (38 13)  (326 413)  (326 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (52 13)  (340 413)  (340 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (304 414)  (304 414)  routing T_6_25.sp4_v_t_16 <X> T_6_25.lc_trk_g3_5
 (17 14)  (305 414)  (305 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (306 414)  (306 414)  routing T_6_25.sp4_v_t_16 <X> T_6_25.lc_trk_g3_5
 (22 14)  (310 414)  (310 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (313 414)  (313 414)  routing T_6_25.wire_logic_cluster/lc_6/out <X> T_6_25.lc_trk_g3_6
 (26 14)  (314 414)  (314 414)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 414)  (315 414)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 414)  (316 414)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 414)  (317 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 414)  (318 414)  routing T_6_25.lc_trk_g3_5 <X> T_6_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 414)  (319 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 414)  (320 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 414)  (322 414)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 414)  (324 414)  LC_7 Logic Functioning bit
 (37 14)  (325 414)  (325 414)  LC_7 Logic Functioning bit
 (38 14)  (326 414)  (326 414)  LC_7 Logic Functioning bit
 (39 14)  (327 414)  (327 414)  LC_7 Logic Functioning bit
 (41 14)  (329 414)  (329 414)  LC_7 Logic Functioning bit
 (43 14)  (331 414)  (331 414)  LC_7 Logic Functioning bit
 (45 14)  (333 414)  (333 414)  LC_7 Logic Functioning bit
 (46 14)  (334 414)  (334 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (309 415)  (309 415)  routing T_6_25.sp4_r_v_b_47 <X> T_6_25.lc_trk_g3_7
 (22 15)  (310 415)  (310 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 415)  (314 415)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 415)  (315 415)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 415)  (316 415)  routing T_6_25.lc_trk_g3_6 <X> T_6_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 415)  (317 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 415)  (319 415)  routing T_6_25.lc_trk_g1_7 <X> T_6_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 415)  (325 415)  LC_7 Logic Functioning bit
 (39 15)  (327 415)  (327 415)  LC_7 Logic Functioning bit


LogicTile_7_25

 (14 0)  (356 400)  (356 400)  routing T_7_25.wire_logic_cluster/lc_0/out <X> T_7_25.lc_trk_g0_0
 (22 0)  (364 400)  (364 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (370 400)  (370 400)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 400)  (371 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 400)  (375 400)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 400)  (376 400)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 400)  (377 400)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_0
 (36 0)  (378 400)  (378 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (41 0)  (383 400)  (383 400)  LC_0 Logic Functioning bit
 (43 0)  (385 400)  (385 400)  LC_0 Logic Functioning bit
 (45 0)  (387 400)  (387 400)  LC_0 Logic Functioning bit
 (17 1)  (359 401)  (359 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 401)  (372 401)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 401)  (374 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (376 401)  (376 401)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_0
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (41 1)  (383 401)  (383 401)  LC_0 Logic Functioning bit
 (42 1)  (384 401)  (384 401)  LC_0 Logic Functioning bit
 (46 1)  (388 401)  (388 401)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 402)  (356 402)  routing T_7_25.wire_logic_cluster/lc_4/out <X> T_7_25.lc_trk_g0_4
 (0 3)  (342 403)  (342 403)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (17 3)  (359 403)  (359 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 403)  (364 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 403)  (366 403)  routing T_7_25.bot_op_6 <X> T_7_25.lc_trk_g0_6
 (21 4)  (363 404)  (363 404)  routing T_7_25.wire_logic_cluster/lc_3/out <X> T_7_25.lc_trk_g1_3
 (22 4)  (364 404)  (364 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 6)  (347 406)  (347 406)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (15 6)  (357 406)  (357 406)  routing T_7_25.sp4_v_b_21 <X> T_7_25.lc_trk_g1_5
 (16 6)  (358 406)  (358 406)  routing T_7_25.sp4_v_b_21 <X> T_7_25.lc_trk_g1_5
 (17 6)  (359 406)  (359 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (369 406)  (369 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 406)  (370 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 406)  (371 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 406)  (372 406)  routing T_7_25.lc_trk_g3_5 <X> T_7_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 406)  (374 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 406)  (376 406)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 406)  (378 406)  LC_3 Logic Functioning bit
 (37 6)  (379 406)  (379 406)  LC_3 Logic Functioning bit
 (38 6)  (380 406)  (380 406)  LC_3 Logic Functioning bit
 (39 6)  (381 406)  (381 406)  LC_3 Logic Functioning bit
 (41 6)  (383 406)  (383 406)  LC_3 Logic Functioning bit
 (43 6)  (385 406)  (385 406)  LC_3 Logic Functioning bit
 (45 6)  (387 406)  (387 406)  LC_3 Logic Functioning bit
 (4 7)  (346 407)  (346 407)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_38
 (26 7)  (368 407)  (368 407)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 407)  (371 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 407)  (373 407)  routing T_7_25.lc_trk_g1_3 <X> T_7_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 407)  (378 407)  LC_3 Logic Functioning bit
 (38 7)  (380 407)  (380 407)  LC_3 Logic Functioning bit
 (51 7)  (393 407)  (393 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (356 408)  (356 408)  routing T_7_25.sp4_v_b_24 <X> T_7_25.lc_trk_g2_0
 (17 8)  (359 408)  (359 408)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (360 408)  (360 408)  routing T_7_25.bnl_op_1 <X> T_7_25.lc_trk_g2_1
 (22 8)  (364 408)  (364 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (365 408)  (365 408)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (24 8)  (366 408)  (366 408)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (26 8)  (368 408)  (368 408)  routing T_7_25.lc_trk_g0_4 <X> T_7_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 408)  (369 408)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 408)  (370 408)  routing T_7_25.lc_trk_g3_0 <X> T_7_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 408)  (371 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 408)  (374 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 408)  (375 408)  routing T_7_25.lc_trk_g2_1 <X> T_7_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 408)  (377 408)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_4
 (36 8)  (378 408)  (378 408)  LC_4 Logic Functioning bit
 (38 8)  (380 408)  (380 408)  LC_4 Logic Functioning bit
 (39 8)  (381 408)  (381 408)  LC_4 Logic Functioning bit
 (41 8)  (383 408)  (383 408)  LC_4 Logic Functioning bit
 (43 8)  (385 408)  (385 408)  LC_4 Logic Functioning bit
 (45 8)  (387 408)  (387 408)  LC_4 Logic Functioning bit
 (16 9)  (358 409)  (358 409)  routing T_7_25.sp4_v_b_24 <X> T_7_25.lc_trk_g2_0
 (17 9)  (359 409)  (359 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (360 409)  (360 409)  routing T_7_25.bnl_op_1 <X> T_7_25.lc_trk_g2_1
 (21 9)  (363 409)  (363 409)  routing T_7_25.sp4_h_r_27 <X> T_7_25.lc_trk_g2_3
 (29 9)  (371 409)  (371 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 409)  (374 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (376 409)  (376 409)  routing T_7_25.lc_trk_g1_5 <X> T_7_25.input_2_4
 (37 9)  (379 409)  (379 409)  LC_4 Logic Functioning bit
 (39 9)  (381 409)  (381 409)  LC_4 Logic Functioning bit
 (42 9)  (384 409)  (384 409)  LC_4 Logic Functioning bit
 (47 9)  (389 409)  (389 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 12)  (356 412)  (356 412)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g3_0
 (27 12)  (369 412)  (369 412)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 412)  (370 412)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 412)  (371 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 412)  (372 412)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 412)  (374 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 412)  (375 412)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 412)  (378 412)  LC_6 Logic Functioning bit
 (38 12)  (380 412)  (380 412)  LC_6 Logic Functioning bit
 (45 12)  (387 412)  (387 412)  LC_6 Logic Functioning bit
 (47 12)  (389 412)  (389 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (356 413)  (356 413)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g3_0
 (15 13)  (357 413)  (357 413)  routing T_7_25.sp12_v_b_0 <X> T_7_25.lc_trk_g3_0
 (17 13)  (359 413)  (359 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (28 13)  (370 413)  (370 413)  routing T_7_25.lc_trk_g2_0 <X> T_7_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 413)  (371 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 413)  (372 413)  routing T_7_25.lc_trk_g3_6 <X> T_7_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 413)  (373 413)  routing T_7_25.lc_trk_g2_3 <X> T_7_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 413)  (378 413)  LC_6 Logic Functioning bit
 (37 13)  (379 413)  (379 413)  LC_6 Logic Functioning bit
 (38 13)  (380 413)  (380 413)  LC_6 Logic Functioning bit
 (39 13)  (381 413)  (381 413)  LC_6 Logic Functioning bit
 (41 13)  (383 413)  (383 413)  LC_6 Logic Functioning bit
 (43 13)  (385 413)  (385 413)  LC_6 Logic Functioning bit
 (48 13)  (390 413)  (390 413)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (357 414)  (357 414)  routing T_7_25.sp4_v_t_32 <X> T_7_25.lc_trk_g3_5
 (16 14)  (358 414)  (358 414)  routing T_7_25.sp4_v_t_32 <X> T_7_25.lc_trk_g3_5
 (17 14)  (359 414)  (359 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (363 414)  (363 414)  routing T_7_25.wire_logic_cluster/lc_7/out <X> T_7_25.lc_trk_g3_7
 (22 14)  (364 414)  (364 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (367 414)  (367 414)  routing T_7_25.wire_logic_cluster/lc_6/out <X> T_7_25.lc_trk_g3_6
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 414)  (372 414)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 414)  (373 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 414)  (375 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 414)  (378 414)  LC_7 Logic Functioning bit
 (37 14)  (379 414)  (379 414)  LC_7 Logic Functioning bit
 (38 14)  (380 414)  (380 414)  LC_7 Logic Functioning bit
 (39 14)  (381 414)  (381 414)  LC_7 Logic Functioning bit
 (41 14)  (383 414)  (383 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (45 14)  (387 414)  (387 414)  LC_7 Logic Functioning bit
 (47 14)  (389 414)  (389 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (364 415)  (364 415)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 415)  (368 415)  routing T_7_25.lc_trk_g0_3 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 415)  (372 415)  routing T_7_25.lc_trk_g0_6 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 415)  (373 415)  routing T_7_25.lc_trk_g3_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 415)  (378 415)  LC_7 Logic Functioning bit
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit
 (46 15)  (388 415)  (388 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_25

 (9 6)  (405 406)  (405 406)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_h_l_41


LogicTile_9_25

 (25 0)  (463 400)  (463 400)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g0_2
 (26 0)  (464 400)  (464 400)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 400)  (468 400)  routing T_9_25.lc_trk_g0_5 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 400)  (472 400)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 400)  (474 400)  LC_0 Logic Functioning bit
 (37 0)  (475 400)  (475 400)  LC_0 Logic Functioning bit
 (43 0)  (481 400)  (481 400)  LC_0 Logic Functioning bit
 (22 1)  (460 401)  (460 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 401)  (461 401)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g0_2
 (24 1)  (462 401)  (462 401)  routing T_9_25.sp4_h_r_10 <X> T_9_25.lc_trk_g0_2
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 401)  (469 401)  routing T_9_25.lc_trk_g1_2 <X> T_9_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 401)  (470 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 401)  (472 401)  routing T_9_25.lc_trk_g1_1 <X> T_9_25.input_2_0
 (36 1)  (474 401)  (474 401)  LC_0 Logic Functioning bit
 (37 1)  (475 401)  (475 401)  LC_0 Logic Functioning bit
 (38 1)  (476 401)  (476 401)  LC_0 Logic Functioning bit
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (42 1)  (480 401)  (480 401)  LC_0 Logic Functioning bit
 (48 1)  (486 401)  (486 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 402)  (452 402)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (17 2)  (455 402)  (455 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 402)  (468 402)  routing T_9_25.lc_trk_g2_4 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (43 2)  (481 402)  (481 402)  LC_1 Logic Functioning bit
 (0 3)  (438 403)  (438 403)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (14 3)  (452 403)  (452 403)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (16 3)  (454 403)  (454 403)  routing T_9_25.sp4_v_t_1 <X> T_9_25.lc_trk_g0_4
 (17 3)  (455 403)  (455 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (456 403)  (456 403)  routing T_9_25.sp4_r_v_b_29 <X> T_9_25.lc_trk_g0_5
 (22 3)  (460 403)  (460 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 403)  (463 403)  routing T_9_25.sp4_r_v_b_30 <X> T_9_25.lc_trk_g0_6
 (31 3)  (469 403)  (469 403)  routing T_9_25.lc_trk_g0_6 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (15 4)  (453 404)  (453 404)  routing T_9_25.top_op_1 <X> T_9_25.lc_trk_g1_1
 (17 4)  (455 404)  (455 404)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (459 404)  (459 404)  routing T_9_25.wire_logic_cluster/lc_3/out <X> T_9_25.lc_trk_g1_3
 (22 4)  (460 404)  (460 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 404)  (465 404)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 404)  (469 404)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 404)  (471 404)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (37 4)  (475 404)  (475 404)  LC_2 Logic Functioning bit
 (38 4)  (476 404)  (476 404)  LC_2 Logic Functioning bit
 (39 4)  (477 404)  (477 404)  LC_2 Logic Functioning bit
 (40 4)  (478 404)  (478 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (42 4)  (480 404)  (480 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (50 4)  (488 404)  (488 404)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (456 405)  (456 405)  routing T_9_25.top_op_1 <X> T_9_25.lc_trk_g1_1
 (22 5)  (460 405)  (460 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 405)  (461 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (24 5)  (462 405)  (462 405)  routing T_9_25.sp4_v_b_18 <X> T_9_25.lc_trk_g1_2
 (26 5)  (464 405)  (464 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 405)  (465 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 405)  (466 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 405)  (468 405)  routing T_9_25.lc_trk_g1_6 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 405)  (469 405)  routing T_9_25.lc_trk_g2_7 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 405)  (474 405)  LC_2 Logic Functioning bit
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (38 5)  (476 405)  (476 405)  LC_2 Logic Functioning bit
 (39 5)  (477 405)  (477 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (42 5)  (480 405)  (480 405)  LC_2 Logic Functioning bit
 (43 5)  (481 405)  (481 405)  LC_2 Logic Functioning bit
 (14 6)  (452 406)  (452 406)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g1_4
 (21 6)  (459 406)  (459 406)  routing T_9_25.wire_logic_cluster/lc_7/out <X> T_9_25.lc_trk_g1_7
 (22 6)  (460 406)  (460 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 406)  (464 406)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 406)  (465 406)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 406)  (466 406)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 406)  (467 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 406)  (468 406)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 406)  (470 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 406)  (472 406)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 406)  (474 406)  LC_3 Logic Functioning bit
 (37 6)  (475 406)  (475 406)  LC_3 Logic Functioning bit
 (38 6)  (476 406)  (476 406)  LC_3 Logic Functioning bit
 (39 6)  (477 406)  (477 406)  LC_3 Logic Functioning bit
 (41 6)  (479 406)  (479 406)  LC_3 Logic Functioning bit
 (43 6)  (481 406)  (481 406)  LC_3 Logic Functioning bit
 (45 6)  (483 406)  (483 406)  LC_3 Logic Functioning bit
 (15 7)  (453 407)  (453 407)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g1_4
 (16 7)  (454 407)  (454 407)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g1_4
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 407)  (460 407)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 407)  (462 407)  routing T_9_25.top_op_6 <X> T_9_25.lc_trk_g1_6
 (25 7)  (463 407)  (463 407)  routing T_9_25.top_op_6 <X> T_9_25.lc_trk_g1_6
 (27 7)  (465 407)  (465 407)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 407)  (466 407)  routing T_9_25.lc_trk_g3_4 <X> T_9_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 407)  (467 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 407)  (468 407)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 407)  (469 407)  routing T_9_25.lc_trk_g1_3 <X> T_9_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 407)  (475 407)  LC_3 Logic Functioning bit
 (39 7)  (477 407)  (477 407)  LC_3 Logic Functioning bit
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (460 410)  (460 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (462 410)  (462 410)  routing T_9_25.tnr_op_7 <X> T_9_25.lc_trk_g2_7
 (14 11)  (452 411)  (452 411)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g2_4
 (15 11)  (453 411)  (453 411)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g2_4
 (16 11)  (454 411)  (454 411)  routing T_9_25.sp4_h_l_17 <X> T_9_25.lc_trk_g2_4
 (17 11)  (455 411)  (455 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (459 413)  (459 413)  routing T_9_25.sp4_r_v_b_43 <X> T_9_25.lc_trk_g3_3
 (22 13)  (460 413)  (460 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (460 414)  (460 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (464 414)  (464 414)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 414)  (465 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 414)  (467 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 414)  (468 414)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 414)  (470 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 414)  (474 414)  LC_7 Logic Functioning bit
 (38 14)  (476 414)  (476 414)  LC_7 Logic Functioning bit
 (41 14)  (479 414)  (479 414)  LC_7 Logic Functioning bit
 (42 14)  (480 414)  (480 414)  LC_7 Logic Functioning bit
 (45 14)  (483 414)  (483 414)  LC_7 Logic Functioning bit
 (15 15)  (453 415)  (453 415)  routing T_9_25.tnr_op_4 <X> T_9_25.lc_trk_g3_4
 (17 15)  (455 415)  (455 415)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (459 415)  (459 415)  routing T_9_25.sp4_r_v_b_47 <X> T_9_25.lc_trk_g3_7
 (27 15)  (465 415)  (465 415)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 415)  (467 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 415)  (468 415)  routing T_9_25.lc_trk_g1_7 <X> T_9_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 415)  (469 415)  routing T_9_25.lc_trk_g0_2 <X> T_9_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 415)  (470 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (471 415)  (471 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_7
 (34 15)  (472 415)  (472 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_7
 (35 15)  (473 415)  (473 415)  routing T_9_25.lc_trk_g3_2 <X> T_9_25.input_2_7
 (36 15)  (474 415)  (474 415)  LC_7 Logic Functioning bit
 (38 15)  (476 415)  (476 415)  LC_7 Logic Functioning bit
 (40 15)  (478 415)  (478 415)  LC_7 Logic Functioning bit
 (43 15)  (481 415)  (481 415)  LC_7 Logic Functioning bit


LogicTile_10_25

 (14 0)  (506 400)  (506 400)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g0_0
 (15 0)  (507 400)  (507 400)  routing T_10_25.sp12_h_r_1 <X> T_10_25.lc_trk_g0_1
 (17 0)  (509 400)  (509 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 400)  (510 400)  routing T_10_25.sp12_h_r_1 <X> T_10_25.lc_trk_g0_1
 (25 0)  (517 400)  (517 400)  routing T_10_25.lft_op_2 <X> T_10_25.lc_trk_g0_2
 (26 0)  (518 400)  (518 400)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 400)  (519 400)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 400)  (521 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 400)  (523 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 400)  (524 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 400)  (525 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 400)  (526 400)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 400)  (528 400)  LC_0 Logic Functioning bit
 (37 0)  (529 400)  (529 400)  LC_0 Logic Functioning bit
 (38 0)  (530 400)  (530 400)  LC_0 Logic Functioning bit
 (39 0)  (531 400)  (531 400)  LC_0 Logic Functioning bit
 (14 1)  (506 401)  (506 401)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g0_0
 (15 1)  (507 401)  (507 401)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g0_0
 (16 1)  (508 401)  (508 401)  routing T_10_25.sp4_h_l_5 <X> T_10_25.lc_trk_g0_0
 (17 1)  (509 401)  (509 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (510 401)  (510 401)  routing T_10_25.sp12_h_r_1 <X> T_10_25.lc_trk_g0_1
 (22 1)  (514 401)  (514 401)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 401)  (516 401)  routing T_10_25.lft_op_2 <X> T_10_25.lc_trk_g0_2
 (28 1)  (520 401)  (520 401)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 401)  (521 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 401)  (522 401)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_0/in_1
 (40 1)  (532 401)  (532 401)  LC_0 Logic Functioning bit
 (41 1)  (533 401)  (533 401)  LC_0 Logic Functioning bit
 (42 1)  (534 401)  (534 401)  LC_0 Logic Functioning bit
 (43 1)  (535 401)  (535 401)  LC_0 Logic Functioning bit
 (53 1)  (545 401)  (545 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (507 402)  (507 402)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g0_5
 (16 2)  (508 402)  (508 402)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g0_5
 (17 2)  (509 402)  (509 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 402)  (510 402)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g0_5
 (25 2)  (517 402)  (517 402)  routing T_10_25.sp12_h_l_5 <X> T_10_25.lc_trk_g0_6
 (26 2)  (518 402)  (518 402)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 402)  (522 402)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 402)  (523 402)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 402)  (526 402)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 402)  (528 402)  LC_1 Logic Functioning bit
 (37 2)  (529 402)  (529 402)  LC_1 Logic Functioning bit
 (38 2)  (530 402)  (530 402)  LC_1 Logic Functioning bit
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (41 2)  (533 402)  (533 402)  LC_1 Logic Functioning bit
 (43 2)  (535 402)  (535 402)  LC_1 Logic Functioning bit
 (0 3)  (492 403)  (492 403)  routing T_10_25.glb_netwk_3 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g0_4
 (15 3)  (507 403)  (507 403)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (510 403)  (510 403)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g0_5
 (22 3)  (514 403)  (514 403)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (516 403)  (516 403)  routing T_10_25.sp12_h_l_5 <X> T_10_25.lc_trk_g0_6
 (25 3)  (517 403)  (517 403)  routing T_10_25.sp12_h_l_5 <X> T_10_25.lc_trk_g0_6
 (29 3)  (521 403)  (521 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 403)  (522 403)  routing T_10_25.lc_trk_g0_6 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 403)  (528 403)  LC_1 Logic Functioning bit
 (38 3)  (530 403)  (530 403)  LC_1 Logic Functioning bit
 (15 4)  (507 404)  (507 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (16 4)  (508 404)  (508 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (17 4)  (509 404)  (509 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 404)  (510 404)  routing T_10_25.sp4_h_r_9 <X> T_10_25.lc_trk_g1_1
 (31 4)  (523 404)  (523 404)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (40 4)  (532 404)  (532 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (50 4)  (542 404)  (542 404)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (514 405)  (514 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 405)  (515 405)  routing T_10_25.sp4_h_r_2 <X> T_10_25.lc_trk_g1_2
 (24 5)  (516 405)  (516 405)  routing T_10_25.sp4_h_r_2 <X> T_10_25.lc_trk_g1_2
 (25 5)  (517 405)  (517 405)  routing T_10_25.sp4_h_r_2 <X> T_10_25.lc_trk_g1_2
 (27 5)  (519 405)  (519 405)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (41 5)  (533 405)  (533 405)  LC_2 Logic Functioning bit
 (43 5)  (535 405)  (535 405)  LC_2 Logic Functioning bit
 (51 5)  (543 405)  (543 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (507 406)  (507 406)  routing T_10_25.bot_op_5 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (514 406)  (514 406)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 406)  (516 406)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g1_7
 (25 6)  (517 406)  (517 406)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (31 6)  (523 406)  (523 406)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 406)  (524 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 406)  (525 406)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 406)  (529 406)  LC_3 Logic Functioning bit
 (39 6)  (531 406)  (531 406)  LC_3 Logic Functioning bit
 (41 6)  (533 406)  (533 406)  LC_3 Logic Functioning bit
 (43 6)  (535 406)  (535 406)  LC_3 Logic Functioning bit
 (21 7)  (513 407)  (513 407)  routing T_10_25.top_op_7 <X> T_10_25.lc_trk_g1_7
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 407)  (515 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (24 7)  (516 407)  (516 407)  routing T_10_25.sp4_h_r_14 <X> T_10_25.lc_trk_g1_6
 (29 7)  (521 407)  (521 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 407)  (528 407)  LC_3 Logic Functioning bit
 (38 7)  (530 407)  (530 407)  LC_3 Logic Functioning bit
 (40 7)  (532 407)  (532 407)  LC_3 Logic Functioning bit
 (42 7)  (534 407)  (534 407)  LC_3 Logic Functioning bit
 (3 8)  (495 408)  (495 408)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_v_b_1
 (27 8)  (519 408)  (519 408)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 408)  (522 408)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 408)  (523 408)  routing T_10_25.lc_trk_g0_5 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 408)  (527 408)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.input_2_4
 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (3 9)  (495 409)  (495 409)  routing T_10_25.sp12_h_r_1 <X> T_10_25.sp12_v_b_1
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 409)  (522 409)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (43 9)  (535 409)  (535 409)  LC_4 Logic Functioning bit
 (7 10)  (499 410)  (499 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (506 410)  (506 410)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 410)  (510 410)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g2_5
 (22 10)  (514 410)  (514 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 410)  (515 410)  routing T_10_25.sp4_v_b_47 <X> T_10_25.lc_trk_g2_7
 (24 10)  (516 410)  (516 410)  routing T_10_25.sp4_v_b_47 <X> T_10_25.lc_trk_g2_7
 (26 10)  (518 410)  (518 410)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 410)  (526 410)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 410)  (527 410)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_5
 (36 10)  (528 410)  (528 410)  LC_5 Logic Functioning bit
 (37 10)  (529 410)  (529 410)  LC_5 Logic Functioning bit
 (38 10)  (530 410)  (530 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (43 10)  (535 410)  (535 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (53 10)  (545 410)  (545 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (507 411)  (507 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (16 11)  (508 411)  (508 411)  routing T_10_25.sp4_h_r_36 <X> T_10_25.lc_trk_g2_4
 (17 11)  (509 411)  (509 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g0_2 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 411)  (523 411)  routing T_10_25.lc_trk_g1_7 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 411)  (524 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (525 411)  (525 411)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_5
 (35 11)  (527 411)  (527 411)  routing T_10_25.lc_trk_g2_7 <X> T_10_25.input_2_5
 (36 11)  (528 411)  (528 411)  LC_5 Logic Functioning bit
 (21 12)  (513 412)  (513 412)  routing T_10_25.rgt_op_3 <X> T_10_25.lc_trk_g3_3
 (22 12)  (514 412)  (514 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 412)  (516 412)  routing T_10_25.rgt_op_3 <X> T_10_25.lc_trk_g3_3
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (39 12)  (531 412)  (531 412)  LC_6 Logic Functioning bit
 (41 12)  (533 412)  (533 412)  LC_6 Logic Functioning bit
 (43 12)  (535 412)  (535 412)  LC_6 Logic Functioning bit
 (28 13)  (520 413)  (520 413)  routing T_10_25.lc_trk_g2_4 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g1_2 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (40 13)  (532 413)  (532 413)  LC_6 Logic Functioning bit
 (42 13)  (534 413)  (534 413)  LC_6 Logic Functioning bit
 (13 14)  (505 414)  (505 414)  routing T_10_25.sp4_h_r_11 <X> T_10_25.sp4_v_t_46
 (26 14)  (518 414)  (518 414)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 414)  (519 414)  routing T_10_25.lc_trk_g1_1 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 414)  (525 414)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 414)  (529 414)  LC_7 Logic Functioning bit
 (39 14)  (531 414)  (531 414)  LC_7 Logic Functioning bit
 (40 14)  (532 414)  (532 414)  LC_7 Logic Functioning bit
 (42 14)  (534 414)  (534 414)  LC_7 Logic Functioning bit
 (12 15)  (504 415)  (504 415)  routing T_10_25.sp4_h_r_11 <X> T_10_25.sp4_v_t_46
 (14 15)  (506 415)  (506 415)  routing T_10_25.sp4_r_v_b_44 <X> T_10_25.lc_trk_g3_4
 (17 15)  (509 415)  (509 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (518 415)  (518 415)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 415)  (519 415)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 415)  (523 415)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 415)  (529 415)  LC_7 Logic Functioning bit
 (39 15)  (531 415)  (531 415)  LC_7 Logic Functioning bit


LogicTile_11_25

 (14 0)  (560 400)  (560 400)  routing T_11_25.bnr_op_0 <X> T_11_25.lc_trk_g0_0
 (15 0)  (561 400)  (561 400)  routing T_11_25.bot_op_1 <X> T_11_25.lc_trk_g0_1
 (17 0)  (563 400)  (563 400)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (567 400)  (567 400)  routing T_11_25.lft_op_3 <X> T_11_25.lc_trk_g0_3
 (22 0)  (568 400)  (568 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 400)  (570 400)  routing T_11_25.lft_op_3 <X> T_11_25.lc_trk_g0_3
 (25 0)  (571 400)  (571 400)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g0_2
 (27 0)  (573 400)  (573 400)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 400)  (574 400)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 400)  (580 400)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 400)  (582 400)  LC_0 Logic Functioning bit
 (47 0)  (593 400)  (593 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 401)  (560 401)  routing T_11_25.bnr_op_0 <X> T_11_25.lc_trk_g0_0
 (17 1)  (563 401)  (563 401)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (568 401)  (568 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 401)  (569 401)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g0_2
 (24 1)  (570 401)  (570 401)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g0_2
 (25 1)  (571 401)  (571 401)  routing T_11_25.sp4_h_l_7 <X> T_11_25.lc_trk_g0_2
 (28 1)  (574 401)  (574 401)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 401)  (575 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 401)  (576 401)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 401)  (578 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 401)  (579 401)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.input_2_0
 (35 1)  (581 401)  (581 401)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.input_2_0
 (36 1)  (582 401)  (582 401)  LC_0 Logic Functioning bit
 (37 1)  (583 401)  (583 401)  LC_0 Logic Functioning bit
 (38 1)  (584 401)  (584 401)  LC_0 Logic Functioning bit
 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (555 402)  (555 402)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_36
 (10 2)  (556 402)  (556 402)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_36
 (14 2)  (560 402)  (560 402)  routing T_11_25.wire_logic_cluster/lc_4/out <X> T_11_25.lc_trk_g0_4
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 402)  (577 402)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 402)  (582 402)  LC_1 Logic Functioning bit
 (37 2)  (583 402)  (583 402)  LC_1 Logic Functioning bit
 (38 2)  (584 402)  (584 402)  LC_1 Logic Functioning bit
 (39 2)  (585 402)  (585 402)  LC_1 Logic Functioning bit
 (40 2)  (586 402)  (586 402)  LC_1 Logic Functioning bit
 (42 2)  (588 402)  (588 402)  LC_1 Logic Functioning bit
 (0 3)  (546 403)  (546 403)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (17 3)  (563 403)  (563 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 403)  (568 403)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 403)  (570 403)  routing T_11_25.bot_op_6 <X> T_11_25.lc_trk_g0_6
 (31 3)  (577 403)  (577 403)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (37 3)  (583 403)  (583 403)  LC_1 Logic Functioning bit
 (38 3)  (584 403)  (584 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (40 3)  (586 403)  (586 403)  LC_1 Logic Functioning bit
 (42 3)  (588 403)  (588 403)  LC_1 Logic Functioning bit
 (46 3)  (592 403)  (592 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (593 403)  (593 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 403)  (597 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (567 404)  (567 404)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g1_3
 (22 4)  (568 404)  (568 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (571 404)  (571 404)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g1_2
 (26 4)  (572 404)  (572 404)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 404)  (573 404)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 404)  (577 404)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (38 4)  (584 404)  (584 404)  LC_2 Logic Functioning bit
 (40 4)  (586 404)  (586 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (45 4)  (591 404)  (591 404)  LC_2 Logic Functioning bit
 (50 4)  (596 404)  (596 404)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (598 404)  (598 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (560 405)  (560 405)  routing T_11_25.top_op_0 <X> T_11_25.lc_trk_g1_0
 (15 5)  (561 405)  (561 405)  routing T_11_25.top_op_0 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (567 405)  (567 405)  routing T_11_25.bnr_op_3 <X> T_11_25.lc_trk_g1_3
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (573 405)  (573 405)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 405)  (574 405)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (39 5)  (585 405)  (585 405)  LC_2 Logic Functioning bit
 (41 5)  (587 405)  (587 405)  LC_2 Logic Functioning bit
 (43 5)  (589 405)  (589 405)  LC_2 Logic Functioning bit
 (8 6)  (554 406)  (554 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (9 6)  (555 406)  (555 406)  routing T_11_25.sp4_v_t_41 <X> T_11_25.sp4_h_l_41
 (21 6)  (567 406)  (567 406)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g1_7
 (22 6)  (568 406)  (568 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 406)  (571 406)  routing T_11_25.lft_op_6 <X> T_11_25.lc_trk_g1_6
 (26 6)  (572 406)  (572 406)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 406)  (576 406)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 406)  (579 406)  routing T_11_25.lc_trk_g2_0 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (38 6)  (584 406)  (584 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 407)  (570 407)  routing T_11_25.lft_op_6 <X> T_11_25.lc_trk_g1_6
 (27 7)  (573 407)  (573 407)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 407)  (574 407)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 407)  (575 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 407)  (576 407)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 407)  (583 407)  LC_3 Logic Functioning bit
 (39 7)  (585 407)  (585 407)  LC_3 Logic Functioning bit
 (41 7)  (587 407)  (587 407)  LC_3 Logic Functioning bit
 (43 7)  (589 407)  (589 407)  LC_3 Logic Functioning bit
 (14 8)  (560 408)  (560 408)  routing T_11_25.sp4_h_l_21 <X> T_11_25.lc_trk_g2_0
 (17 8)  (563 408)  (563 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 408)  (564 408)  routing T_11_25.wire_logic_cluster/lc_1/out <X> T_11_25.lc_trk_g2_1
 (25 8)  (571 408)  (571 408)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g2_2
 (26 8)  (572 408)  (572 408)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 408)  (579 408)  routing T_11_25.lc_trk_g2_1 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 408)  (581 408)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_4
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (42 8)  (588 408)  (588 408)  LC_4 Logic Functioning bit
 (45 8)  (591 408)  (591 408)  LC_4 Logic Functioning bit
 (15 9)  (561 409)  (561 409)  routing T_11_25.sp4_h_l_21 <X> T_11_25.lc_trk_g2_0
 (16 9)  (562 409)  (562 409)  routing T_11_25.sp4_h_l_21 <X> T_11_25.lc_trk_g2_0
 (17 9)  (563 409)  (563 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 409)  (570 409)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g2_2
 (29 9)  (575 409)  (575 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 409)  (576 409)  routing T_11_25.lc_trk_g0_3 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 409)  (578 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (579 409)  (579 409)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_4
 (34 9)  (580 409)  (580 409)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.input_2_4
 (37 9)  (583 409)  (583 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (51 9)  (597 409)  (597 409)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (567 410)  (567 410)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g2_7
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 410)  (580 410)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 410)  (582 410)  LC_5 Logic Functioning bit
 (41 10)  (587 410)  (587 410)  LC_5 Logic Functioning bit
 (43 10)  (589 410)  (589 410)  LC_5 Logic Functioning bit
 (52 10)  (598 410)  (598 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (573 411)  (573 411)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 411)  (575 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 411)  (576 411)  routing T_11_25.lc_trk_g0_2 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 411)  (577 411)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 411)  (578 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (583 411)  (583 411)  LC_5 Logic Functioning bit
 (41 11)  (587 411)  (587 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (569 413)  (569 413)  routing T_11_25.sp12_v_b_18 <X> T_11_25.lc_trk_g3_2
 (25 13)  (571 413)  (571 413)  routing T_11_25.sp12_v_b_18 <X> T_11_25.lc_trk_g3_2
 (14 14)  (560 414)  (560 414)  routing T_11_25.bnl_op_4 <X> T_11_25.lc_trk_g3_4
 (15 14)  (561 414)  (561 414)  routing T_11_25.rgt_op_5 <X> T_11_25.lc_trk_g3_5
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 414)  (564 414)  routing T_11_25.rgt_op_5 <X> T_11_25.lc_trk_g3_5
 (26 14)  (572 414)  (572 414)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 414)  (577 414)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 414)  (581 414)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.input_2_7
 (36 14)  (582 414)  (582 414)  LC_7 Logic Functioning bit
 (38 14)  (584 414)  (584 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (45 14)  (591 414)  (591 414)  LC_7 Logic Functioning bit
 (14 15)  (560 415)  (560 415)  routing T_11_25.bnl_op_4 <X> T_11_25.lc_trk_g3_4
 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (568 415)  (568 415)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 415)  (570 415)  routing T_11_25.tnr_op_6 <X> T_11_25.lc_trk_g3_6
 (26 15)  (572 415)  (572 415)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 415)  (574 415)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 415)  (575 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 415)  (577 415)  routing T_11_25.lc_trk_g0_6 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 415)  (578 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 415)  (579 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.input_2_7
 (34 15)  (580 415)  (580 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.input_2_7
 (35 15)  (581 415)  (581 415)  routing T_11_25.lc_trk_g3_6 <X> T_11_25.input_2_7
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (40 15)  (586 415)  (586 415)  LC_7 Logic Functioning bit
 (42 15)  (588 415)  (588 415)  LC_7 Logic Functioning bit
 (43 15)  (589 415)  (589 415)  LC_7 Logic Functioning bit


LogicTile_12_25

 (15 0)  (615 400)  (615 400)  routing T_12_25.lft_op_1 <X> T_12_25.lc_trk_g0_1
 (17 0)  (617 400)  (617 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 400)  (618 400)  routing T_12_25.lft_op_1 <X> T_12_25.lc_trk_g0_1
 (26 0)  (626 400)  (626 400)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (37 0)  (637 400)  (637 400)  LC_0 Logic Functioning bit
 (38 0)  (638 400)  (638 400)  LC_0 Logic Functioning bit
 (41 0)  (641 400)  (641 400)  LC_0 Logic Functioning bit
 (42 0)  (642 400)  (642 400)  LC_0 Logic Functioning bit
 (14 1)  (614 401)  (614 401)  routing T_12_25.sp4_r_v_b_35 <X> T_12_25.lc_trk_g0_0
 (17 1)  (617 401)  (617 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (628 401)  (628 401)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 401)  (629 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 401)  (632 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 401)  (634 401)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.input_2_0
 (36 1)  (636 401)  (636 401)  LC_0 Logic Functioning bit
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (40 1)  (640 401)  (640 401)  LC_0 Logic Functioning bit
 (43 1)  (643 401)  (643 401)  LC_0 Logic Functioning bit
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (608 402)  (608 402)  routing T_12_25.sp4_v_t_42 <X> T_12_25.sp4_h_l_36
 (9 2)  (609 402)  (609 402)  routing T_12_25.sp4_v_t_42 <X> T_12_25.sp4_h_l_36
 (10 2)  (610 402)  (610 402)  routing T_12_25.sp4_v_t_42 <X> T_12_25.sp4_h_l_36
 (14 2)  (614 402)  (614 402)  routing T_12_25.wire_logic_cluster/lc_4/out <X> T_12_25.lc_trk_g0_4
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 402)  (630 402)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (37 2)  (637 402)  (637 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (42 2)  (642 402)  (642 402)  LC_1 Logic Functioning bit
 (45 2)  (645 402)  (645 402)  LC_1 Logic Functioning bit
 (47 2)  (647 402)  (647 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (650 402)  (650 402)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 403)  (600 403)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (8 3)  (608 403)  (608 403)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_t_36
 (9 3)  (609 403)  (609 403)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_t_36
 (10 3)  (610 403)  (610 403)  routing T_12_25.sp4_h_r_7 <X> T_12_25.sp4_v_t_36
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 403)  (622 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 403)  (625 403)  routing T_12_25.sp4_r_v_b_30 <X> T_12_25.lc_trk_g0_6
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 403)  (630 403)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (38 3)  (638 403)  (638 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (15 4)  (615 404)  (615 404)  routing T_12_25.bot_op_1 <X> T_12_25.lc_trk_g1_1
 (17 4)  (617 404)  (617 404)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (626 404)  (626 404)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (45 4)  (645 404)  (645 404)  LC_2 Logic Functioning bit
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 405)  (633 405)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.input_2_2
 (35 5)  (635 405)  (635 405)  routing T_12_25.lc_trk_g2_2 <X> T_12_25.input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (40 5)  (640 405)  (640 405)  LC_2 Logic Functioning bit
 (15 6)  (615 406)  (615 406)  routing T_12_25.sp4_h_r_13 <X> T_12_25.lc_trk_g1_5
 (16 6)  (616 406)  (616 406)  routing T_12_25.sp4_h_r_13 <X> T_12_25.lc_trk_g1_5
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.sp4_h_r_13 <X> T_12_25.lc_trk_g1_5
 (22 8)  (622 408)  (622 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 408)  (623 408)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g2_3
 (24 8)  (624 408)  (624 408)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g2_3
 (25 8)  (625 408)  (625 408)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (26 8)  (626 408)  (626 408)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 408)  (631 408)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 408)  (636 408)  LC_4 Logic Functioning bit
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (39 8)  (639 408)  (639 408)  LC_4 Logic Functioning bit
 (41 8)  (641 408)  (641 408)  LC_4 Logic Functioning bit
 (42 8)  (642 408)  (642 408)  LC_4 Logic Functioning bit
 (43 8)  (643 408)  (643 408)  LC_4 Logic Functioning bit
 (45 8)  (645 408)  (645 408)  LC_4 Logic Functioning bit
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 409)  (622 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 409)  (623 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (24 9)  (624 409)  (624 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (25 9)  (625 409)  (625 409)  routing T_12_25.sp4_h_r_42 <X> T_12_25.lc_trk_g2_2
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 409)  (631 409)  routing T_12_25.lc_trk_g2_7 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 409)  (632 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 409)  (633 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_4
 (34 9)  (634 409)  (634 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_4
 (35 9)  (635 409)  (635 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.input_2_4
 (39 9)  (639 409)  (639 409)  LC_4 Logic Functioning bit
 (42 9)  (642 409)  (642 409)  LC_4 Logic Functioning bit
 (53 9)  (653 409)  (653 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (615 410)  (615 410)  routing T_12_25.sp4_h_l_16 <X> T_12_25.lc_trk_g2_5
 (16 10)  (616 410)  (616 410)  routing T_12_25.sp4_h_l_16 <X> T_12_25.lc_trk_g2_5
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 410)  (622 410)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (624 410)  (624 410)  routing T_12_25.tnr_op_7 <X> T_12_25.lc_trk_g2_7
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 410)  (634 410)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (38 10)  (638 410)  (638 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (42 10)  (642 410)  (642 410)  LC_5 Logic Functioning bit
 (43 10)  (643 410)  (643 410)  LC_5 Logic Functioning bit
 (14 11)  (614 411)  (614 411)  routing T_12_25.sp4_r_v_b_36 <X> T_12_25.lc_trk_g2_4
 (17 11)  (617 411)  (617 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (618 411)  (618 411)  routing T_12_25.sp4_h_l_16 <X> T_12_25.lc_trk_g2_5
 (26 11)  (626 411)  (626 411)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 411)  (628 411)  routing T_12_25.lc_trk_g2_3 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 411)  (632 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 411)  (633 411)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.input_2_5
 (34 11)  (634 411)  (634 411)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.input_2_5
 (36 11)  (636 411)  (636 411)  LC_5 Logic Functioning bit
 (37 11)  (637 411)  (637 411)  LC_5 Logic Functioning bit
 (40 11)  (640 411)  (640 411)  LC_5 Logic Functioning bit
 (41 11)  (641 411)  (641 411)  LC_5 Logic Functioning bit
 (17 12)  (617 412)  (617 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 412)  (618 412)  routing T_12_25.wire_logic_cluster/lc_1/out <X> T_12_25.lc_trk_g3_1
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (625 412)  (625 412)  routing T_12_25.wire_logic_cluster/lc_2/out <X> T_12_25.lc_trk_g3_2
 (31 12)  (631 412)  (631 412)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 412)  (635 412)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.input_2_6
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (37 12)  (637 412)  (637 412)  LC_6 Logic Functioning bit
 (39 12)  (639 412)  (639 412)  LC_6 Logic Functioning bit
 (43 12)  (643 412)  (643 412)  LC_6 Logic Functioning bit
 (46 12)  (646 412)  (646 412)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (614 413)  (614 413)  routing T_12_25.sp4_r_v_b_40 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (621 413)  (621 413)  routing T_12_25.sp4_r_v_b_43 <X> T_12_25.lc_trk_g3_3
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 413)  (632 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 413)  (633 413)  routing T_12_25.lc_trk_g2_4 <X> T_12_25.input_2_6
 (36 13)  (636 413)  (636 413)  LC_6 Logic Functioning bit
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (42 13)  (642 413)  (642 413)  LC_6 Logic Functioning bit
 (21 14)  (621 414)  (621 414)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 414)  (623 414)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (29 14)  (629 414)  (629 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 414)  (630 414)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 414)  (631 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 414)  (632 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 414)  (633 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 414)  (634 414)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (37 14)  (637 414)  (637 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (39 14)  (639 414)  (639 414)  LC_7 Logic Functioning bit
 (51 14)  (651 414)  (651 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_v_t_26 <X> T_12_25.lc_trk_g3_7
 (27 15)  (627 415)  (627 415)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 415)  (630 415)  routing T_12_25.lc_trk_g0_6 <X> T_12_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 415)  (631 415)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_7/in_3
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit
 (41 15)  (641 415)  (641 415)  LC_7 Logic Functioning bit
 (42 15)  (642 415)  (642 415)  LC_7 Logic Functioning bit
 (43 15)  (643 415)  (643 415)  LC_7 Logic Functioning bit


LogicTile_13_25

 (9 0)  (663 400)  (663 400)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_1
 (10 0)  (664 400)  (664 400)  routing T_13_25.sp4_h_l_47 <X> T_13_25.sp4_h_r_1
 (25 0)  (679 400)  (679 400)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (28 0)  (682 400)  (682 400)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 400)  (683 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 400)  (685 400)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 400)  (686 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 400)  (689 400)  routing T_13_25.lc_trk_g0_4 <X> T_13_25.input_2_0
 (36 0)  (690 400)  (690 400)  LC_0 Logic Functioning bit
 (43 0)  (697 400)  (697 400)  LC_0 Logic Functioning bit
 (15 1)  (669 401)  (669 401)  routing T_13_25.bot_op_0 <X> T_13_25.lc_trk_g0_0
 (17 1)  (671 401)  (671 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 401)  (676 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 401)  (677 401)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (25 1)  (679 401)  (679 401)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (26 1)  (680 401)  (680 401)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 401)  (681 401)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 401)  (683 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 401)  (684 401)  routing T_13_25.lc_trk_g2_3 <X> T_13_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 401)  (686 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 401)  (690 401)  LC_0 Logic Functioning bit
 (40 1)  (694 401)  (694 401)  LC_0 Logic Functioning bit
 (42 1)  (696 401)  (696 401)  LC_0 Logic Functioning bit
 (43 1)  (697 401)  (697 401)  LC_0 Logic Functioning bit
 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 402)  (669 402)  routing T_13_25.bot_op_5 <X> T_13_25.lc_trk_g0_5
 (17 2)  (671 402)  (671 402)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (680 402)  (680 402)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 402)  (681 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 402)  (682 402)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 402)  (683 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 402)  (685 402)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 402)  (686 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 402)  (687 402)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 402)  (688 402)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 402)  (690 402)  LC_1 Logic Functioning bit
 (37 2)  (691 402)  (691 402)  LC_1 Logic Functioning bit
 (38 2)  (692 402)  (692 402)  LC_1 Logic Functioning bit
 (39 2)  (693 402)  (693 402)  LC_1 Logic Functioning bit
 (46 2)  (700 402)  (700 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (654 403)  (654 403)  routing T_13_25.glb_netwk_3 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (16 3)  (670 403)  (670 403)  routing T_13_25.sp12_h_r_12 <X> T_13_25.lc_trk_g0_4
 (17 3)  (671 403)  (671 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (680 403)  (680 403)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 403)  (682 403)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 403)  (683 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (40 3)  (694 403)  (694 403)  LC_1 Logic Functioning bit
 (41 3)  (695 403)  (695 403)  LC_1 Logic Functioning bit
 (42 3)  (696 403)  (696 403)  LC_1 Logic Functioning bit
 (43 3)  (697 403)  (697 403)  LC_1 Logic Functioning bit
 (5 4)  (659 404)  (659 404)  routing T_13_25.sp4_v_t_38 <X> T_13_25.sp4_h_r_3
 (14 4)  (668 404)  (668 404)  routing T_13_25.sp4_v_b_8 <X> T_13_25.lc_trk_g1_0
 (21 4)  (675 404)  (675 404)  routing T_13_25.wire_logic_cluster/lc_3/out <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 404)  (682 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 404)  (684 404)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 404)  (688 404)  routing T_13_25.lc_trk_g1_0 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 404)  (690 404)  LC_2 Logic Functioning bit
 (38 4)  (692 404)  (692 404)  LC_2 Logic Functioning bit
 (41 4)  (695 404)  (695 404)  LC_2 Logic Functioning bit
 (43 4)  (697 404)  (697 404)  LC_2 Logic Functioning bit
 (14 5)  (668 405)  (668 405)  routing T_13_25.sp4_v_b_8 <X> T_13_25.lc_trk_g1_0
 (16 5)  (670 405)  (670 405)  routing T_13_25.sp4_v_b_8 <X> T_13_25.lc_trk_g1_0
 (17 5)  (671 405)  (671 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (27 5)  (681 405)  (681 405)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 405)  (684 405)  routing T_13_25.lc_trk_g3_6 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (40 5)  (694 405)  (694 405)  LC_2 Logic Functioning bit
 (42 5)  (696 405)  (696 405)  LC_2 Logic Functioning bit
 (48 5)  (702 405)  (702 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (666 406)  (666 406)  routing T_13_25.sp4_v_b_5 <X> T_13_25.sp4_h_l_40
 (14 6)  (668 406)  (668 406)  routing T_13_25.sp4_h_l_1 <X> T_13_25.lc_trk_g1_4
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (676 406)  (676 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 406)  (678 406)  routing T_13_25.bot_op_7 <X> T_13_25.lc_trk_g1_7
 (29 6)  (683 406)  (683 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 406)  (686 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 406)  (689 406)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.input_2_3
 (36 6)  (690 406)  (690 406)  LC_3 Logic Functioning bit
 (37 6)  (691 406)  (691 406)  LC_3 Logic Functioning bit
 (39 6)  (693 406)  (693 406)  LC_3 Logic Functioning bit
 (4 7)  (658 407)  (658 407)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_l_38
 (9 7)  (663 407)  (663 407)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_v_t_41
 (10 7)  (664 407)  (664 407)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_v_t_41
 (15 7)  (669 407)  (669 407)  routing T_13_25.sp4_h_l_1 <X> T_13_25.lc_trk_g1_4
 (16 7)  (670 407)  (670 407)  routing T_13_25.sp4_h_l_1 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (672 407)  (672 407)  routing T_13_25.sp4_r_v_b_29 <X> T_13_25.lc_trk_g1_5
 (27 7)  (681 407)  (681 407)  routing T_13_25.lc_trk_g1_0 <X> T_13_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 407)  (683 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 407)  (685 407)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 407)  (686 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 407)  (687 407)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.input_2_3
 (34 7)  (688 407)  (688 407)  routing T_13_25.lc_trk_g3_4 <X> T_13_25.input_2_3
 (36 7)  (690 407)  (690 407)  LC_3 Logic Functioning bit
 (40 7)  (694 407)  (694 407)  LC_3 Logic Functioning bit
 (42 7)  (696 407)  (696 407)  LC_3 Logic Functioning bit
 (14 8)  (668 408)  (668 408)  routing T_13_25.bnl_op_0 <X> T_13_25.lc_trk_g2_0
 (21 8)  (675 408)  (675 408)  routing T_13_25.bnl_op_3 <X> T_13_25.lc_trk_g2_3
 (22 8)  (676 408)  (676 408)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (680 408)  (680 408)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 408)  (682 408)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 408)  (683 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 408)  (684 408)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 408)  (686 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 408)  (688 408)  routing T_13_25.lc_trk_g1_0 <X> T_13_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 408)  (690 408)  LC_4 Logic Functioning bit
 (38 8)  (692 408)  (692 408)  LC_4 Logic Functioning bit
 (41 8)  (695 408)  (695 408)  LC_4 Logic Functioning bit
 (43 8)  (697 408)  (697 408)  LC_4 Logic Functioning bit
 (14 9)  (668 409)  (668 409)  routing T_13_25.bnl_op_0 <X> T_13_25.lc_trk_g2_0
 (17 9)  (671 409)  (671 409)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (675 409)  (675 409)  routing T_13_25.bnl_op_3 <X> T_13_25.lc_trk_g2_3
 (26 9)  (680 409)  (680 409)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 409)  (681 409)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 409)  (683 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 409)  (684 409)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_4/in_1
 (37 9)  (691 409)  (691 409)  LC_4 Logic Functioning bit
 (39 9)  (693 409)  (693 409)  LC_4 Logic Functioning bit
 (41 9)  (695 409)  (695 409)  LC_4 Logic Functioning bit
 (43 9)  (697 409)  (697 409)  LC_4 Logic Functioning bit
 (7 10)  (661 410)  (661 410)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (662 410)  (662 410)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_l_42
 (9 10)  (663 410)  (663 410)  routing T_13_25.sp4_v_t_42 <X> T_13_25.sp4_h_l_42
 (12 10)  (666 410)  (666 410)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_h_l_45
 (21 10)  (675 410)  (675 410)  routing T_13_25.wire_logic_cluster/lc_7/out <X> T_13_25.lc_trk_g2_7
 (22 10)  (676 410)  (676 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 410)  (680 410)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (40 10)  (694 410)  (694 410)  LC_5 Logic Functioning bit
 (42 10)  (696 410)  (696 410)  LC_5 Logic Functioning bit
 (50 10)  (704 410)  (704 410)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 411)  (685 411)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (40 11)  (694 411)  (694 411)  LC_5 Logic Functioning bit
 (41 11)  (695 411)  (695 411)  LC_5 Logic Functioning bit
 (42 11)  (696 411)  (696 411)  LC_5 Logic Functioning bit
 (43 11)  (697 411)  (697 411)  LC_5 Logic Functioning bit
 (47 11)  (701 411)  (701 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (671 412)  (671 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (685 412)  (685 412)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (37 12)  (691 412)  (691 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (39 12)  (693 412)  (693 412)  LC_6 Logic Functioning bit
 (41 12)  (695 412)  (695 412)  LC_6 Logic Functioning bit
 (43 12)  (697 412)  (697 412)  LC_6 Logic Functioning bit
 (52 12)  (706 412)  (706 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (675 413)  (675 413)  routing T_13_25.sp4_r_v_b_43 <X> T_13_25.lc_trk_g3_3
 (29 13)  (683 413)  (683 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 413)  (690 413)  LC_6 Logic Functioning bit
 (37 13)  (691 413)  (691 413)  LC_6 Logic Functioning bit
 (38 13)  (692 413)  (692 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (40 13)  (694 413)  (694 413)  LC_6 Logic Functioning bit
 (42 13)  (696 413)  (696 413)  LC_6 Logic Functioning bit
 (47 13)  (701 413)  (701 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (671 414)  (671 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (679 414)  (679 414)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (26 14)  (680 414)  (680 414)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 414)  (682 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 414)  (687 414)  routing T_13_25.lc_trk_g2_0 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 414)  (689 414)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.input_2_7
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (37 14)  (691 414)  (691 414)  LC_7 Logic Functioning bit
 (38 14)  (692 414)  (692 414)  LC_7 Logic Functioning bit
 (41 14)  (695 414)  (695 414)  LC_7 Logic Functioning bit
 (43 14)  (697 414)  (697 414)  LC_7 Logic Functioning bit
 (45 14)  (699 414)  (699 414)  LC_7 Logic Functioning bit
 (47 14)  (701 414)  (701 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (671 415)  (671 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (676 415)  (676 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 415)  (677 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (24 15)  (678 415)  (678 415)  routing T_13_25.sp4_h_r_38 <X> T_13_25.lc_trk_g3_6
 (26 15)  (680 415)  (680 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 415)  (682 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 415)  (683 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 415)  (684 415)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 415)  (686 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 415)  (688 415)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.input_2_7
 (37 15)  (691 415)  (691 415)  LC_7 Logic Functioning bit
 (40 15)  (694 415)  (694 415)  LC_7 Logic Functioning bit
 (42 15)  (696 415)  (696 415)  LC_7 Logic Functioning bit


LogicTile_14_25

 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (42 0)  (750 400)  (750 400)  LC_0 Logic Functioning bit
 (44 0)  (752 400)  (752 400)  LC_0 Logic Functioning bit
 (45 0)  (753 400)  (753 400)  LC_0 Logic Functioning bit
 (36 1)  (744 401)  (744 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (42 1)  (750 401)  (750 401)  LC_0 Logic Functioning bit
 (50 1)  (758 401)  (758 401)  Carry_In_Mux bit 

 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (720 402)  (720 402)  routing T_14_25.sp4_v_b_2 <X> T_14_25.sp4_h_l_39
 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (39 2)  (747 402)  (747 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (42 2)  (750 402)  (750 402)  LC_1 Logic Functioning bit
 (44 2)  (752 402)  (752 402)  LC_1 Logic Functioning bit
 (45 2)  (753 402)  (753 402)  LC_1 Logic Functioning bit
 (0 3)  (708 403)  (708 403)  routing T_14_25.glb_netwk_3 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (4 4)  (712 404)  (712 404)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_v_b_3
 (12 4)  (720 404)  (720 404)  routing T_14_25.sp4_v_t_40 <X> T_14_25.sp4_h_r_5
 (21 4)  (729 404)  (729 404)  routing T_14_25.wire_logic_cluster/lc_3/out <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 404)  (733 404)  routing T_14_25.wire_logic_cluster/lc_2/out <X> T_14_25.lc_trk_g1_2
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 404)  (744 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (41 4)  (749 404)  (749 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (44 4)  (752 404)  (752 404)  LC_2 Logic Functioning bit
 (45 4)  (753 404)  (753 404)  LC_2 Logic Functioning bit
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 405)  (738 405)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 405)  (744 405)  LC_2 Logic Functioning bit
 (39 5)  (747 405)  (747 405)  LC_2 Logic Functioning bit
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (42 5)  (750 405)  (750 405)  LC_2 Logic Functioning bit
 (5 6)  (713 406)  (713 406)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_l_38
 (12 6)  (720 406)  (720 406)  routing T_14_25.sp4_v_b_5 <X> T_14_25.sp4_h_l_40
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 406)  (726 406)  routing T_14_25.wire_logic_cluster/lc_5/out <X> T_14_25.lc_trk_g1_5
 (25 6)  (733 406)  (733 406)  routing T_14_25.wire_logic_cluster/lc_6/out <X> T_14_25.lc_trk_g1_6
 (27 6)  (735 406)  (735 406)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (39 6)  (747 406)  (747 406)  LC_3 Logic Functioning bit
 (41 6)  (749 406)  (749 406)  LC_3 Logic Functioning bit
 (42 6)  (750 406)  (750 406)  LC_3 Logic Functioning bit
 (44 6)  (752 406)  (752 406)  LC_3 Logic Functioning bit
 (45 6)  (753 406)  (753 406)  LC_3 Logic Functioning bit
 (6 7)  (714 407)  (714 407)  routing T_14_25.sp4_v_t_38 <X> T_14_25.sp4_h_l_38
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 407)  (738 407)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 407)  (744 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (42 7)  (750 407)  (750 407)  LC_3 Logic Functioning bit
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 408)  (736 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 408)  (738 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (39 8)  (747 408)  (747 408)  LC_4 Logic Functioning bit
 (41 8)  (749 408)  (749 408)  LC_4 Logic Functioning bit
 (42 8)  (750 408)  (750 408)  LC_4 Logic Functioning bit
 (44 8)  (752 408)  (752 408)  LC_4 Logic Functioning bit
 (45 8)  (753 408)  (753 408)  LC_4 Logic Functioning bit
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (41 9)  (749 409)  (749 409)  LC_4 Logic Functioning bit
 (42 9)  (750 409)  (750 409)  LC_4 Logic Functioning bit
 (7 10)  (715 410)  (715 410)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (735 410)  (735 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 410)  (737 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 410)  (738 410)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 410)  (740 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 410)  (744 410)  LC_5 Logic Functioning bit
 (39 10)  (747 410)  (747 410)  LC_5 Logic Functioning bit
 (41 10)  (749 410)  (749 410)  LC_5 Logic Functioning bit
 (42 10)  (750 410)  (750 410)  LC_5 Logic Functioning bit
 (44 10)  (752 410)  (752 410)  LC_5 Logic Functioning bit
 (45 10)  (753 410)  (753 410)  LC_5 Logic Functioning bit
 (36 11)  (744 411)  (744 411)  LC_5 Logic Functioning bit
 (39 11)  (747 411)  (747 411)  LC_5 Logic Functioning bit
 (41 11)  (749 411)  (749 411)  LC_5 Logic Functioning bit
 (42 11)  (750 411)  (750 411)  LC_5 Logic Functioning bit
 (14 12)  (722 412)  (722 412)  routing T_14_25.wire_logic_cluster/lc_0/out <X> T_14_25.lc_trk_g3_0
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.wire_logic_cluster/lc_1/out <X> T_14_25.lc_trk_g3_1
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 412)  (738 412)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 412)  (744 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (41 12)  (749 412)  (749 412)  LC_6 Logic Functioning bit
 (42 12)  (750 412)  (750 412)  LC_6 Logic Functioning bit
 (44 12)  (752 412)  (752 412)  LC_6 Logic Functioning bit
 (45 12)  (753 412)  (753 412)  LC_6 Logic Functioning bit
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 413)  (738 413)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (39 13)  (747 413)  (747 413)  LC_6 Logic Functioning bit
 (41 13)  (749 413)  (749 413)  LC_6 Logic Functioning bit
 (42 13)  (750 413)  (750 413)  LC_6 Logic Functioning bit
 (12 14)  (720 414)  (720 414)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_h_l_46
 (14 14)  (722 414)  (722 414)  routing T_14_25.wire_logic_cluster/lc_4/out <X> T_14_25.lc_trk_g3_4
 (21 14)  (729 414)  (729 414)  routing T_14_25.wire_logic_cluster/lc_7/out <X> T_14_25.lc_trk_g3_7
 (22 14)  (730 414)  (730 414)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 414)  (735 414)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 414)  (736 414)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 414)  (737 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 414)  (738 414)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 414)  (740 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 414)  (744 414)  LC_7 Logic Functioning bit
 (39 14)  (747 414)  (747 414)  LC_7 Logic Functioning bit
 (41 14)  (749 414)  (749 414)  LC_7 Logic Functioning bit
 (42 14)  (750 414)  (750 414)  LC_7 Logic Functioning bit
 (44 14)  (752 414)  (752 414)  LC_7 Logic Functioning bit
 (45 14)  (753 414)  (753 414)  LC_7 Logic Functioning bit
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 415)  (738 415)  routing T_14_25.lc_trk_g3_7 <X> T_14_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 415)  (744 415)  LC_7 Logic Functioning bit
 (39 15)  (747 415)  (747 415)  LC_7 Logic Functioning bit
 (41 15)  (749 415)  (749 415)  LC_7 Logic Functioning bit
 (42 15)  (750 415)  (750 415)  LC_7 Logic Functioning bit


LogicTile_15_25

 (25 0)  (787 400)  (787 400)  routing T_15_25.wire_logic_cluster/lc_2/out <X> T_15_25.lc_trk_g0_2
 (22 1)  (784 401)  (784 401)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 402)  (779 402)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 402)  (780 402)  routing T_15_25.wire_logic_cluster/lc_5/out <X> T_15_25.lc_trk_g0_5
 (22 2)  (784 402)  (784 402)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 402)  (786 402)  routing T_15_25.bot_op_7 <X> T_15_25.lc_trk_g0_7
 (0 3)  (762 403)  (762 403)  routing T_15_25.glb_netwk_3 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (4 3)  (766 403)  (766 403)  routing T_15_25.sp4_v_b_7 <X> T_15_25.sp4_h_l_37
 (12 3)  (774 403)  (774 403)  routing T_15_25.sp4_h_l_39 <X> T_15_25.sp4_v_t_39
 (14 4)  (776 404)  (776 404)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g1_0
 (26 4)  (788 404)  (788 404)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 404)  (790 404)  routing T_15_25.lc_trk_g2_1 <X> T_15_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 404)  (791 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 404)  (794 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 404)  (796 404)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 404)  (800 404)  LC_2 Logic Functioning bit
 (39 4)  (801 404)  (801 404)  LC_2 Logic Functioning bit
 (42 4)  (804 404)  (804 404)  LC_2 Logic Functioning bit
 (43 4)  (805 404)  (805 404)  LC_2 Logic Functioning bit
 (14 5)  (776 405)  (776 405)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g1_0
 (15 5)  (777 405)  (777 405)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g1_0
 (16 5)  (778 405)  (778 405)  routing T_15_25.sp4_h_l_5 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (789 405)  (789 405)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 405)  (790 405)  routing T_15_25.lc_trk_g3_5 <X> T_15_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 405)  (791 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 405)  (794 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 405)  (795 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.input_2_2
 (35 5)  (797 405)  (797 405)  routing T_15_25.lc_trk_g2_2 <X> T_15_25.input_2_2
 (36 5)  (798 405)  (798 405)  LC_2 Logic Functioning bit
 (37 5)  (799 405)  (799 405)  LC_2 Logic Functioning bit
 (40 5)  (802 405)  (802 405)  LC_2 Logic Functioning bit
 (41 5)  (803 405)  (803 405)  LC_2 Logic Functioning bit
 (14 8)  (776 408)  (776 408)  routing T_15_25.sp4_v_t_21 <X> T_15_25.lc_trk_g2_0
 (17 8)  (779 408)  (779 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (784 408)  (784 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 408)  (785 408)  routing T_15_25.sp4_h_r_27 <X> T_15_25.lc_trk_g2_3
 (24 8)  (786 408)  (786 408)  routing T_15_25.sp4_h_r_27 <X> T_15_25.lc_trk_g2_3
 (25 8)  (787 408)  (787 408)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (28 8)  (790 408)  (790 408)  routing T_15_25.lc_trk_g2_3 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 408)  (791 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 408)  (793 408)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 408)  (794 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 408)  (798 408)  LC_4 Logic Functioning bit
 (37 8)  (799 408)  (799 408)  LC_4 Logic Functioning bit
 (38 8)  (800 408)  (800 408)  LC_4 Logic Functioning bit
 (39 8)  (801 408)  (801 408)  LC_4 Logic Functioning bit
 (14 9)  (776 409)  (776 409)  routing T_15_25.sp4_v_t_21 <X> T_15_25.lc_trk_g2_0
 (16 9)  (778 409)  (778 409)  routing T_15_25.sp4_v_t_21 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (780 409)  (780 409)  routing T_15_25.sp4_r_v_b_33 <X> T_15_25.lc_trk_g2_1
 (21 9)  (783 409)  (783 409)  routing T_15_25.sp4_h_r_27 <X> T_15_25.lc_trk_g2_3
 (22 9)  (784 409)  (784 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 409)  (785 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (24 9)  (786 409)  (786 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (25 9)  (787 409)  (787 409)  routing T_15_25.sp4_h_r_42 <X> T_15_25.lc_trk_g2_2
 (28 9)  (790 409)  (790 409)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 409)  (791 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 409)  (792 409)  routing T_15_25.lc_trk_g2_3 <X> T_15_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 409)  (793 409)  routing T_15_25.lc_trk_g0_7 <X> T_15_25.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 409)  (802 409)  LC_4 Logic Functioning bit
 (41 9)  (803 409)  (803 409)  LC_4 Logic Functioning bit
 (42 9)  (804 409)  (804 409)  LC_4 Logic Functioning bit
 (43 9)  (805 409)  (805 409)  LC_4 Logic Functioning bit
 (7 10)  (769 410)  (769 410)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (788 410)  (788 410)  routing T_15_25.lc_trk_g0_5 <X> T_15_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 410)  (791 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 410)  (794 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 410)  (795 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 410)  (796 410)  routing T_15_25.lc_trk_g3_1 <X> T_15_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 410)  (798 410)  LC_5 Logic Functioning bit
 (38 10)  (800 410)  (800 410)  LC_5 Logic Functioning bit
 (40 10)  (802 410)  (802 410)  LC_5 Logic Functioning bit
 (43 10)  (805 410)  (805 410)  LC_5 Logic Functioning bit
 (45 10)  (807 410)  (807 410)  LC_5 Logic Functioning bit
 (50 10)  (812 410)  (812 410)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (815 410)  (815 410)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (29 11)  (791 411)  (791 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 411)  (792 411)  routing T_15_25.lc_trk_g0_2 <X> T_15_25.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 411)  (799 411)  LC_5 Logic Functioning bit
 (39 11)  (801 411)  (801 411)  LC_5 Logic Functioning bit
 (40 11)  (802 411)  (802 411)  LC_5 Logic Functioning bit
 (43 11)  (805 411)  (805 411)  LC_5 Logic Functioning bit
 (15 12)  (777 412)  (777 412)  routing T_15_25.sp4_h_r_25 <X> T_15_25.lc_trk_g3_1
 (16 12)  (778 412)  (778 412)  routing T_15_25.sp4_h_r_25 <X> T_15_25.lc_trk_g3_1
 (17 12)  (779 412)  (779 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (780 413)  (780 413)  routing T_15_25.sp4_h_r_25 <X> T_15_25.lc_trk_g3_1
 (10 14)  (772 414)  (772 414)  routing T_15_25.sp4_v_b_5 <X> T_15_25.sp4_h_l_47
 (17 14)  (779 414)  (779 414)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 414)  (780 414)  routing T_15_25.bnl_op_5 <X> T_15_25.lc_trk_g3_5
 (18 15)  (780 415)  (780 415)  routing T_15_25.bnl_op_5 <X> T_15_25.lc_trk_g3_5


LogicTile_16_25

 (8 2)  (824 402)  (824 402)  routing T_16_25.sp4_v_t_36 <X> T_16_25.sp4_h_l_36
 (9 2)  (825 402)  (825 402)  routing T_16_25.sp4_v_t_36 <X> T_16_25.sp4_h_l_36


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24

 (19 1)  (37 385)  (37 385)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (0 2)  (18 386)  (18 386)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (2 2)  (20 386)  (20 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 387)  (18 387)  routing T_1_24.glb_netwk_3 <X> T_1_24.wire_logic_cluster/lc_7/clk
 (16 3)  (34 387)  (34 387)  routing T_1_24.sp12_h_r_12 <X> T_1_24.lc_trk_g0_4
 (17 3)  (35 387)  (35 387)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (10 9)  (28 393)  (28 393)  routing T_1_24.sp4_h_r_2 <X> T_1_24.sp4_v_b_7
 (7 10)  (25 394)  (25 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (45 394)  (45 394)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 394)  (46 394)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 394)  (47 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 394)  (48 394)  routing T_1_24.lc_trk_g3_5 <X> T_1_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 394)  (49 394)  routing T_1_24.lc_trk_g0_4 <X> T_1_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 394)  (50 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 394)  (54 394)  LC_5 Logic Functioning bit
 (38 10)  (56 394)  (56 394)  LC_5 Logic Functioning bit
 (45 10)  (63 394)  (63 394)  LC_5 Logic Functioning bit
 (46 10)  (64 394)  (64 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (44 395)  (44 395)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 395)  (45 395)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 395)  (46 395)  routing T_1_24.lc_trk_g3_2 <X> T_1_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 395)  (47 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 395)  (54 395)  LC_5 Logic Functioning bit
 (37 11)  (55 395)  (55 395)  LC_5 Logic Functioning bit
 (38 11)  (56 395)  (56 395)  LC_5 Logic Functioning bit
 (39 11)  (57 395)  (57 395)  LC_5 Logic Functioning bit
 (41 11)  (59 395)  (59 395)  LC_5 Logic Functioning bit
 (43 11)  (61 395)  (61 395)  LC_5 Logic Functioning bit
 (3 12)  (21 396)  (21 396)  routing T_1_24.sp12_v_b_1 <X> T_1_24.sp12_h_r_1
 (3 13)  (21 397)  (21 397)  routing T_1_24.sp12_v_b_1 <X> T_1_24.sp12_h_r_1
 (22 13)  (40 397)  (40 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (43 397)  (43 397)  routing T_1_24.sp4_r_v_b_42 <X> T_1_24.lc_trk_g3_2
 (17 14)  (35 398)  (35 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 398)  (36 398)  routing T_1_24.wire_logic_cluster/lc_5/out <X> T_1_24.lc_trk_g3_5


LogicTile_2_24

 (26 0)  (98 384)  (98 384)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 384)  (99 384)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 384)  (101 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 384)  (102 384)  routing T_2_24.lc_trk_g1_4 <X> T_2_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 384)  (103 384)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 384)  (104 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 384)  (108 384)  LC_0 Logic Functioning bit
 (37 0)  (109 384)  (109 384)  LC_0 Logic Functioning bit
 (39 0)  (111 384)  (111 384)  LC_0 Logic Functioning bit
 (43 0)  (115 384)  (115 384)  LC_0 Logic Functioning bit
 (45 0)  (117 384)  (117 384)  LC_0 Logic Functioning bit
 (26 1)  (98 385)  (98 385)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 385)  (100 385)  routing T_2_24.lc_trk_g2_6 <X> T_2_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 385)  (101 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 385)  (103 385)  routing T_2_24.lc_trk_g0_7 <X> T_2_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 385)  (104 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 385)  (105 385)  routing T_2_24.lc_trk_g2_0 <X> T_2_24.input_2_0
 (36 1)  (108 385)  (108 385)  LC_0 Logic Functioning bit
 (37 1)  (109 385)  (109 385)  LC_0 Logic Functioning bit
 (42 1)  (114 385)  (114 385)  LC_0 Logic Functioning bit
 (43 1)  (115 385)  (115 385)  LC_0 Logic Functioning bit
 (51 1)  (123 385)  (123 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 386)  (72 386)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (2 2)  (74 386)  (74 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (94 386)  (94 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (95 386)  (95 386)  routing T_2_24.sp12_h_l_12 <X> T_2_24.lc_trk_g0_7
 (27 2)  (99 386)  (99 386)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 386)  (100 386)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 386)  (101 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 386)  (102 386)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 386)  (103 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 386)  (104 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 386)  (106 386)  routing T_2_24.lc_trk_g1_5 <X> T_2_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 386)  (108 386)  LC_1 Logic Functioning bit
 (38 2)  (110 386)  (110 386)  LC_1 Logic Functioning bit
 (41 2)  (113 386)  (113 386)  LC_1 Logic Functioning bit
 (0 3)  (72 387)  (72 387)  routing T_2_24.glb_netwk_3 <X> T_2_24.wire_logic_cluster/lc_7/clk
 (26 3)  (98 387)  (98 387)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 387)  (99 387)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 387)  (100 387)  routing T_2_24.lc_trk_g3_2 <X> T_2_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 387)  (101 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 387)  (104 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (105 387)  (105 387)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.input_2_1
 (36 3)  (108 387)  (108 387)  LC_1 Logic Functioning bit
 (37 3)  (109 387)  (109 387)  LC_1 Logic Functioning bit
 (38 3)  (110 387)  (110 387)  LC_1 Logic Functioning bit
 (41 3)  (113 387)  (113 387)  LC_1 Logic Functioning bit
 (42 3)  (114 387)  (114 387)  LC_1 Logic Functioning bit
 (15 4)  (87 388)  (87 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (16 4)  (88 388)  (88 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (17 4)  (89 388)  (89 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 388)  (90 388)  routing T_2_24.sp4_h_r_9 <X> T_2_24.lc_trk_g1_1
 (21 4)  (93 388)  (93 388)  routing T_2_24.sp4_v_b_3 <X> T_2_24.lc_trk_g1_3
 (22 4)  (94 388)  (94 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 388)  (95 388)  routing T_2_24.sp4_v_b_3 <X> T_2_24.lc_trk_g1_3
 (26 4)  (98 388)  (98 388)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 388)  (100 388)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 388)  (101 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 388)  (104 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 388)  (106 388)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 388)  (108 388)  LC_2 Logic Functioning bit
 (43 4)  (115 388)  (115 388)  LC_2 Logic Functioning bit
 (22 5)  (94 389)  (94 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (99 389)  (99 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 389)  (100 389)  routing T_2_24.lc_trk_g3_5 <X> T_2_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 389)  (101 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 389)  (103 389)  routing T_2_24.lc_trk_g1_2 <X> T_2_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 389)  (104 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (106 389)  (106 389)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.input_2_2
 (35 5)  (107 389)  (107 389)  routing T_2_24.lc_trk_g1_3 <X> T_2_24.input_2_2
 (36 5)  (108 389)  (108 389)  LC_2 Logic Functioning bit
 (37 5)  (109 389)  (109 389)  LC_2 Logic Functioning bit
 (38 5)  (110 389)  (110 389)  LC_2 Logic Functioning bit
 (39 5)  (111 389)  (111 389)  LC_2 Logic Functioning bit
 (40 5)  (112 389)  (112 389)  LC_2 Logic Functioning bit
 (42 5)  (114 389)  (114 389)  LC_2 Logic Functioning bit
 (14 6)  (86 390)  (86 390)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (15 6)  (87 390)  (87 390)  routing T_2_24.sp12_h_r_5 <X> T_2_24.lc_trk_g1_5
 (17 6)  (89 390)  (89 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (90 390)  (90 390)  routing T_2_24.sp12_h_r_5 <X> T_2_24.lc_trk_g1_5
 (21 6)  (93 390)  (93 390)  routing T_2_24.wire_logic_cluster/lc_7/out <X> T_2_24.lc_trk_g1_7
 (22 6)  (94 390)  (94 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (99 390)  (99 390)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 390)  (100 390)  routing T_2_24.lc_trk_g3_1 <X> T_2_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 390)  (101 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 390)  (104 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 390)  (106 390)  routing T_2_24.lc_trk_g1_1 <X> T_2_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 390)  (108 390)  LC_3 Logic Functioning bit
 (37 6)  (109 390)  (109 390)  LC_3 Logic Functioning bit
 (43 6)  (115 390)  (115 390)  LC_3 Logic Functioning bit
 (50 6)  (122 390)  (122 390)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (86 391)  (86 391)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (16 7)  (88 391)  (88 391)  routing T_2_24.sp4_v_t_1 <X> T_2_24.lc_trk_g1_4
 (17 7)  (89 391)  (89 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (90 391)  (90 391)  routing T_2_24.sp12_h_r_5 <X> T_2_24.lc_trk_g1_5
 (28 7)  (100 391)  (100 391)  routing T_2_24.lc_trk_g2_1 <X> T_2_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 391)  (101 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 391)  (108 391)  LC_3 Logic Functioning bit
 (37 7)  (109 391)  (109 391)  LC_3 Logic Functioning bit
 (38 7)  (110 391)  (110 391)  LC_3 Logic Functioning bit
 (41 7)  (113 391)  (113 391)  LC_3 Logic Functioning bit
 (42 7)  (114 391)  (114 391)  LC_3 Logic Functioning bit
 (6 8)  (78 392)  (78 392)  routing T_2_24.sp4_v_t_38 <X> T_2_24.sp4_v_b_6
 (14 8)  (86 392)  (86 392)  routing T_2_24.wire_logic_cluster/lc_0/out <X> T_2_24.lc_trk_g2_0
 (15 8)  (87 392)  (87 392)  routing T_2_24.sp4_h_r_41 <X> T_2_24.lc_trk_g2_1
 (16 8)  (88 392)  (88 392)  routing T_2_24.sp4_h_r_41 <X> T_2_24.lc_trk_g2_1
 (17 8)  (89 392)  (89 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (90 392)  (90 392)  routing T_2_24.sp4_h_r_41 <X> T_2_24.lc_trk_g2_1
 (22 8)  (94 392)  (94 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (5 9)  (77 393)  (77 393)  routing T_2_24.sp4_v_t_38 <X> T_2_24.sp4_v_b_6
 (17 9)  (89 393)  (89 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (90 393)  (90 393)  routing T_2_24.sp4_h_r_41 <X> T_2_24.lc_trk_g2_1
 (21 9)  (93 393)  (93 393)  routing T_2_24.sp4_r_v_b_35 <X> T_2_24.lc_trk_g2_3
 (7 10)  (79 394)  (79 394)  Column buffer control bit: LH_colbuf_cntl_3

 (21 10)  (93 394)  (93 394)  routing T_2_24.sp4_h_r_39 <X> T_2_24.lc_trk_g2_7
 (22 10)  (94 394)  (94 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (95 394)  (95 394)  routing T_2_24.sp4_h_r_39 <X> T_2_24.lc_trk_g2_7
 (24 10)  (96 394)  (96 394)  routing T_2_24.sp4_h_r_39 <X> T_2_24.lc_trk_g2_7
 (19 11)  (91 395)  (91 395)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (94 395)  (94 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 395)  (95 395)  routing T_2_24.sp4_v_b_46 <X> T_2_24.lc_trk_g2_6
 (24 11)  (96 395)  (96 395)  routing T_2_24.sp4_v_b_46 <X> T_2_24.lc_trk_g2_6
 (11 12)  (83 396)  (83 396)  routing T_2_24.sp4_h_r_6 <X> T_2_24.sp4_v_b_11
 (16 12)  (88 396)  (88 396)  routing T_2_24.sp12_v_t_14 <X> T_2_24.lc_trk_g3_1
 (17 12)  (89 396)  (89 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (97 396)  (97 396)  routing T_2_24.sp4_v_t_23 <X> T_2_24.lc_trk_g3_2
 (26 12)  (98 396)  (98 396)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 396)  (99 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 396)  (100 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 396)  (101 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 396)  (102 396)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 396)  (103 396)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 396)  (104 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 396)  (105 396)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 396)  (108 396)  LC_6 Logic Functioning bit
 (38 12)  (110 396)  (110 396)  LC_6 Logic Functioning bit
 (45 12)  (117 396)  (117 396)  LC_6 Logic Functioning bit
 (46 12)  (118 396)  (118 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (90 397)  (90 397)  routing T_2_24.sp12_v_t_14 <X> T_2_24.lc_trk_g3_1
 (22 13)  (94 397)  (94 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 397)  (95 397)  routing T_2_24.sp4_v_t_23 <X> T_2_24.lc_trk_g3_2
 (25 13)  (97 397)  (97 397)  routing T_2_24.sp4_v_t_23 <X> T_2_24.lc_trk_g3_2
 (26 13)  (98 397)  (98 397)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 397)  (99 397)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 397)  (100 397)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 397)  (101 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 397)  (102 397)  routing T_2_24.lc_trk_g3_6 <X> T_2_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 397)  (103 397)  routing T_2_24.lc_trk_g2_7 <X> T_2_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 397)  (108 397)  LC_6 Logic Functioning bit
 (37 13)  (109 397)  (109 397)  LC_6 Logic Functioning bit
 (38 13)  (110 397)  (110 397)  LC_6 Logic Functioning bit
 (39 13)  (111 397)  (111 397)  LC_6 Logic Functioning bit
 (41 13)  (113 397)  (113 397)  LC_6 Logic Functioning bit
 (43 13)  (115 397)  (115 397)  LC_6 Logic Functioning bit
 (16 14)  (88 398)  (88 398)  routing T_2_24.sp4_v_t_16 <X> T_2_24.lc_trk_g3_5
 (17 14)  (89 398)  (89 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 398)  (90 398)  routing T_2_24.sp4_v_t_16 <X> T_2_24.lc_trk_g3_5
 (19 14)  (91 398)  (91 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (94 398)  (94 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (95 398)  (95 398)  routing T_2_24.sp4_v_b_47 <X> T_2_24.lc_trk_g3_7
 (24 14)  (96 398)  (96 398)  routing T_2_24.sp4_v_b_47 <X> T_2_24.lc_trk_g3_7
 (25 14)  (97 398)  (97 398)  routing T_2_24.wire_logic_cluster/lc_6/out <X> T_2_24.lc_trk_g3_6
 (27 14)  (99 398)  (99 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 398)  (100 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 398)  (101 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 398)  (102 398)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 398)  (103 398)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 398)  (104 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 398)  (106 398)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 398)  (108 398)  LC_7 Logic Functioning bit
 (37 14)  (109 398)  (109 398)  LC_7 Logic Functioning bit
 (38 14)  (110 398)  (110 398)  LC_7 Logic Functioning bit
 (39 14)  (111 398)  (111 398)  LC_7 Logic Functioning bit
 (41 14)  (113 398)  (113 398)  LC_7 Logic Functioning bit
 (43 14)  (115 398)  (115 398)  LC_7 Logic Functioning bit
 (45 14)  (117 398)  (117 398)  LC_7 Logic Functioning bit
 (22 15)  (94 399)  (94 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 399)  (98 399)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 399)  (100 399)  routing T_2_24.lc_trk_g2_3 <X> T_2_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 399)  (101 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 399)  (102 399)  routing T_2_24.lc_trk_g3_7 <X> T_2_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 399)  (103 399)  routing T_2_24.lc_trk_g1_7 <X> T_2_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 399)  (109 399)  LC_7 Logic Functioning bit
 (39 15)  (111 399)  (111 399)  LC_7 Logic Functioning bit
 (51 15)  (123 399)  (123 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_24

 (15 0)  (141 384)  (141 384)  routing T_3_24.sp4_h_r_9 <X> T_3_24.lc_trk_g0_1
 (16 0)  (142 384)  (142 384)  routing T_3_24.sp4_h_r_9 <X> T_3_24.lc_trk_g0_1
 (17 0)  (143 384)  (143 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 384)  (144 384)  routing T_3_24.sp4_h_r_9 <X> T_3_24.lc_trk_g0_1
 (25 0)  (151 384)  (151 384)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (27 0)  (153 384)  (153 384)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 384)  (155 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 384)  (156 384)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 384)  (157 384)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 384)  (158 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 384)  (162 384)  LC_0 Logic Functioning bit
 (37 0)  (163 384)  (163 384)  LC_0 Logic Functioning bit
 (38 0)  (164 384)  (164 384)  LC_0 Logic Functioning bit
 (41 0)  (167 384)  (167 384)  LC_0 Logic Functioning bit
 (43 0)  (169 384)  (169 384)  LC_0 Logic Functioning bit
 (8 1)  (134 385)  (134 385)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_v_b_1
 (10 1)  (136 385)  (136 385)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_v_b_1
 (22 1)  (148 385)  (148 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (149 385)  (149 385)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (24 1)  (150 385)  (150 385)  routing T_3_24.sp4_h_r_10 <X> T_3_24.lc_trk_g0_2
 (27 1)  (153 385)  (153 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 385)  (154 385)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 385)  (155 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 385)  (156 385)  routing T_3_24.lc_trk_g1_6 <X> T_3_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 385)  (157 385)  routing T_3_24.lc_trk_g0_7 <X> T_3_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 385)  (158 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (161 385)  (161 385)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.input_2_0
 (36 1)  (162 385)  (162 385)  LC_0 Logic Functioning bit
 (39 1)  (165 385)  (165 385)  LC_0 Logic Functioning bit
 (40 1)  (166 385)  (166 385)  LC_0 Logic Functioning bit
 (0 2)  (126 386)  (126 386)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (2 2)  (128 386)  (128 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 386)  (141 386)  routing T_3_24.sp12_h_r_5 <X> T_3_24.lc_trk_g0_5
 (17 2)  (143 386)  (143 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (144 386)  (144 386)  routing T_3_24.sp12_h_r_5 <X> T_3_24.lc_trk_g0_5
 (22 2)  (148 386)  (148 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (150 386)  (150 386)  routing T_3_24.bot_op_7 <X> T_3_24.lc_trk_g0_7
 (29 2)  (155 386)  (155 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 386)  (157 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 386)  (158 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 386)  (160 386)  routing T_3_24.lc_trk_g1_5 <X> T_3_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 386)  (162 386)  LC_1 Logic Functioning bit
 (39 2)  (165 386)  (165 386)  LC_1 Logic Functioning bit
 (43 2)  (169 386)  (169 386)  LC_1 Logic Functioning bit
 (50 2)  (176 386)  (176 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 387)  (126 387)  routing T_3_24.glb_netwk_3 <X> T_3_24.wire_logic_cluster/lc_7/clk
 (18 3)  (144 387)  (144 387)  routing T_3_24.sp12_h_r_5 <X> T_3_24.lc_trk_g0_5
 (27 3)  (153 387)  (153 387)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 387)  (154 387)  routing T_3_24.lc_trk_g3_0 <X> T_3_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 387)  (155 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 387)  (156 387)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (162 387)  (162 387)  LC_1 Logic Functioning bit
 (37 3)  (163 387)  (163 387)  LC_1 Logic Functioning bit
 (39 3)  (165 387)  (165 387)  LC_1 Logic Functioning bit
 (42 3)  (168 387)  (168 387)  LC_1 Logic Functioning bit
 (43 3)  (169 387)  (169 387)  LC_1 Logic Functioning bit
 (1 4)  (127 388)  (127 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (130 388)  (130 388)  routing T_3_24.sp4_v_t_42 <X> T_3_24.sp4_v_b_3
 (6 4)  (132 388)  (132 388)  routing T_3_24.sp4_v_t_42 <X> T_3_24.sp4_v_b_3
 (12 4)  (138 388)  (138 388)  routing T_3_24.sp4_h_l_39 <X> T_3_24.sp4_h_r_5
 (15 4)  (141 388)  (141 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (16 4)  (142 388)  (142 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (17 4)  (143 388)  (143 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 388)  (144 388)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (21 4)  (147 388)  (147 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (22 4)  (148 388)  (148 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (149 388)  (149 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (24 4)  (150 388)  (150 388)  routing T_3_24.sp4_h_r_11 <X> T_3_24.lc_trk_g1_3
 (25 4)  (151 388)  (151 388)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g1_2
 (29 4)  (155 388)  (155 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 388)  (156 388)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 388)  (158 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 388)  (160 388)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (163 388)  (163 388)  LC_2 Logic Functioning bit
 (39 4)  (165 388)  (165 388)  LC_2 Logic Functioning bit
 (45 4)  (171 388)  (171 388)  LC_2 Logic Functioning bit
 (50 4)  (176 388)  (176 388)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (126 389)  (126 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (1 5)  (127 389)  (127 389)  routing T_3_24.lc_trk_g1_3 <X> T_3_24.wire_logic_cluster/lc_7/cen
 (13 5)  (139 389)  (139 389)  routing T_3_24.sp4_h_l_39 <X> T_3_24.sp4_h_r_5
 (18 5)  (144 389)  (144 389)  routing T_3_24.sp4_h_l_4 <X> T_3_24.lc_trk_g1_1
 (22 5)  (148 389)  (148 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (149 389)  (149 389)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g1_2
 (24 5)  (150 389)  (150 389)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g1_2
 (25 5)  (151 389)  (151 389)  routing T_3_24.sp4_h_l_7 <X> T_3_24.lc_trk_g1_2
 (28 5)  (154 389)  (154 389)  routing T_3_24.lc_trk_g2_0 <X> T_3_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 389)  (155 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 389)  (157 389)  routing T_3_24.lc_trk_g1_2 <X> T_3_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 389)  (162 389)  LC_2 Logic Functioning bit
 (37 5)  (163 389)  (163 389)  LC_2 Logic Functioning bit
 (38 5)  (164 389)  (164 389)  LC_2 Logic Functioning bit
 (42 5)  (168 389)  (168 389)  LC_2 Logic Functioning bit
 (48 5)  (174 389)  (174 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (134 390)  (134 390)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_h_l_41
 (9 6)  (135 390)  (135 390)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_h_l_41
 (10 6)  (136 390)  (136 390)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_h_l_41
 (17 6)  (143 390)  (143 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (151 390)  (151 390)  routing T_3_24.sp4_v_t_3 <X> T_3_24.lc_trk_g1_6
 (14 7)  (140 391)  (140 391)  routing T_3_24.sp4_r_v_b_28 <X> T_3_24.lc_trk_g1_4
 (17 7)  (143 391)  (143 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (148 391)  (148 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (149 391)  (149 391)  routing T_3_24.sp4_v_t_3 <X> T_3_24.lc_trk_g1_6
 (25 7)  (151 391)  (151 391)  routing T_3_24.sp4_v_t_3 <X> T_3_24.lc_trk_g1_6
 (11 8)  (137 392)  (137 392)  routing T_3_24.sp4_h_r_3 <X> T_3_24.sp4_v_b_8
 (14 8)  (140 392)  (140 392)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g2_0
 (17 8)  (143 392)  (143 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (19 8)  (145 392)  (145 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (148 392)  (148 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (155 392)  (155 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 392)  (158 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 392)  (159 392)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 392)  (162 392)  LC_4 Logic Functioning bit
 (38 8)  (164 392)  (164 392)  LC_4 Logic Functioning bit
 (41 8)  (167 392)  (167 392)  LC_4 Logic Functioning bit
 (14 9)  (140 393)  (140 393)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g2_0
 (16 9)  (142 393)  (142 393)  routing T_3_24.sp4_v_t_21 <X> T_3_24.lc_trk_g2_0
 (17 9)  (143 393)  (143 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (144 393)  (144 393)  routing T_3_24.sp4_r_v_b_33 <X> T_3_24.lc_trk_g2_1
 (21 9)  (147 393)  (147 393)  routing T_3_24.sp4_r_v_b_35 <X> T_3_24.lc_trk_g2_3
 (27 9)  (153 393)  (153 393)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 393)  (154 393)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 393)  (155 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 393)  (157 393)  routing T_3_24.lc_trk_g2_3 <X> T_3_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (158 393)  (158 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (161 393)  (161 393)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.input_2_4
 (36 9)  (162 393)  (162 393)  LC_4 Logic Functioning bit
 (37 9)  (163 393)  (163 393)  LC_4 Logic Functioning bit
 (39 9)  (165 393)  (165 393)  LC_4 Logic Functioning bit
 (40 9)  (166 393)  (166 393)  LC_4 Logic Functioning bit
 (43 9)  (169 393)  (169 393)  LC_4 Logic Functioning bit
 (7 10)  (133 394)  (133 394)  Column buffer control bit: LH_colbuf_cntl_3

 (28 10)  (154 394)  (154 394)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 394)  (155 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 394)  (156 394)  routing T_3_24.lc_trk_g2_4 <X> T_3_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 394)  (158 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 394)  (160 394)  routing T_3_24.lc_trk_g1_1 <X> T_3_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 394)  (162 394)  LC_5 Logic Functioning bit
 (37 10)  (163 394)  (163 394)  LC_5 Logic Functioning bit
 (43 10)  (169 394)  (169 394)  LC_5 Logic Functioning bit
 (50 10)  (176 394)  (176 394)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (142 395)  (142 395)  routing T_3_24.sp12_v_b_12 <X> T_3_24.lc_trk_g2_4
 (17 11)  (143 395)  (143 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (152 395)  (152 395)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 395)  (153 395)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 395)  (154 395)  routing T_3_24.lc_trk_g3_2 <X> T_3_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 395)  (155 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 395)  (162 395)  LC_5 Logic Functioning bit
 (37 11)  (163 395)  (163 395)  LC_5 Logic Functioning bit
 (38 11)  (164 395)  (164 395)  LC_5 Logic Functioning bit
 (41 11)  (167 395)  (167 395)  LC_5 Logic Functioning bit
 (42 11)  (168 395)  (168 395)  LC_5 Logic Functioning bit
 (9 12)  (135 396)  (135 396)  routing T_3_24.sp4_v_t_47 <X> T_3_24.sp4_h_r_10
 (17 12)  (143 396)  (143 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (151 396)  (151 396)  routing T_3_24.sp4_v_b_26 <X> T_3_24.lc_trk_g3_2
 (29 12)  (155 396)  (155 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 396)  (156 396)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 396)  (157 396)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 396)  (158 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 396)  (160 396)  routing T_3_24.lc_trk_g1_4 <X> T_3_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (163 396)  (163 396)  LC_6 Logic Functioning bit
 (39 12)  (165 396)  (165 396)  LC_6 Logic Functioning bit
 (45 12)  (171 396)  (171 396)  LC_6 Logic Functioning bit
 (50 12)  (176 396)  (176 396)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (139 397)  (139 397)  routing T_3_24.sp4_v_t_43 <X> T_3_24.sp4_h_r_11
 (17 13)  (143 397)  (143 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (144 397)  (144 397)  routing T_3_24.sp4_r_v_b_41 <X> T_3_24.lc_trk_g3_1
 (22 13)  (148 397)  (148 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (149 397)  (149 397)  routing T_3_24.sp4_v_b_26 <X> T_3_24.lc_trk_g3_2
 (28 13)  (154 397)  (154 397)  routing T_3_24.lc_trk_g2_0 <X> T_3_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 397)  (155 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (162 397)  (162 397)  LC_6 Logic Functioning bit
 (37 13)  (163 397)  (163 397)  LC_6 Logic Functioning bit
 (38 13)  (164 397)  (164 397)  LC_6 Logic Functioning bit
 (42 13)  (168 397)  (168 397)  LC_6 Logic Functioning bit
 (51 13)  (177 397)  (177 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (152 398)  (152 398)  routing T_3_24.lc_trk_g0_5 <X> T_3_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 398)  (155 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (158 398)  (158 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 398)  (159 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 398)  (160 398)  routing T_3_24.lc_trk_g3_1 <X> T_3_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 398)  (163 398)  LC_7 Logic Functioning bit
 (38 14)  (164 398)  (164 398)  LC_7 Logic Functioning bit
 (39 14)  (165 398)  (165 398)  LC_7 Logic Functioning bit
 (40 14)  (166 398)  (166 398)  LC_7 Logic Functioning bit
 (41 14)  (167 398)  (167 398)  LC_7 Logic Functioning bit
 (42 14)  (168 398)  (168 398)  LC_7 Logic Functioning bit
 (29 15)  (155 399)  (155 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 399)  (156 399)  routing T_3_24.lc_trk_g0_2 <X> T_3_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (158 399)  (158 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (159 399)  (159 399)  routing T_3_24.lc_trk_g2_1 <X> T_3_24.input_2_7
 (38 15)  (164 399)  (164 399)  LC_7 Logic Functioning bit
 (39 15)  (165 399)  (165 399)  LC_7 Logic Functioning bit
 (40 15)  (166 399)  (166 399)  LC_7 Logic Functioning bit
 (41 15)  (167 399)  (167 399)  LC_7 Logic Functioning bit
 (43 15)  (169 399)  (169 399)  LC_7 Logic Functioning bit
 (51 15)  (177 399)  (177 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (179 399)  (179 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_24

 (15 0)  (195 384)  (195 384)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g0_1
 (16 0)  (196 384)  (196 384)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g0_1
 (17 0)  (197 384)  (197 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 384)  (198 384)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g0_1
 (14 2)  (194 386)  (194 386)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (21 2)  (201 386)  (201 386)  routing T_4_24.sp4_h_l_10 <X> T_4_24.lc_trk_g0_7
 (22 2)  (202 386)  (202 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (203 386)  (203 386)  routing T_4_24.sp4_h_l_10 <X> T_4_24.lc_trk_g0_7
 (24 2)  (204 386)  (204 386)  routing T_4_24.sp4_h_l_10 <X> T_4_24.lc_trk_g0_7
 (29 2)  (209 386)  (209 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 386)  (210 386)  routing T_4_24.lc_trk_g0_4 <X> T_4_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 386)  (211 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 386)  (212 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 386)  (214 386)  routing T_4_24.lc_trk_g1_5 <X> T_4_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 386)  (215 386)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.input_2_1
 (36 2)  (216 386)  (216 386)  LC_1 Logic Functioning bit
 (37 2)  (217 386)  (217 386)  LC_1 Logic Functioning bit
 (38 2)  (218 386)  (218 386)  LC_1 Logic Functioning bit
 (41 2)  (221 386)  (221 386)  LC_1 Logic Functioning bit
 (43 2)  (223 386)  (223 386)  LC_1 Logic Functioning bit
 (15 3)  (195 387)  (195 387)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (16 3)  (196 387)  (196 387)  routing T_4_24.sp4_h_l_1 <X> T_4_24.lc_trk_g0_4
 (17 3)  (197 387)  (197 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (201 387)  (201 387)  routing T_4_24.sp4_h_l_10 <X> T_4_24.lc_trk_g0_7
 (29 3)  (209 387)  (209 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 387)  (212 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (215 387)  (215 387)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.input_2_1
 (36 3)  (216 387)  (216 387)  LC_1 Logic Functioning bit
 (39 3)  (219 387)  (219 387)  LC_1 Logic Functioning bit
 (40 3)  (220 387)  (220 387)  LC_1 Logic Functioning bit
 (14 4)  (194 388)  (194 388)  routing T_4_24.sp4_v_b_0 <X> T_4_24.lc_trk_g1_0
 (15 4)  (195 388)  (195 388)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g1_1
 (16 4)  (196 388)  (196 388)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g1_1
 (17 4)  (197 388)  (197 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (198 388)  (198 388)  routing T_4_24.sp4_h_r_9 <X> T_4_24.lc_trk_g1_1
 (19 4)  (199 388)  (199 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (202 388)  (202 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (207 388)  (207 388)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 388)  (209 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (212 388)  (212 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 388)  (213 388)  routing T_4_24.lc_trk_g2_1 <X> T_4_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 388)  (216 388)  LC_2 Logic Functioning bit
 (39 4)  (219 388)  (219 388)  LC_2 Logic Functioning bit
 (43 4)  (223 388)  (223 388)  LC_2 Logic Functioning bit
 (50 4)  (230 388)  (230 388)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (185 389)  (185 389)  routing T_4_24.sp4_h_r_3 <X> T_4_24.sp4_v_b_3
 (10 5)  (190 389)  (190 389)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_v_b_4
 (16 5)  (196 389)  (196 389)  routing T_4_24.sp4_v_b_0 <X> T_4_24.lc_trk_g1_0
 (17 5)  (197 389)  (197 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (202 389)  (202 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (203 389)  (203 389)  routing T_4_24.sp4_v_b_18 <X> T_4_24.lc_trk_g1_2
 (24 5)  (204 389)  (204 389)  routing T_4_24.sp4_v_b_18 <X> T_4_24.lc_trk_g1_2
 (26 5)  (206 389)  (206 389)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 389)  (207 389)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 389)  (208 389)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 389)  (209 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 389)  (210 389)  routing T_4_24.lc_trk_g1_2 <X> T_4_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (216 389)  (216 389)  LC_2 Logic Functioning bit
 (37 5)  (217 389)  (217 389)  LC_2 Logic Functioning bit
 (38 5)  (218 389)  (218 389)  LC_2 Logic Functioning bit
 (42 5)  (222 389)  (222 389)  LC_2 Logic Functioning bit
 (43 5)  (223 389)  (223 389)  LC_2 Logic Functioning bit
 (15 6)  (195 390)  (195 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (16 6)  (196 390)  (196 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (17 6)  (197 390)  (197 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 390)  (198 390)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (21 6)  (201 390)  (201 390)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g1_7
 (22 6)  (202 390)  (202 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (203 390)  (203 390)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g1_7
 (24 6)  (204 390)  (204 390)  routing T_4_24.sp4_h_l_2 <X> T_4_24.lc_trk_g1_7
 (18 7)  (198 391)  (198 391)  routing T_4_24.sp4_h_r_21 <X> T_4_24.lc_trk_g1_5
 (17 8)  (197 392)  (197 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (27 8)  (207 392)  (207 392)  routing T_4_24.lc_trk_g1_0 <X> T_4_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 392)  (209 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 392)  (211 392)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 392)  (212 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 392)  (213 392)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 392)  (216 392)  LC_4 Logic Functioning bit
 (38 8)  (218 392)  (218 392)  LC_4 Logic Functioning bit
 (41 8)  (221 392)  (221 392)  LC_4 Logic Functioning bit
 (10 9)  (190 393)  (190 393)  routing T_4_24.sp4_h_r_2 <X> T_4_24.sp4_v_b_7
 (22 9)  (202 393)  (202 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (207 393)  (207 393)  routing T_4_24.lc_trk_g1_1 <X> T_4_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 393)  (209 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 393)  (211 393)  routing T_4_24.lc_trk_g2_7 <X> T_4_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 393)  (212 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (213 393)  (213 393)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_4
 (34 9)  (214 393)  (214 393)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_4
 (35 9)  (215 393)  (215 393)  routing T_4_24.lc_trk_g3_3 <X> T_4_24.input_2_4
 (36 9)  (216 393)  (216 393)  LC_4 Logic Functioning bit
 (37 9)  (217 393)  (217 393)  LC_4 Logic Functioning bit
 (39 9)  (219 393)  (219 393)  LC_4 Logic Functioning bit
 (40 9)  (220 393)  (220 393)  LC_4 Logic Functioning bit
 (43 9)  (223 393)  (223 393)  LC_4 Logic Functioning bit
 (7 10)  (187 394)  (187 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (196 394)  (196 394)  routing T_4_24.sp4_v_t_16 <X> T_4_24.lc_trk_g2_5
 (17 10)  (197 394)  (197 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (198 394)  (198 394)  routing T_4_24.sp4_v_t_16 <X> T_4_24.lc_trk_g2_5
 (22 10)  (202 394)  (202 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (205 394)  (205 394)  routing T_4_24.sp4_v_b_30 <X> T_4_24.lc_trk_g2_6
 (26 10)  (206 394)  (206 394)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 394)  (207 394)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 394)  (209 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 394)  (210 394)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 394)  (211 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 394)  (212 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 394)  (213 394)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 394)  (216 394)  LC_5 Logic Functioning bit
 (37 10)  (217 394)  (217 394)  LC_5 Logic Functioning bit
 (43 10)  (223 394)  (223 394)  LC_5 Logic Functioning bit
 (50 10)  (230 394)  (230 394)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (201 395)  (201 395)  routing T_4_24.sp4_r_v_b_39 <X> T_4_24.lc_trk_g2_7
 (22 11)  (202 395)  (202 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (203 395)  (203 395)  routing T_4_24.sp4_v_b_30 <X> T_4_24.lc_trk_g2_6
 (26 11)  (206 395)  (206 395)  routing T_4_24.lc_trk_g0_7 <X> T_4_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 395)  (209 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 395)  (210 395)  routing T_4_24.lc_trk_g1_7 <X> T_4_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 395)  (211 395)  routing T_4_24.lc_trk_g2_6 <X> T_4_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 395)  (216 395)  LC_5 Logic Functioning bit
 (37 11)  (217 395)  (217 395)  LC_5 Logic Functioning bit
 (38 11)  (218 395)  (218 395)  LC_5 Logic Functioning bit
 (41 11)  (221 395)  (221 395)  LC_5 Logic Functioning bit
 (42 11)  (222 395)  (222 395)  LC_5 Logic Functioning bit
 (4 12)  (184 396)  (184 396)  routing T_4_24.sp4_v_t_44 <X> T_4_24.sp4_v_b_9
 (5 12)  (185 396)  (185 396)  routing T_4_24.sp4_v_t_44 <X> T_4_24.sp4_h_r_9
 (17 12)  (197 396)  (197 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (198 396)  (198 396)  routing T_4_24.bnl_op_1 <X> T_4_24.lc_trk_g3_1
 (22 12)  (202 396)  (202 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (203 396)  (203 396)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g3_3
 (24 12)  (204 396)  (204 396)  routing T_4_24.sp4_v_t_30 <X> T_4_24.lc_trk_g3_3
 (25 12)  (205 396)  (205 396)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g3_2
 (27 12)  (207 396)  (207 396)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 396)  (208 396)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 396)  (209 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 396)  (211 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 396)  (212 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 396)  (213 396)  routing T_4_24.lc_trk_g2_5 <X> T_4_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 396)  (216 396)  LC_6 Logic Functioning bit
 (37 12)  (217 396)  (217 396)  LC_6 Logic Functioning bit
 (39 12)  (219 396)  (219 396)  LC_6 Logic Functioning bit
 (41 12)  (221 396)  (221 396)  LC_6 Logic Functioning bit
 (43 12)  (223 396)  (223 396)  LC_6 Logic Functioning bit
 (50 12)  (230 396)  (230 396)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (188 397)  (188 397)  routing T_4_24.sp4_h_l_41 <X> T_4_24.sp4_v_b_10
 (9 13)  (189 397)  (189 397)  routing T_4_24.sp4_h_l_41 <X> T_4_24.sp4_v_b_10
 (10 13)  (190 397)  (190 397)  routing T_4_24.sp4_h_l_41 <X> T_4_24.sp4_v_b_10
 (18 13)  (198 397)  (198 397)  routing T_4_24.bnl_op_1 <X> T_4_24.lc_trk_g3_1
 (22 13)  (202 397)  (202 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (203 397)  (203 397)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g3_2
 (25 13)  (205 397)  (205 397)  routing T_4_24.sp4_v_t_23 <X> T_4_24.lc_trk_g3_2
 (27 13)  (207 397)  (207 397)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 397)  (208 397)  routing T_4_24.lc_trk_g3_1 <X> T_4_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 397)  (209 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 397)  (210 397)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 397)  (216 397)  LC_6 Logic Functioning bit
 (37 13)  (217 397)  (217 397)  LC_6 Logic Functioning bit
 (39 13)  (219 397)  (219 397)  LC_6 Logic Functioning bit
 (13 14)  (193 398)  (193 398)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_v_t_46
 (27 14)  (207 398)  (207 398)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 398)  (209 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 398)  (212 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 398)  (213 398)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 398)  (216 398)  LC_7 Logic Functioning bit
 (37 14)  (217 398)  (217 398)  LC_7 Logic Functioning bit
 (43 14)  (223 398)  (223 398)  LC_7 Logic Functioning bit
 (50 14)  (230 398)  (230 398)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (192 399)  (192 399)  routing T_4_24.sp4_h_r_11 <X> T_4_24.sp4_v_t_46
 (26 15)  (206 399)  (206 399)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 399)  (207 399)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 399)  (208 399)  routing T_4_24.lc_trk_g3_2 <X> T_4_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 399)  (209 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 399)  (210 399)  routing T_4_24.lc_trk_g1_3 <X> T_4_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 399)  (211 399)  routing T_4_24.lc_trk_g2_2 <X> T_4_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 399)  (216 399)  LC_7 Logic Functioning bit
 (37 15)  (217 399)  (217 399)  LC_7 Logic Functioning bit
 (38 15)  (218 399)  (218 399)  LC_7 Logic Functioning bit
 (41 15)  (221 399)  (221 399)  LC_7 Logic Functioning bit
 (42 15)  (222 399)  (222 399)  LC_7 Logic Functioning bit


LogicTile_5_24

 (17 0)  (251 384)  (251 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 384)  (252 384)  routing T_5_24.wire_logic_cluster/lc_1/out <X> T_5_24.lc_trk_g0_1
 (22 0)  (256 384)  (256 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (262 384)  (262 384)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 384)  (263 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 384)  (264 384)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 384)  (266 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 384)  (268 384)  routing T_5_24.lc_trk_g1_0 <X> T_5_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 384)  (269 384)  routing T_5_24.lc_trk_g0_4 <X> T_5_24.input_2_0
 (36 0)  (270 384)  (270 384)  LC_0 Logic Functioning bit
 (37 0)  (271 384)  (271 384)  LC_0 Logic Functioning bit
 (38 0)  (272 384)  (272 384)  LC_0 Logic Functioning bit
 (42 0)  (276 384)  (276 384)  LC_0 Logic Functioning bit
 (45 0)  (279 384)  (279 384)  LC_0 Logic Functioning bit
 (17 1)  (251 385)  (251 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (256 385)  (256 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 385)  (258 385)  routing T_5_24.bot_op_2 <X> T_5_24.lc_trk_g0_2
 (29 1)  (263 385)  (263 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 385)  (264 385)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 385)  (266 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (270 385)  (270 385)  LC_0 Logic Functioning bit
 (37 1)  (271 385)  (271 385)  LC_0 Logic Functioning bit
 (38 1)  (272 385)  (272 385)  LC_0 Logic Functioning bit
 (39 1)  (273 385)  (273 385)  LC_0 Logic Functioning bit
 (0 2)  (234 386)  (234 386)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (260 386)  (260 386)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 386)  (263 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 386)  (265 386)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 386)  (266 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 386)  (267 386)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 386)  (270 386)  LC_1 Logic Functioning bit
 (37 2)  (271 386)  (271 386)  LC_1 Logic Functioning bit
 (39 2)  (273 386)  (273 386)  LC_1 Logic Functioning bit
 (43 2)  (277 386)  (277 386)  LC_1 Logic Functioning bit
 (45 2)  (279 386)  (279 386)  LC_1 Logic Functioning bit
 (47 2)  (281 386)  (281 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_3 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (14 3)  (248 387)  (248 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (15 3)  (249 387)  (249 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (16 3)  (250 387)  (250 387)  routing T_5_24.sp4_h_r_4 <X> T_5_24.lc_trk_g0_4
 (17 3)  (251 387)  (251 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (260 387)  (260 387)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 387)  (262 387)  routing T_5_24.lc_trk_g2_7 <X> T_5_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 387)  (263 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 387)  (265 387)  routing T_5_24.lc_trk_g2_6 <X> T_5_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 387)  (266 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (270 387)  (270 387)  LC_1 Logic Functioning bit
 (37 3)  (271 387)  (271 387)  LC_1 Logic Functioning bit
 (42 3)  (276 387)  (276 387)  LC_1 Logic Functioning bit
 (43 3)  (277 387)  (277 387)  LC_1 Logic Functioning bit
 (14 4)  (248 388)  (248 388)  routing T_5_24.wire_logic_cluster/lc_0/out <X> T_5_24.lc_trk_g1_0
 (26 4)  (260 388)  (260 388)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 388)  (263 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 388)  (266 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 388)  (267 388)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 388)  (268 388)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 388)  (270 388)  LC_2 Logic Functioning bit
 (37 4)  (271 388)  (271 388)  LC_2 Logic Functioning bit
 (38 4)  (272 388)  (272 388)  LC_2 Logic Functioning bit
 (39 4)  (273 388)  (273 388)  LC_2 Logic Functioning bit
 (41 4)  (275 388)  (275 388)  LC_2 Logic Functioning bit
 (43 4)  (277 388)  (277 388)  LC_2 Logic Functioning bit
 (45 4)  (279 388)  (279 388)  LC_2 Logic Functioning bit
 (17 5)  (251 389)  (251 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (260 389)  (260 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 389)  (261 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 389)  (262 389)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 389)  (263 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 389)  (264 389)  routing T_5_24.lc_trk_g0_3 <X> T_5_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 389)  (265 389)  routing T_5_24.lc_trk_g3_2 <X> T_5_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 389)  (270 389)  LC_2 Logic Functioning bit
 (38 5)  (272 389)  (272 389)  LC_2 Logic Functioning bit
 (48 5)  (282 389)  (282 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (285 389)  (285 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (248 390)  (248 390)  routing T_5_24.sp4_h_l_9 <X> T_5_24.lc_trk_g1_4
 (21 6)  (255 390)  (255 390)  routing T_5_24.wire_logic_cluster/lc_7/out <X> T_5_24.lc_trk_g1_7
 (22 6)  (256 390)  (256 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (260 390)  (260 390)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 390)  (262 390)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 390)  (263 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 390)  (266 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 390)  (269 390)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_3
 (36 6)  (270 390)  (270 390)  LC_3 Logic Functioning bit
 (43 6)  (277 390)  (277 390)  LC_3 Logic Functioning bit
 (14 7)  (248 391)  (248 391)  routing T_5_24.sp4_h_l_9 <X> T_5_24.lc_trk_g1_4
 (15 7)  (249 391)  (249 391)  routing T_5_24.sp4_h_l_9 <X> T_5_24.lc_trk_g1_4
 (16 7)  (250 391)  (250 391)  routing T_5_24.sp4_h_l_9 <X> T_5_24.lc_trk_g1_4
 (17 7)  (251 391)  (251 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (256 391)  (256 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (259 391)  (259 391)  routing T_5_24.sp4_r_v_b_30 <X> T_5_24.lc_trk_g1_6
 (27 7)  (261 391)  (261 391)  routing T_5_24.lc_trk_g1_4 <X> T_5_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 391)  (263 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 391)  (264 391)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 391)  (265 391)  routing T_5_24.lc_trk_g0_2 <X> T_5_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 391)  (266 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (267 391)  (267 391)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_3
 (34 7)  (268 391)  (268 391)  routing T_5_24.lc_trk_g3_4 <X> T_5_24.input_2_3
 (36 7)  (270 391)  (270 391)  LC_3 Logic Functioning bit
 (37 7)  (271 391)  (271 391)  LC_3 Logic Functioning bit
 (38 7)  (272 391)  (272 391)  LC_3 Logic Functioning bit
 (39 7)  (273 391)  (273 391)  LC_3 Logic Functioning bit
 (40 7)  (274 391)  (274 391)  LC_3 Logic Functioning bit
 (42 7)  (276 391)  (276 391)  LC_3 Logic Functioning bit
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (256 392)  (256 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (259 392)  (259 392)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (28 8)  (262 392)  (262 392)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 392)  (263 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 392)  (265 392)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 392)  (266 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 392)  (268 392)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 392)  (270 392)  LC_4 Logic Functioning bit
 (37 8)  (271 392)  (271 392)  LC_4 Logic Functioning bit
 (43 8)  (277 392)  (277 392)  LC_4 Logic Functioning bit
 (50 8)  (284 392)  (284 392)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (256 393)  (256 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 393)  (257 393)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (24 9)  (258 393)  (258 393)  routing T_5_24.sp4_h_r_34 <X> T_5_24.lc_trk_g2_2
 (26 9)  (260 393)  (260 393)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 393)  (262 393)  routing T_5_24.lc_trk_g2_2 <X> T_5_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 393)  (263 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 393)  (264 393)  routing T_5_24.lc_trk_g2_3 <X> T_5_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 393)  (265 393)  routing T_5_24.lc_trk_g1_6 <X> T_5_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 393)  (270 393)  LC_4 Logic Functioning bit
 (37 9)  (271 393)  (271 393)  LC_4 Logic Functioning bit
 (38 9)  (272 393)  (272 393)  LC_4 Logic Functioning bit
 (41 9)  (275 393)  (275 393)  LC_4 Logic Functioning bit
 (42 9)  (276 393)  (276 393)  LC_4 Logic Functioning bit
 (48 9)  (282 393)  (282 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (241 394)  (241 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (251 394)  (251 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 394)  (252 394)  routing T_5_24.wire_logic_cluster/lc_5/out <X> T_5_24.lc_trk_g2_5
 (22 10)  (256 394)  (256 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (259 394)  (259 394)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (26 10)  (260 394)  (260 394)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 394)  (261 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 394)  (262 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 394)  (263 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 394)  (264 394)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 394)  (265 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 394)  (267 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 394)  (268 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 394)  (270 394)  LC_5 Logic Functioning bit
 (38 10)  (272 394)  (272 394)  LC_5 Logic Functioning bit
 (45 10)  (279 394)  (279 394)  LC_5 Logic Functioning bit
 (47 10)  (281 394)  (281 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (285 394)  (285 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (256 395)  (256 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 395)  (257 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (24 11)  (258 395)  (258 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (25 11)  (259 395)  (259 395)  routing T_5_24.sp4_h_r_46 <X> T_5_24.lc_trk_g2_6
 (28 11)  (262 395)  (262 395)  routing T_5_24.lc_trk_g2_5 <X> T_5_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 395)  (263 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 395)  (264 395)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 395)  (270 395)  LC_5 Logic Functioning bit
 (37 11)  (271 395)  (271 395)  LC_5 Logic Functioning bit
 (38 11)  (272 395)  (272 395)  LC_5 Logic Functioning bit
 (39 11)  (273 395)  (273 395)  LC_5 Logic Functioning bit
 (40 11)  (274 395)  (274 395)  LC_5 Logic Functioning bit
 (42 11)  (276 395)  (276 395)  LC_5 Logic Functioning bit
 (25 12)  (259 396)  (259 396)  routing T_5_24.wire_logic_cluster/lc_2/out <X> T_5_24.lc_trk_g3_2
 (26 12)  (260 396)  (260 396)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 396)  (261 396)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 396)  (262 396)  routing T_5_24.lc_trk_g3_0 <X> T_5_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 396)  (263 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 396)  (265 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 396)  (266 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 396)  (267 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 396)  (268 396)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 396)  (270 396)  LC_6 Logic Functioning bit
 (37 12)  (271 396)  (271 396)  LC_6 Logic Functioning bit
 (38 12)  (272 396)  (272 396)  LC_6 Logic Functioning bit
 (39 12)  (273 396)  (273 396)  LC_6 Logic Functioning bit
 (41 12)  (275 396)  (275 396)  LC_6 Logic Functioning bit
 (43 12)  (277 396)  (277 396)  LC_6 Logic Functioning bit
 (45 12)  (279 396)  (279 396)  LC_6 Logic Functioning bit
 (48 12)  (282 396)  (282 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (248 397)  (248 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (15 13)  (249 397)  (249 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (16 13)  (250 397)  (250 397)  routing T_5_24.sp4_h_r_24 <X> T_5_24.lc_trk_g3_0
 (17 13)  (251 397)  (251 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (256 397)  (256 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 397)  (261 397)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 397)  (262 397)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 397)  (265 397)  routing T_5_24.lc_trk_g3_6 <X> T_5_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 397)  (270 397)  LC_6 Logic Functioning bit
 (38 13)  (272 397)  (272 397)  LC_6 Logic Functioning bit
 (14 14)  (248 398)  (248 398)  routing T_5_24.sp4_v_t_17 <X> T_5_24.lc_trk_g3_4
 (17 14)  (251 398)  (251 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 398)  (256 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (257 398)  (257 398)  routing T_5_24.sp12_v_t_12 <X> T_5_24.lc_trk_g3_7
 (25 14)  (259 398)  (259 398)  routing T_5_24.wire_logic_cluster/lc_6/out <X> T_5_24.lc_trk_g3_6
 (27 14)  (261 398)  (261 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 398)  (262 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 398)  (263 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 398)  (264 398)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 398)  (265 398)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 398)  (266 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 398)  (268 398)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 398)  (270 398)  LC_7 Logic Functioning bit
 (37 14)  (271 398)  (271 398)  LC_7 Logic Functioning bit
 (38 14)  (272 398)  (272 398)  LC_7 Logic Functioning bit
 (39 14)  (273 398)  (273 398)  LC_7 Logic Functioning bit
 (41 14)  (275 398)  (275 398)  LC_7 Logic Functioning bit
 (43 14)  (277 398)  (277 398)  LC_7 Logic Functioning bit
 (45 14)  (279 398)  (279 398)  LC_7 Logic Functioning bit
 (16 15)  (250 399)  (250 399)  routing T_5_24.sp4_v_t_17 <X> T_5_24.lc_trk_g3_4
 (17 15)  (251 399)  (251 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (256 399)  (256 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (262 399)  (262 399)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 399)  (264 399)  routing T_5_24.lc_trk_g3_7 <X> T_5_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 399)  (265 399)  routing T_5_24.lc_trk_g1_7 <X> T_5_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 399)  (271 399)  LC_7 Logic Functioning bit
 (39 15)  (273 399)  (273 399)  LC_7 Logic Functioning bit
 (46 15)  (280 399)  (280 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (285 399)  (285 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_24

 (17 0)  (305 384)  (305 384)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 384)  (306 384)  routing T_6_24.bnr_op_1 <X> T_6_24.lc_trk_g0_1
 (25 0)  (313 384)  (313 384)  routing T_6_24.wire_logic_cluster/lc_2/out <X> T_6_24.lc_trk_g0_2
 (27 0)  (315 384)  (315 384)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 384)  (316 384)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 384)  (317 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 384)  (319 384)  routing T_6_24.lc_trk_g0_5 <X> T_6_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 384)  (320 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (325 384)  (325 384)  LC_0 Logic Functioning bit
 (39 0)  (327 384)  (327 384)  LC_0 Logic Functioning bit
 (41 0)  (329 384)  (329 384)  LC_0 Logic Functioning bit
 (43 0)  (331 384)  (331 384)  LC_0 Logic Functioning bit
 (18 1)  (306 385)  (306 385)  routing T_6_24.bnr_op_1 <X> T_6_24.lc_trk_g0_1
 (22 1)  (310 385)  (310 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (318 385)  (318 385)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.wire_logic_cluster/lc_0/in_1
 (37 1)  (325 385)  (325 385)  LC_0 Logic Functioning bit
 (39 1)  (327 385)  (327 385)  LC_0 Logic Functioning bit
 (41 1)  (329 385)  (329 385)  LC_0 Logic Functioning bit
 (43 1)  (331 385)  (331 385)  LC_0 Logic Functioning bit
 (48 1)  (336 385)  (336 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (340 385)  (340 385)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 386)  (303 386)  routing T_6_24.top_op_5 <X> T_6_24.lc_trk_g0_5
 (17 2)  (305 386)  (305 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (309 386)  (309 386)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (22 2)  (310 386)  (310 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 386)  (311 386)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (38 2)  (326 386)  (326 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (48 2)  (336 386)  (336 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (339 386)  (339 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (288 387)  (288 387)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (18 3)  (306 387)  (306 387)  routing T_6_24.top_op_5 <X> T_6_24.lc_trk_g0_5
 (21 3)  (309 387)  (309 387)  routing T_6_24.sp4_v_b_15 <X> T_6_24.lc_trk_g0_7
 (22 3)  (310 387)  (310 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (311 387)  (311 387)  routing T_6_24.sp4_v_b_22 <X> T_6_24.lc_trk_g0_6
 (24 3)  (312 387)  (312 387)  routing T_6_24.sp4_v_b_22 <X> T_6_24.lc_trk_g0_6
 (26 3)  (314 387)  (314 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 387)  (316 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 387)  (319 387)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (40 3)  (328 387)  (328 387)  LC_1 Logic Functioning bit
 (42 3)  (330 387)  (330 387)  LC_1 Logic Functioning bit
 (53 3)  (341 387)  (341 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (293 388)  (293 388)  routing T_6_24.sp4_v_t_38 <X> T_6_24.sp4_h_r_3
 (14 4)  (302 388)  (302 388)  routing T_6_24.sp4_v_b_0 <X> T_6_24.lc_trk_g1_0
 (15 4)  (303 388)  (303 388)  routing T_6_24.sp4_v_b_17 <X> T_6_24.lc_trk_g1_1
 (16 4)  (304 388)  (304 388)  routing T_6_24.sp4_v_b_17 <X> T_6_24.lc_trk_g1_1
 (17 4)  (305 388)  (305 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (309 388)  (309 388)  routing T_6_24.sp4_h_r_19 <X> T_6_24.lc_trk_g1_3
 (22 4)  (310 388)  (310 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (311 388)  (311 388)  routing T_6_24.sp4_h_r_19 <X> T_6_24.lc_trk_g1_3
 (24 4)  (312 388)  (312 388)  routing T_6_24.sp4_h_r_19 <X> T_6_24.lc_trk_g1_3
 (29 4)  (317 388)  (317 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 388)  (318 388)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 388)  (320 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 388)  (322 388)  routing T_6_24.lc_trk_g1_0 <X> T_6_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 388)  (324 388)  LC_2 Logic Functioning bit
 (37 4)  (325 388)  (325 388)  LC_2 Logic Functioning bit
 (39 4)  (327 388)  (327 388)  LC_2 Logic Functioning bit
 (43 4)  (331 388)  (331 388)  LC_2 Logic Functioning bit
 (45 4)  (333 388)  (333 388)  LC_2 Logic Functioning bit
 (16 5)  (304 389)  (304 389)  routing T_6_24.sp4_v_b_0 <X> T_6_24.lc_trk_g1_0
 (17 5)  (305 389)  (305 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (309 389)  (309 389)  routing T_6_24.sp4_h_r_19 <X> T_6_24.lc_trk_g1_3
 (27 5)  (315 389)  (315 389)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 389)  (317 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 389)  (318 389)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 389)  (320 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 389)  (323 389)  routing T_6_24.lc_trk_g0_2 <X> T_6_24.input_2_2
 (36 5)  (324 389)  (324 389)  LC_2 Logic Functioning bit
 (37 5)  (325 389)  (325 389)  LC_2 Logic Functioning bit
 (42 5)  (330 389)  (330 389)  LC_2 Logic Functioning bit
 (43 5)  (331 389)  (331 389)  LC_2 Logic Functioning bit
 (47 5)  (335 389)  (335 389)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 6)  (297 390)  (297 390)  routing T_6_24.sp4_v_b_4 <X> T_6_24.sp4_h_l_41
 (21 6)  (309 390)  (309 390)  routing T_6_24.wire_logic_cluster/lc_7/out <X> T_6_24.lc_trk_g1_7
 (22 6)  (310 390)  (310 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 390)  (318 390)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g2_0 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 390)  (323 390)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.input_2_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (41 6)  (329 390)  (329 390)  LC_3 Logic Functioning bit
 (15 7)  (303 391)  (303 391)  routing T_6_24.sp4_v_t_9 <X> T_6_24.lc_trk_g1_4
 (16 7)  (304 391)  (304 391)  routing T_6_24.sp4_v_t_9 <X> T_6_24.lc_trk_g1_4
 (17 7)  (305 391)  (305 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (28 7)  (316 391)  (316 391)  routing T_6_24.lc_trk_g2_1 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 391)  (318 391)  routing T_6_24.lc_trk_g0_6 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 391)  (320 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (321 391)  (321 391)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.input_2_3
 (35 7)  (323 391)  (323 391)  routing T_6_24.lc_trk_g2_7 <X> T_6_24.input_2_3
 (36 7)  (324 391)  (324 391)  LC_3 Logic Functioning bit
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (39 7)  (327 391)  (327 391)  LC_3 Logic Functioning bit
 (40 7)  (328 391)  (328 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (53 7)  (341 391)  (341 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (302 392)  (302 392)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (15 8)  (303 392)  (303 392)  routing T_6_24.sp4_h_r_33 <X> T_6_24.lc_trk_g2_1
 (16 8)  (304 392)  (304 392)  routing T_6_24.sp4_h_r_33 <X> T_6_24.lc_trk_g2_1
 (17 8)  (305 392)  (305 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (306 392)  (306 392)  routing T_6_24.sp4_h_r_33 <X> T_6_24.lc_trk_g2_1
 (22 8)  (310 392)  (310 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (317 392)  (317 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 392)  (319 392)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 392)  (320 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 392)  (322 392)  routing T_6_24.lc_trk_g1_4 <X> T_6_24.wire_logic_cluster/lc_4/in_3
 (38 8)  (326 392)  (326 392)  LC_4 Logic Functioning bit
 (39 8)  (327 392)  (327 392)  LC_4 Logic Functioning bit
 (42 8)  (330 392)  (330 392)  LC_4 Logic Functioning bit
 (43 8)  (331 392)  (331 392)  LC_4 Logic Functioning bit
 (14 9)  (302 393)  (302 393)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (16 9)  (304 393)  (304 393)  routing T_6_24.sp4_v_t_21 <X> T_6_24.lc_trk_g2_0
 (17 9)  (305 393)  (305 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (309 393)  (309 393)  routing T_6_24.sp4_r_v_b_35 <X> T_6_24.lc_trk_g2_3
 (22 9)  (310 393)  (310 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (311 393)  (311 393)  routing T_6_24.sp4_v_b_42 <X> T_6_24.lc_trk_g2_2
 (24 9)  (312 393)  (312 393)  routing T_6_24.sp4_v_b_42 <X> T_6_24.lc_trk_g2_2
 (27 9)  (315 393)  (315 393)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 393)  (316 393)  routing T_6_24.lc_trk_g3_1 <X> T_6_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 393)  (317 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 393)  (320 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 393)  (321 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_4
 (34 9)  (322 393)  (322 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_4
 (35 9)  (323 393)  (323 393)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.input_2_4
 (36 9)  (324 393)  (324 393)  LC_4 Logic Functioning bit
 (37 9)  (325 393)  (325 393)  LC_4 Logic Functioning bit
 (40 9)  (328 393)  (328 393)  LC_4 Logic Functioning bit
 (41 9)  (329 393)  (329 393)  LC_4 Logic Functioning bit
 (5 10)  (293 394)  (293 394)  routing T_6_24.sp4_v_b_6 <X> T_6_24.sp4_h_l_43
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (9 10)  (297 394)  (297 394)  routing T_6_24.sp4_h_r_4 <X> T_6_24.sp4_h_l_42
 (10 10)  (298 394)  (298 394)  routing T_6_24.sp4_h_r_4 <X> T_6_24.sp4_h_l_42
 (14 10)  (302 394)  (302 394)  routing T_6_24.sp4_v_b_36 <X> T_6_24.lc_trk_g2_4
 (17 10)  (305 394)  (305 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 394)  (306 394)  routing T_6_24.wire_logic_cluster/lc_5/out <X> T_6_24.lc_trk_g2_5
 (21 10)  (309 394)  (309 394)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g2_7
 (22 10)  (310 394)  (310 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (311 394)  (311 394)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g2_7
 (24 10)  (312 394)  (312 394)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g2_7
 (25 10)  (313 394)  (313 394)  routing T_6_24.wire_logic_cluster/lc_6/out <X> T_6_24.lc_trk_g2_6
 (26 10)  (314 394)  (314 394)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 394)  (315 394)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 394)  (317 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 394)  (320 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 394)  (322 394)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 394)  (323 394)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.input_2_5
 (36 10)  (324 394)  (324 394)  LC_5 Logic Functioning bit
 (37 10)  (325 394)  (325 394)  LC_5 Logic Functioning bit
 (43 10)  (331 394)  (331 394)  LC_5 Logic Functioning bit
 (45 10)  (333 394)  (333 394)  LC_5 Logic Functioning bit
 (46 10)  (334 394)  (334 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (302 395)  (302 395)  routing T_6_24.sp4_v_b_36 <X> T_6_24.lc_trk_g2_4
 (16 11)  (304 395)  (304 395)  routing T_6_24.sp4_v_b_36 <X> T_6_24.lc_trk_g2_4
 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (309 395)  (309 395)  routing T_6_24.sp4_h_l_34 <X> T_6_24.lc_trk_g2_7
 (22 11)  (310 395)  (310 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (314 395)  (314 395)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 395)  (317 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 395)  (318 395)  routing T_6_24.lc_trk_g1_3 <X> T_6_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 395)  (320 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 395)  (321 395)  routing T_6_24.lc_trk_g2_5 <X> T_6_24.input_2_5
 (36 11)  (324 395)  (324 395)  LC_5 Logic Functioning bit
 (37 11)  (325 395)  (325 395)  LC_5 Logic Functioning bit
 (41 11)  (329 395)  (329 395)  LC_5 Logic Functioning bit
 (42 11)  (330 395)  (330 395)  LC_5 Logic Functioning bit
 (43 11)  (331 395)  (331 395)  LC_5 Logic Functioning bit
 (8 12)  (296 396)  (296 396)  routing T_6_24.sp4_v_b_10 <X> T_6_24.sp4_h_r_10
 (9 12)  (297 396)  (297 396)  routing T_6_24.sp4_v_b_10 <X> T_6_24.sp4_h_r_10
 (16 12)  (304 396)  (304 396)  routing T_6_24.sp4_v_t_12 <X> T_6_24.lc_trk_g3_1
 (17 12)  (305 396)  (305 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 396)  (306 396)  routing T_6_24.sp4_v_t_12 <X> T_6_24.lc_trk_g3_1
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (313 396)  (313 396)  routing T_6_24.wire_logic_cluster/lc_2/out <X> T_6_24.lc_trk_g3_2
 (26 12)  (314 396)  (314 396)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 396)  (315 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 396)  (316 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 396)  (317 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 396)  (318 396)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 396)  (319 396)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 396)  (320 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 396)  (324 396)  LC_6 Logic Functioning bit
 (38 12)  (326 396)  (326 396)  LC_6 Logic Functioning bit
 (41 12)  (329 396)  (329 396)  LC_6 Logic Functioning bit
 (43 12)  (331 396)  (331 396)  LC_6 Logic Functioning bit
 (45 12)  (333 396)  (333 396)  LC_6 Logic Functioning bit
 (21 13)  (309 397)  (309 397)  routing T_6_24.sp4_r_v_b_43 <X> T_6_24.lc_trk_g3_3
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 397)  (314 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g2_6 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 397)  (318 397)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 397)  (319 397)  routing T_6_24.lc_trk_g0_7 <X> T_6_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 397)  (320 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (322 397)  (322 397)  routing T_6_24.lc_trk_g1_1 <X> T_6_24.input_2_6
 (37 13)  (325 397)  (325 397)  LC_6 Logic Functioning bit
 (39 13)  (327 397)  (327 397)  LC_6 Logic Functioning bit
 (41 13)  (329 397)  (329 397)  LC_6 Logic Functioning bit
 (42 13)  (330 397)  (330 397)  LC_6 Logic Functioning bit
 (47 13)  (335 397)  (335 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (26 14)  (314 398)  (314 398)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 398)  (316 398)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 398)  (317 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 398)  (319 398)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 398)  (320 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 398)  (322 398)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 398)  (324 398)  LC_7 Logic Functioning bit
 (37 14)  (325 398)  (325 398)  LC_7 Logic Functioning bit
 (38 14)  (326 398)  (326 398)  LC_7 Logic Functioning bit
 (39 14)  (327 398)  (327 398)  LC_7 Logic Functioning bit
 (41 14)  (329 398)  (329 398)  LC_7 Logic Functioning bit
 (43 14)  (331 398)  (331 398)  LC_7 Logic Functioning bit
 (45 14)  (333 398)  (333 398)  LC_7 Logic Functioning bit
 (51 14)  (339 398)  (339 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (340 398)  (340 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (292 399)  (292 399)  routing T_6_24.sp4_h_r_1 <X> T_6_24.sp4_h_l_44
 (6 15)  (294 399)  (294 399)  routing T_6_24.sp4_h_r_1 <X> T_6_24.sp4_h_l_44
 (11 15)  (299 399)  (299 399)  routing T_6_24.sp4_h_r_11 <X> T_6_24.sp4_h_l_46
 (22 15)  (310 399)  (310 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 399)  (313 399)  routing T_6_24.sp4_r_v_b_46 <X> T_6_24.lc_trk_g3_6
 (26 15)  (314 399)  (314 399)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 399)  (315 399)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 399)  (316 399)  routing T_6_24.lc_trk_g3_6 <X> T_6_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 399)  (317 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 399)  (318 399)  routing T_6_24.lc_trk_g2_2 <X> T_6_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 399)  (319 399)  routing T_6_24.lc_trk_g1_7 <X> T_6_24.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 399)  (325 399)  LC_7 Logic Functioning bit
 (39 15)  (327 399)  (327 399)  LC_7 Logic Functioning bit


LogicTile_7_24

 (6 0)  (348 384)  (348 384)  routing T_7_24.sp4_v_t_44 <X> T_7_24.sp4_v_b_0
 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 384)  (365 384)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (24 0)  (366 384)  (366 384)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (26 0)  (368 384)  (368 384)  routing T_7_24.lc_trk_g0_4 <X> T_7_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 384)  (369 384)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 384)  (371 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 384)  (372 384)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 384)  (374 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 384)  (376 384)  routing T_7_24.lc_trk_g1_0 <X> T_7_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 384)  (377 384)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.input_2_0
 (38 0)  (380 384)  (380 384)  LC_0 Logic Functioning bit
 (39 0)  (381 384)  (381 384)  LC_0 Logic Functioning bit
 (42 0)  (384 384)  (384 384)  LC_0 Logic Functioning bit
 (43 0)  (385 384)  (385 384)  LC_0 Logic Functioning bit
 (53 0)  (395 384)  (395 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (347 385)  (347 385)  routing T_7_24.sp4_v_t_44 <X> T_7_24.sp4_v_b_0
 (21 1)  (363 385)  (363 385)  routing T_7_24.sp4_h_r_3 <X> T_7_24.lc_trk_g0_3
 (29 1)  (371 385)  (371 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 385)  (372 385)  routing T_7_24.lc_trk_g1_6 <X> T_7_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 385)  (374 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 385)  (375 385)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.input_2_0
 (35 1)  (377 385)  (377 385)  routing T_7_24.lc_trk_g2_6 <X> T_7_24.input_2_0
 (36 1)  (378 385)  (378 385)  LC_0 Logic Functioning bit
 (37 1)  (379 385)  (379 385)  LC_0 Logic Functioning bit
 (40 1)  (382 385)  (382 385)  LC_0 Logic Functioning bit
 (41 1)  (383 385)  (383 385)  LC_0 Logic Functioning bit
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 386)  (348 386)  routing T_7_24.sp4_v_b_9 <X> T_7_24.sp4_v_t_37
 (12 2)  (354 386)  (354 386)  routing T_7_24.sp4_v_b_2 <X> T_7_24.sp4_h_l_39
 (14 2)  (356 386)  (356 386)  routing T_7_24.lft_op_4 <X> T_7_24.lc_trk_g0_4
 (25 2)  (367 386)  (367 386)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g0_6
 (0 3)  (342 387)  (342 387)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (5 3)  (347 387)  (347 387)  routing T_7_24.sp4_v_b_9 <X> T_7_24.sp4_v_t_37
 (6 3)  (348 387)  (348 387)  routing T_7_24.sp4_h_r_0 <X> T_7_24.sp4_h_l_37
 (15 3)  (357 387)  (357 387)  routing T_7_24.lft_op_4 <X> T_7_24.lc_trk_g0_4
 (17 3)  (359 387)  (359 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (364 387)  (364 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 387)  (366 387)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g0_6
 (25 3)  (367 387)  (367 387)  routing T_7_24.sp12_h_l_5 <X> T_7_24.lc_trk_g0_6
 (4 4)  (346 388)  (346 388)  routing T_7_24.sp4_v_t_38 <X> T_7_24.sp4_v_b_3
 (27 4)  (369 388)  (369 388)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 388)  (370 388)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 388)  (375 388)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 388)  (376 388)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (38 4)  (380 388)  (380 388)  LC_2 Logic Functioning bit
 (42 4)  (384 388)  (384 388)  LC_2 Logic Functioning bit
 (45 4)  (387 388)  (387 388)  LC_2 Logic Functioning bit
 (48 4)  (390 388)  (390 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (353 389)  (353 389)  routing T_7_24.sp4_h_l_40 <X> T_7_24.sp4_h_r_5
 (17 5)  (359 389)  (359 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (368 389)  (368 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 389)  (370 389)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 389)  (374 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 389)  (375 389)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.input_2_2
 (35 5)  (377 389)  (377 389)  routing T_7_24.lc_trk_g2_2 <X> T_7_24.input_2_2
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (37 5)  (379 389)  (379 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (39 5)  (381 389)  (381 389)  LC_2 Logic Functioning bit
 (48 5)  (390 389)  (390 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (347 390)  (347 390)  routing T_7_24.sp4_h_r_0 <X> T_7_24.sp4_h_l_38
 (19 6)  (361 390)  (361 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (27 6)  (369 390)  (369 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 390)  (370 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 390)  (371 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 390)  (372 390)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 390)  (373 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 390)  (374 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 390)  (375 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 390)  (376 390)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 390)  (378 390)  LC_3 Logic Functioning bit
 (38 6)  (380 390)  (380 390)  LC_3 Logic Functioning bit
 (41 6)  (383 390)  (383 390)  LC_3 Logic Functioning bit
 (43 6)  (385 390)  (385 390)  LC_3 Logic Functioning bit
 (45 6)  (387 390)  (387 390)  LC_3 Logic Functioning bit
 (46 6)  (388 390)  (388 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (346 391)  (346 391)  routing T_7_24.sp4_h_r_0 <X> T_7_24.sp4_h_l_38
 (22 7)  (364 391)  (364 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (368 391)  (368 391)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 391)  (370 391)  routing T_7_24.lc_trk_g2_3 <X> T_7_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 391)  (371 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 391)  (372 391)  routing T_7_24.lc_trk_g3_7 <X> T_7_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 391)  (378 391)  LC_3 Logic Functioning bit
 (38 7)  (380 391)  (380 391)  LC_3 Logic Functioning bit
 (40 7)  (382 391)  (382 391)  LC_3 Logic Functioning bit
 (42 7)  (384 391)  (384 391)  LC_3 Logic Functioning bit
 (21 8)  (363 392)  (363 392)  routing T_7_24.wire_logic_cluster/lc_3/out <X> T_7_24.lc_trk_g2_3
 (22 8)  (364 392)  (364 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (4 9)  (346 393)  (346 393)  routing T_7_24.sp4_h_l_47 <X> T_7_24.sp4_h_r_6
 (6 9)  (348 393)  (348 393)  routing T_7_24.sp4_h_l_47 <X> T_7_24.sp4_h_r_6
 (22 9)  (364 393)  (364 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 393)  (365 393)  routing T_7_24.sp4_v_b_42 <X> T_7_24.lc_trk_g2_2
 (24 9)  (366 393)  (366 393)  routing T_7_24.sp4_v_b_42 <X> T_7_24.lc_trk_g2_2
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (354 394)  (354 394)  routing T_7_24.sp4_v_b_8 <X> T_7_24.sp4_h_l_45
 (21 10)  (363 394)  (363 394)  routing T_7_24.wire_logic_cluster/lc_7/out <X> T_7_24.lc_trk_g2_7
 (22 10)  (364 394)  (364 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (364 395)  (364 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 395)  (365 395)  routing T_7_24.sp4_v_b_46 <X> T_7_24.lc_trk_g2_6
 (24 11)  (366 395)  (366 395)  routing T_7_24.sp4_v_b_46 <X> T_7_24.lc_trk_g2_6
 (14 12)  (356 396)  (356 396)  routing T_7_24.sp4_v_t_21 <X> T_7_24.lc_trk_g3_0
 (21 12)  (363 396)  (363 396)  routing T_7_24.sp12_v_t_0 <X> T_7_24.lc_trk_g3_3
 (22 12)  (364 396)  (364 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (366 396)  (366 396)  routing T_7_24.sp12_v_t_0 <X> T_7_24.lc_trk_g3_3
 (25 12)  (367 396)  (367 396)  routing T_7_24.wire_logic_cluster/lc_2/out <X> T_7_24.lc_trk_g3_2
 (26 12)  (368 396)  (368 396)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 396)  (369 396)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 396)  (370 396)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 396)  (371 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 396)  (372 396)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 396)  (374 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 396)  (378 396)  LC_6 Logic Functioning bit
 (38 12)  (380 396)  (380 396)  LC_6 Logic Functioning bit
 (45 12)  (387 396)  (387 396)  LC_6 Logic Functioning bit
 (46 12)  (388 396)  (388 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (10 13)  (352 397)  (352 397)  routing T_7_24.sp4_h_r_5 <X> T_7_24.sp4_v_b_10
 (14 13)  (356 397)  (356 397)  routing T_7_24.sp4_v_t_21 <X> T_7_24.lc_trk_g3_0
 (16 13)  (358 397)  (358 397)  routing T_7_24.sp4_v_t_21 <X> T_7_24.lc_trk_g3_0
 (17 13)  (359 397)  (359 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (363 397)  (363 397)  routing T_7_24.sp12_v_t_0 <X> T_7_24.lc_trk_g3_3
 (22 13)  (364 397)  (364 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (369 397)  (369 397)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 397)  (370 397)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 397)  (371 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 397)  (372 397)  routing T_7_24.lc_trk_g3_6 <X> T_7_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 397)  (373 397)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 397)  (378 397)  LC_6 Logic Functioning bit
 (37 13)  (379 397)  (379 397)  LC_6 Logic Functioning bit
 (38 13)  (380 397)  (380 397)  LC_6 Logic Functioning bit
 (39 13)  (381 397)  (381 397)  LC_6 Logic Functioning bit
 (41 13)  (383 397)  (383 397)  LC_6 Logic Functioning bit
 (43 13)  (385 397)  (385 397)  LC_6 Logic Functioning bit
 (16 14)  (358 398)  (358 398)  routing T_7_24.sp4_v_b_37 <X> T_7_24.lc_trk_g3_5
 (17 14)  (359 398)  (359 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 398)  (360 398)  routing T_7_24.sp4_v_b_37 <X> T_7_24.lc_trk_g3_5
 (22 14)  (364 398)  (364 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (367 398)  (367 398)  routing T_7_24.wire_logic_cluster/lc_6/out <X> T_7_24.lc_trk_g3_6
 (27 14)  (369 398)  (369 398)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 398)  (370 398)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 398)  (371 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 398)  (373 398)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 398)  (374 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (377 398)  (377 398)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.input_2_7
 (36 14)  (378 398)  (378 398)  LC_7 Logic Functioning bit
 (37 14)  (379 398)  (379 398)  LC_7 Logic Functioning bit
 (39 14)  (381 398)  (381 398)  LC_7 Logic Functioning bit
 (43 14)  (385 398)  (385 398)  LC_7 Logic Functioning bit
 (45 14)  (387 398)  (387 398)  LC_7 Logic Functioning bit
 (8 15)  (350 399)  (350 399)  routing T_7_24.sp4_h_l_47 <X> T_7_24.sp4_v_t_47
 (18 15)  (360 399)  (360 399)  routing T_7_24.sp4_v_b_37 <X> T_7_24.lc_trk_g3_5
 (21 15)  (363 399)  (363 399)  routing T_7_24.sp4_r_v_b_47 <X> T_7_24.lc_trk_g3_7
 (22 15)  (364 399)  (364 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (369 399)  (369 399)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 399)  (370 399)  routing T_7_24.lc_trk_g3_0 <X> T_7_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 399)  (371 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 399)  (372 399)  routing T_7_24.lc_trk_g3_3 <X> T_7_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 399)  (373 399)  routing T_7_24.lc_trk_g0_6 <X> T_7_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 399)  (374 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (375 399)  (375 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.input_2_7
 (35 15)  (377 399)  (377 399)  routing T_7_24.lc_trk_g2_7 <X> T_7_24.input_2_7
 (36 15)  (378 399)  (378 399)  LC_7 Logic Functioning bit
 (37 15)  (379 399)  (379 399)  LC_7 Logic Functioning bit
 (42 15)  (384 399)  (384 399)  LC_7 Logic Functioning bit
 (43 15)  (385 399)  (385 399)  LC_7 Logic Functioning bit
 (47 15)  (389 399)  (389 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_8_24

 (8 4)  (404 388)  (404 388)  routing T_8_24.sp4_v_b_4 <X> T_8_24.sp4_h_r_4
 (9 4)  (405 388)  (405 388)  routing T_8_24.sp4_v_b_4 <X> T_8_24.sp4_h_r_4
 (11 4)  (407 388)  (407 388)  routing T_8_24.sp4_h_l_46 <X> T_8_24.sp4_v_b_5
 (13 4)  (409 388)  (409 388)  routing T_8_24.sp4_h_l_46 <X> T_8_24.sp4_v_b_5
 (12 5)  (408 389)  (408 389)  routing T_8_24.sp4_h_l_46 <X> T_8_24.sp4_v_b_5
 (6 13)  (402 397)  (402 397)  routing T_8_24.sp4_h_l_44 <X> T_8_24.sp4_h_r_9


LogicTile_9_24

 (8 0)  (446 384)  (446 384)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_r_1
 (9 0)  (447 384)  (447 384)  routing T_9_24.sp4_v_b_1 <X> T_9_24.sp4_h_r_1
 (15 0)  (453 384)  (453 384)  routing T_9_24.bot_op_1 <X> T_9_24.lc_trk_g0_1
 (17 0)  (455 384)  (455 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (463 384)  (463 384)  routing T_9_24.wire_logic_cluster/lc_2/out <X> T_9_24.lc_trk_g0_2
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 384)  (466 384)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (474 384)  (474 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (41 0)  (479 384)  (479 384)  LC_0 Logic Functioning bit
 (42 0)  (480 384)  (480 384)  LC_0 Logic Functioning bit
 (44 0)  (482 384)  (482 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (474 385)  (474 385)  LC_0 Logic Functioning bit
 (39 1)  (477 385)  (477 385)  LC_0 Logic Functioning bit
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (42 1)  (480 385)  (480 385)  LC_0 Logic Functioning bit
 (47 1)  (485 385)  (485 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (487 385)  (487 385)  Carry_In_Mux bit 

 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 386)  (474 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (42 2)  (480 386)  (480 386)  LC_1 Logic Functioning bit
 (44 2)  (482 386)  (482 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (0 3)  (438 387)  (438 387)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (36 3)  (474 387)  (474 387)  LC_1 Logic Functioning bit
 (39 3)  (477 387)  (477 387)  LC_1 Logic Functioning bit
 (41 3)  (479 387)  (479 387)  LC_1 Logic Functioning bit
 (42 3)  (480 387)  (480 387)  LC_1 Logic Functioning bit
 (12 4)  (450 388)  (450 388)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (14 4)  (452 388)  (452 388)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (15 4)  (453 388)  (453 388)  routing T_9_24.sp4_h_l_4 <X> T_9_24.lc_trk_g1_1
 (16 4)  (454 388)  (454 388)  routing T_9_24.sp4_h_l_4 <X> T_9_24.lc_trk_g1_1
 (17 4)  (455 388)  (455 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 388)  (456 388)  routing T_9_24.sp4_h_l_4 <X> T_9_24.lc_trk_g1_1
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 388)  (474 388)  LC_2 Logic Functioning bit
 (39 4)  (477 388)  (477 388)  LC_2 Logic Functioning bit
 (41 4)  (479 388)  (479 388)  LC_2 Logic Functioning bit
 (42 4)  (480 388)  (480 388)  LC_2 Logic Functioning bit
 (45 4)  (483 388)  (483 388)  LC_2 Logic Functioning bit
 (11 5)  (449 389)  (449 389)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (13 5)  (451 389)  (451 389)  routing T_9_24.sp4_v_b_11 <X> T_9_24.sp4_h_r_5
 (15 5)  (453 389)  (453 389)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (16 5)  (454 389)  (454 389)  routing T_9_24.sp4_h_r_8 <X> T_9_24.lc_trk_g1_0
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (456 389)  (456 389)  routing T_9_24.sp4_h_l_4 <X> T_9_24.lc_trk_g1_1
 (22 5)  (460 389)  (460 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 389)  (463 389)  routing T_9_24.sp4_r_v_b_26 <X> T_9_24.lc_trk_g1_2
 (26 5)  (464 389)  (464 389)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 389)  (475 389)  LC_2 Logic Functioning bit
 (38 5)  (476 389)  (476 389)  LC_2 Logic Functioning bit
 (40 5)  (478 389)  (478 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (46 5)  (484 389)  (484 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (452 390)  (452 390)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (15 6)  (453 390)  (453 390)  routing T_9_24.bot_op_5 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (469 390)  (469 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 390)  (472 390)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 390)  (474 390)  LC_3 Logic Functioning bit
 (37 6)  (475 390)  (475 390)  LC_3 Logic Functioning bit
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (39 6)  (477 390)  (477 390)  LC_3 Logic Functioning bit
 (41 6)  (479 390)  (479 390)  LC_3 Logic Functioning bit
 (43 6)  (481 390)  (481 390)  LC_3 Logic Functioning bit
 (46 6)  (484 390)  (484 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (452 391)  (452 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (15 7)  (453 391)  (453 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 391)  (474 391)  LC_3 Logic Functioning bit
 (37 7)  (475 391)  (475 391)  LC_3 Logic Functioning bit
 (38 7)  (476 391)  (476 391)  LC_3 Logic Functioning bit
 (39 7)  (477 391)  (477 391)  LC_3 Logic Functioning bit
 (40 7)  (478 391)  (478 391)  LC_3 Logic Functioning bit
 (42 7)  (480 391)  (480 391)  LC_3 Logic Functioning bit
 (16 8)  (454 392)  (454 392)  routing T_9_24.sp4_v_t_12 <X> T_9_24.lc_trk_g2_1
 (17 8)  (455 392)  (455 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (456 392)  (456 392)  routing T_9_24.sp4_v_t_12 <X> T_9_24.lc_trk_g2_1
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (26 10)  (464 394)  (464 394)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 394)  (465 394)  routing T_9_24.lc_trk_g1_1 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 394)  (469 394)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 394)  (471 394)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 394)  (472 394)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (41 10)  (479 394)  (479 394)  LC_5 Logic Functioning bit
 (4 11)  (442 395)  (442 395)  routing T_9_24.sp4_h_r_10 <X> T_9_24.sp4_h_l_43
 (6 11)  (444 395)  (444 395)  routing T_9_24.sp4_h_r_10 <X> T_9_24.sp4_h_l_43
 (22 11)  (460 395)  (460 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 395)  (461 395)  routing T_9_24.sp4_h_r_30 <X> T_9_24.lc_trk_g2_6
 (24 11)  (462 395)  (462 395)  routing T_9_24.sp4_h_r_30 <X> T_9_24.lc_trk_g2_6
 (25 11)  (463 395)  (463 395)  routing T_9_24.sp4_h_r_30 <X> T_9_24.lc_trk_g2_6
 (27 11)  (465 395)  (465 395)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 395)  (469 395)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 395)  (470 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (471 395)  (471 395)  routing T_9_24.lc_trk_g2_1 <X> T_9_24.input_2_5
 (36 11)  (474 395)  (474 395)  LC_5 Logic Functioning bit
 (37 11)  (475 395)  (475 395)  LC_5 Logic Functioning bit
 (39 11)  (477 395)  (477 395)  LC_5 Logic Functioning bit
 (40 11)  (478 395)  (478 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (14 12)  (452 396)  (452 396)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g3_0
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (26 12)  (464 396)  (464 396)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 396)  (472 396)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 396)  (474 396)  LC_6 Logic Functioning bit
 (39 12)  (477 396)  (477 396)  LC_6 Logic Functioning bit
 (43 12)  (481 396)  (481 396)  LC_6 Logic Functioning bit
 (50 12)  (488 396)  (488 396)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 397)  (466 397)  routing T_9_24.lc_trk_g2_6 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 397)  (469 397)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 397)  (474 397)  LC_6 Logic Functioning bit
 (37 13)  (475 397)  (475 397)  LC_6 Logic Functioning bit
 (38 13)  (476 397)  (476 397)  LC_6 Logic Functioning bit
 (42 13)  (480 397)  (480 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (48 13)  (486 397)  (486 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (442 398)  (442 398)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_v_t_44
 (21 14)  (459 398)  (459 398)  routing T_9_24.sp4_h_l_34 <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_h_l_34 <X> T_9_24.lc_trk_g3_7
 (24 14)  (462 398)  (462 398)  routing T_9_24.sp4_h_l_34 <X> T_9_24.lc_trk_g3_7
 (5 15)  (443 399)  (443 399)  routing T_9_24.sp4_h_r_9 <X> T_9_24.sp4_v_t_44
 (21 15)  (459 399)  (459 399)  routing T_9_24.sp4_h_l_34 <X> T_9_24.lc_trk_g3_7


LogicTile_10_24

 (14 0)  (506 384)  (506 384)  routing T_10_24.sp12_h_r_0 <X> T_10_24.lc_trk_g0_0
 (27 0)  (519 384)  (519 384)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 384)  (521 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 384)  (523 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 384)  (524 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 384)  (525 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 384)  (526 384)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 384)  (528 384)  LC_0 Logic Functioning bit
 (37 0)  (529 384)  (529 384)  LC_0 Logic Functioning bit
 (38 0)  (530 384)  (530 384)  LC_0 Logic Functioning bit
 (39 0)  (531 384)  (531 384)  LC_0 Logic Functioning bit
 (14 1)  (506 385)  (506 385)  routing T_10_24.sp12_h_r_0 <X> T_10_24.lc_trk_g0_0
 (15 1)  (507 385)  (507 385)  routing T_10_24.sp12_h_r_0 <X> T_10_24.lc_trk_g0_0
 (17 1)  (509 385)  (509 385)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (518 385)  (518 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 385)  (519 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 385)  (520 385)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 385)  (521 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 385)  (524 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 385)  (526 385)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.input_2_0
 (37 1)  (529 385)  (529 385)  LC_0 Logic Functioning bit
 (39 1)  (531 385)  (531 385)  LC_0 Logic Functioning bit
 (42 1)  (534 385)  (534 385)  LC_0 Logic Functioning bit
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (501 386)  (501 386)  routing T_10_24.sp4_v_b_1 <X> T_10_24.sp4_h_l_36
 (17 2)  (509 386)  (509 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 386)  (510 386)  routing T_10_24.wire_logic_cluster/lc_5/out <X> T_10_24.lc_trk_g0_5
 (26 2)  (518 386)  (518 386)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 386)  (519 386)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 386)  (521 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 386)  (524 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 386)  (525 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 386)  (526 386)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 386)  (528 386)  LC_1 Logic Functioning bit
 (38 2)  (530 386)  (530 386)  LC_1 Logic Functioning bit
 (41 2)  (533 386)  (533 386)  LC_1 Logic Functioning bit
 (43 2)  (535 386)  (535 386)  LC_1 Logic Functioning bit
 (0 3)  (492 387)  (492 387)  routing T_10_24.glb_netwk_3 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (15 3)  (507 387)  (507 387)  routing T_10_24.bot_op_4 <X> T_10_24.lc_trk_g0_4
 (17 3)  (509 387)  (509 387)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (514 387)  (514 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (515 387)  (515 387)  routing T_10_24.sp12_h_r_14 <X> T_10_24.lc_trk_g0_6
 (27 3)  (519 387)  (519 387)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 387)  (520 387)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 387)  (521 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 387)  (523 387)  routing T_10_24.lc_trk_g3_3 <X> T_10_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 387)  (524 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 387)  (526 387)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.input_2_1
 (36 3)  (528 387)  (528 387)  LC_1 Logic Functioning bit
 (37 3)  (529 387)  (529 387)  LC_1 Logic Functioning bit
 (39 3)  (531 387)  (531 387)  LC_1 Logic Functioning bit
 (41 3)  (533 387)  (533 387)  LC_1 Logic Functioning bit
 (42 3)  (534 387)  (534 387)  LC_1 Logic Functioning bit
 (43 3)  (535 387)  (535 387)  LC_1 Logic Functioning bit
 (4 4)  (496 388)  (496 388)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_v_b_3
 (11 4)  (503 388)  (503 388)  routing T_10_24.sp4_h_l_46 <X> T_10_24.sp4_v_b_5
 (13 4)  (505 388)  (505 388)  routing T_10_24.sp4_h_l_46 <X> T_10_24.sp4_v_b_5
 (15 4)  (507 388)  (507 388)  routing T_10_24.sp4_h_r_9 <X> T_10_24.lc_trk_g1_1
 (16 4)  (508 388)  (508 388)  routing T_10_24.sp4_h_r_9 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 388)  (510 388)  routing T_10_24.sp4_h_r_9 <X> T_10_24.lc_trk_g1_1
 (21 4)  (513 388)  (513 388)  routing T_10_24.sp4_h_r_19 <X> T_10_24.lc_trk_g1_3
 (22 4)  (514 388)  (514 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 388)  (515 388)  routing T_10_24.sp4_h_r_19 <X> T_10_24.lc_trk_g1_3
 (24 4)  (516 388)  (516 388)  routing T_10_24.sp4_h_r_19 <X> T_10_24.lc_trk_g1_3
 (32 4)  (524 388)  (524 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 388)  (525 388)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 388)  (526 388)  routing T_10_24.lc_trk_g3_0 <X> T_10_24.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 388)  (530 388)  LC_2 Logic Functioning bit
 (40 4)  (532 388)  (532 388)  LC_2 Logic Functioning bit
 (41 4)  (533 388)  (533 388)  LC_2 Logic Functioning bit
 (42 4)  (534 388)  (534 388)  LC_2 Logic Functioning bit
 (46 4)  (538 388)  (538 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (542 388)  (542 388)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (497 389)  (497 389)  routing T_10_24.sp4_h_l_38 <X> T_10_24.sp4_v_b_3
 (12 5)  (504 389)  (504 389)  routing T_10_24.sp4_h_l_46 <X> T_10_24.sp4_v_b_5
 (14 5)  (506 389)  (506 389)  routing T_10_24.sp12_h_r_16 <X> T_10_24.lc_trk_g1_0
 (16 5)  (508 389)  (508 389)  routing T_10_24.sp12_h_r_16 <X> T_10_24.lc_trk_g1_0
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (513 389)  (513 389)  routing T_10_24.sp4_h_r_19 <X> T_10_24.lc_trk_g1_3
 (22 5)  (514 389)  (514 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 389)  (515 389)  routing T_10_24.sp4_h_r_2 <X> T_10_24.lc_trk_g1_2
 (24 5)  (516 389)  (516 389)  routing T_10_24.sp4_h_r_2 <X> T_10_24.lc_trk_g1_2
 (25 5)  (517 389)  (517 389)  routing T_10_24.sp4_h_r_2 <X> T_10_24.lc_trk_g1_2
 (26 5)  (518 389)  (518 389)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 389)  (519 389)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 389)  (521 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (39 5)  (531 389)  (531 389)  LC_2 Logic Functioning bit
 (40 5)  (532 389)  (532 389)  LC_2 Logic Functioning bit
 (41 5)  (533 389)  (533 389)  LC_2 Logic Functioning bit
 (43 5)  (535 389)  (535 389)  LC_2 Logic Functioning bit
 (9 6)  (501 390)  (501 390)  routing T_10_24.sp4_v_b_4 <X> T_10_24.sp4_h_l_41
 (14 6)  (506 390)  (506 390)  routing T_10_24.wire_logic_cluster/lc_4/out <X> T_10_24.lc_trk_g1_4
 (15 6)  (507 390)  (507 390)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g1_5
 (16 6)  (508 390)  (508 390)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g1_5
 (17 6)  (509 390)  (509 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (17 7)  (509 391)  (509 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 391)  (510 391)  routing T_10_24.sp4_h_r_5 <X> T_10_24.lc_trk_g1_5
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 391)  (516 391)  routing T_10_24.bot_op_6 <X> T_10_24.lc_trk_g1_6
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 392)  (523 392)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g1_4 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 392)  (528 392)  LC_4 Logic Functioning bit
 (38 8)  (530 392)  (530 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (40 8)  (532 392)  (532 392)  LC_4 Logic Functioning bit
 (45 8)  (537 392)  (537 392)  LC_4 Logic Functioning bit
 (12 9)  (504 393)  (504 393)  routing T_10_24.sp4_h_r_8 <X> T_10_24.sp4_v_b_8
 (27 9)  (519 393)  (519 393)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 393)  (520 393)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 393)  (521 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 393)  (522 393)  routing T_10_24.lc_trk_g1_2 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 393)  (524 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (528 393)  (528 393)  LC_4 Logic Functioning bit
 (37 9)  (529 393)  (529 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (4 10)  (496 394)  (496 394)  routing T_10_24.sp4_h_r_0 <X> T_10_24.sp4_v_t_43
 (6 10)  (498 394)  (498 394)  routing T_10_24.sp4_h_r_0 <X> T_10_24.sp4_v_t_43
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (506 394)  (506 394)  routing T_10_24.sp12_v_t_3 <X> T_10_24.lc_trk_g2_4
 (15 10)  (507 394)  (507 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (16 10)  (508 394)  (508 394)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 394)  (522 394)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 394)  (525 394)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 394)  (526 394)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 394)  (527 394)  routing T_10_24.lc_trk_g0_5 <X> T_10_24.input_2_5
 (36 10)  (528 394)  (528 394)  LC_5 Logic Functioning bit
 (37 10)  (529 394)  (529 394)  LC_5 Logic Functioning bit
 (40 10)  (532 394)  (532 394)  LC_5 Logic Functioning bit
 (41 10)  (533 394)  (533 394)  LC_5 Logic Functioning bit
 (42 10)  (534 394)  (534 394)  LC_5 Logic Functioning bit
 (43 10)  (535 394)  (535 394)  LC_5 Logic Functioning bit
 (45 10)  (537 394)  (537 394)  LC_5 Logic Functioning bit
 (5 11)  (497 395)  (497 395)  routing T_10_24.sp4_h_r_0 <X> T_10_24.sp4_v_t_43
 (9 11)  (501 395)  (501 395)  routing T_10_24.sp4_v_b_11 <X> T_10_24.sp4_v_t_42
 (10 11)  (502 395)  (502 395)  routing T_10_24.sp4_v_b_11 <X> T_10_24.sp4_v_t_42
 (14 11)  (506 395)  (506 395)  routing T_10_24.sp12_v_t_3 <X> T_10_24.lc_trk_g2_4
 (15 11)  (507 395)  (507 395)  routing T_10_24.sp12_v_t_3 <X> T_10_24.lc_trk_g2_4
 (17 11)  (509 395)  (509 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (510 395)  (510 395)  routing T_10_24.sp4_h_l_16 <X> T_10_24.lc_trk_g2_5
 (26 11)  (518 395)  (518 395)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 395)  (519 395)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 395)  (520 395)  routing T_10_24.lc_trk_g3_2 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 395)  (522 395)  routing T_10_24.lc_trk_g0_6 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 395)  (524 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 395)  (528 395)  LC_5 Logic Functioning bit
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (14 12)  (506 396)  (506 396)  routing T_10_24.wire_logic_cluster/lc_0/out <X> T_10_24.lc_trk_g3_0
 (15 12)  (507 396)  (507 396)  routing T_10_24.tnr_op_1 <X> T_10_24.lc_trk_g3_1
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (514 396)  (514 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 396)  (517 396)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (27 12)  (519 396)  (519 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 396)  (520 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 396)  (522 396)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 396)  (523 396)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 396)  (525 396)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 396)  (527 396)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_6
 (36 12)  (528 396)  (528 396)  LC_6 Logic Functioning bit
 (38 12)  (530 396)  (530 396)  LC_6 Logic Functioning bit
 (39 12)  (531 396)  (531 396)  LC_6 Logic Functioning bit
 (41 12)  (533 396)  (533 396)  LC_6 Logic Functioning bit
 (42 12)  (534 396)  (534 396)  LC_6 Logic Functioning bit
 (43 12)  (535 396)  (535 396)  LC_6 Logic Functioning bit
 (45 12)  (537 396)  (537 396)  LC_6 Logic Functioning bit
 (17 13)  (509 397)  (509 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 397)  (513 397)  routing T_10_24.sp4_r_v_b_43 <X> T_10_24.lc_trk_g3_3
 (22 13)  (514 397)  (514 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (516 397)  (516 397)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (25 13)  (517 397)  (517 397)  routing T_10_24.sp12_v_t_1 <X> T_10_24.lc_trk_g3_2
 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 397)  (520 397)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 397)  (522 397)  routing T_10_24.lc_trk_g3_6 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 397)  (524 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (526 397)  (526 397)  routing T_10_24.lc_trk_g1_5 <X> T_10_24.input_2_6
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (43 13)  (535 397)  (535 397)  LC_6 Logic Functioning bit
 (53 13)  (545 397)  (545 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (506 398)  (506 398)  routing T_10_24.sp4_v_b_36 <X> T_10_24.lc_trk_g3_4
 (25 14)  (517 398)  (517 398)  routing T_10_24.wire_logic_cluster/lc_6/out <X> T_10_24.lc_trk_g3_6
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 398)  (522 398)  routing T_10_24.lc_trk_g0_4 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 398)  (523 398)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 398)  (525 398)  routing T_10_24.lc_trk_g2_4 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 398)  (528 398)  LC_7 Logic Functioning bit
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (38 14)  (530 398)  (530 398)  LC_7 Logic Functioning bit
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (14 15)  (506 399)  (506 399)  routing T_10_24.sp4_v_b_36 <X> T_10_24.lc_trk_g3_4
 (16 15)  (508 399)  (508 399)  routing T_10_24.sp4_v_b_36 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 399)  (514 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 399)  (519 399)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (40 15)  (532 399)  (532 399)  LC_7 Logic Functioning bit
 (41 15)  (533 399)  (533 399)  LC_7 Logic Functioning bit
 (42 15)  (534 399)  (534 399)  LC_7 Logic Functioning bit
 (43 15)  (535 399)  (535 399)  LC_7 Logic Functioning bit
 (48 15)  (540 399)  (540 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_24

 (4 0)  (550 384)  (550 384)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_v_b_0
 (6 0)  (552 384)  (552 384)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_v_b_0
 (14 0)  (560 384)  (560 384)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (15 0)  (561 384)  (561 384)  routing T_11_24.top_op_1 <X> T_11_24.lc_trk_g0_1
 (17 0)  (563 384)  (563 384)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (569 384)  (569 384)  routing T_11_24.sp12_h_r_11 <X> T_11_24.lc_trk_g0_3
 (5 1)  (551 385)  (551 385)  routing T_11_24.sp4_h_l_43 <X> T_11_24.sp4_v_b_0
 (15 1)  (561 385)  (561 385)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (16 1)  (562 385)  (562 385)  routing T_11_24.sp4_h_r_8 <X> T_11_24.lc_trk_g0_0
 (17 1)  (563 385)  (563 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (564 385)  (564 385)  routing T_11_24.top_op_1 <X> T_11_24.lc_trk_g0_1
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 385)  (569 385)  routing T_11_24.sp12_h_r_10 <X> T_11_24.lc_trk_g0_2
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 386)  (560 386)  routing T_11_24.wire_logic_cluster/lc_4/out <X> T_11_24.lc_trk_g0_4
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 386)  (579 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (0 3)  (546 387)  (546 387)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (4 3)  (550 387)  (550 387)  routing T_11_24.sp4_v_b_7 <X> T_11_24.sp4_h_l_37
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (572 387)  (572 387)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (21 4)  (567 388)  (567 388)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g1_3
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (575 388)  (575 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g2_1 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 388)  (582 388)  LC_2 Logic Functioning bit
 (37 4)  (583 388)  (583 388)  LC_2 Logic Functioning bit
 (38 4)  (584 388)  (584 388)  LC_2 Logic Functioning bit
 (39 4)  (585 388)  (585 388)  LC_2 Logic Functioning bit
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 389)  (574 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 389)  (576 389)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (42 5)  (588 389)  (588 389)  LC_2 Logic Functioning bit
 (43 5)  (589 389)  (589 389)  LC_2 Logic Functioning bit
 (11 6)  (557 390)  (557 390)  routing T_11_24.sp4_h_r_11 <X> T_11_24.sp4_v_t_40
 (13 6)  (559 390)  (559 390)  routing T_11_24.sp4_h_r_11 <X> T_11_24.sp4_v_t_40
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 390)  (579 390)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 390)  (582 390)  LC_3 Logic Functioning bit
 (38 6)  (584 390)  (584 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (41 6)  (587 390)  (587 390)  LC_3 Logic Functioning bit
 (42 6)  (588 390)  (588 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (45 6)  (591 390)  (591 390)  LC_3 Logic Functioning bit
 (50 6)  (596 390)  (596 390)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (552 391)  (552 391)  routing T_11_24.sp4_h_r_3 <X> T_11_24.sp4_h_l_38
 (12 7)  (558 391)  (558 391)  routing T_11_24.sp4_h_r_11 <X> T_11_24.sp4_v_t_40
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (38 7)  (584 391)  (584 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (11 8)  (557 392)  (557 392)  routing T_11_24.sp4_h_r_3 <X> T_11_24.sp4_v_b_8
 (14 8)  (560 392)  (560 392)  routing T_11_24.bnl_op_0 <X> T_11_24.lc_trk_g2_0
 (15 8)  (561 392)  (561 392)  routing T_11_24.rgt_op_1 <X> T_11_24.lc_trk_g2_1
 (17 8)  (563 392)  (563 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 392)  (564 392)  routing T_11_24.rgt_op_1 <X> T_11_24.lc_trk_g2_1
 (21 8)  (567 392)  (567 392)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g2_3
 (22 8)  (568 392)  (568 392)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (37 8)  (583 392)  (583 392)  LC_4 Logic Functioning bit
 (38 8)  (584 392)  (584 392)  LC_4 Logic Functioning bit
 (40 8)  (586 392)  (586 392)  LC_4 Logic Functioning bit
 (41 8)  (587 392)  (587 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (45 8)  (591 392)  (591 392)  LC_4 Logic Functioning bit
 (11 9)  (557 393)  (557 393)  routing T_11_24.sp4_h_l_45 <X> T_11_24.sp4_h_r_8
 (14 9)  (560 393)  (560 393)  routing T_11_24.bnl_op_0 <X> T_11_24.lc_trk_g2_0
 (17 9)  (563 393)  (563 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 393)  (569 393)  routing T_11_24.sp4_v_b_42 <X> T_11_24.lc_trk_g2_2
 (24 9)  (570 393)  (570 393)  routing T_11_24.sp4_v_b_42 <X> T_11_24.lc_trk_g2_2
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 393)  (577 393)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 393)  (578 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (581 393)  (581 393)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.input_2_4
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (561 394)  (561 394)  routing T_11_24.sp4_h_l_16 <X> T_11_24.lc_trk_g2_5
 (16 10)  (562 394)  (562 394)  routing T_11_24.sp4_h_l_16 <X> T_11_24.lc_trk_g2_5
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 394)  (572 394)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 394)  (573 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g2_0 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (39 10)  (585 394)  (585 394)  LC_5 Logic Functioning bit
 (41 10)  (587 394)  (587 394)  LC_5 Logic Functioning bit
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (3 11)  (549 395)  (549 395)  routing T_11_24.sp12_v_b_1 <X> T_11_24.sp12_h_l_22
 (15 11)  (561 395)  (561 395)  routing T_11_24.sp4_v_t_33 <X> T_11_24.lc_trk_g2_4
 (16 11)  (562 395)  (562 395)  routing T_11_24.sp4_v_t_33 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (564 395)  (564 395)  routing T_11_24.sp4_h_l_16 <X> T_11_24.lc_trk_g2_5
 (21 11)  (567 395)  (567 395)  routing T_11_24.sp4_r_v_b_39 <X> T_11_24.lc_trk_g2_7
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 395)  (579 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (40 11)  (586 395)  (586 395)  LC_5 Logic Functioning bit
 (41 11)  (587 395)  (587 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (15 12)  (561 396)  (561 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (16 12)  (562 396)  (562 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (38 12)  (584 396)  (584 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (41 12)  (587 396)  (587 396)  LC_6 Logic Functioning bit
 (42 12)  (588 396)  (588 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (50 12)  (596 396)  (596 396)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (561 397)  (561 397)  routing T_11_24.sp4_v_t_29 <X> T_11_24.lc_trk_g3_0
 (16 13)  (562 397)  (562 397)  routing T_11_24.sp4_v_t_29 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 397)  (564 397)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (40 13)  (586 397)  (586 397)  LC_6 Logic Functioning bit
 (41 13)  (587 397)  (587 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (43 13)  (589 397)  (589 397)  LC_6 Logic Functioning bit
 (46 13)  (592 397)  (592 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (599 397)  (599 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (550 398)  (550 398)  routing T_11_24.sp4_h_r_9 <X> T_11_24.sp4_v_t_44
 (21 14)  (567 398)  (567 398)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 398)  (569 398)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (25 14)  (571 398)  (571 398)  routing T_11_24.sp4_h_r_46 <X> T_11_24.lc_trk_g3_6
 (5 15)  (551 399)  (551 399)  routing T_11_24.sp4_h_r_9 <X> T_11_24.sp4_v_t_44
 (14 15)  (560 399)  (560 399)  routing T_11_24.sp4_h_l_17 <X> T_11_24.lc_trk_g3_4
 (15 15)  (561 399)  (561 399)  routing T_11_24.sp4_h_l_17 <X> T_11_24.lc_trk_g3_4
 (16 15)  (562 399)  (562 399)  routing T_11_24.sp4_h_l_17 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (567 399)  (567 399)  routing T_11_24.sp4_v_t_26 <X> T_11_24.lc_trk_g3_7
 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 399)  (569 399)  routing T_11_24.sp4_h_r_46 <X> T_11_24.lc_trk_g3_6
 (24 15)  (570 399)  (570 399)  routing T_11_24.sp4_h_r_46 <X> T_11_24.lc_trk_g3_6
 (25 15)  (571 399)  (571 399)  routing T_11_24.sp4_h_r_46 <X> T_11_24.lc_trk_g3_6


LogicTile_12_24

 (15 0)  (615 384)  (615 384)  routing T_12_24.bot_op_1 <X> T_12_24.lc_trk_g0_1
 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (626 384)  (626 384)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 384)  (633 384)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 384)  (634 384)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 384)  (635 384)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_0
 (39 0)  (639 384)  (639 384)  LC_0 Logic Functioning bit
 (46 0)  (646 384)  (646 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (622 385)  (622 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 385)  (623 385)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g0_2
 (24 1)  (624 385)  (624 385)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g0_2
 (25 1)  (625 385)  (625 385)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g0_2
 (27 1)  (627 385)  (627 385)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 385)  (629 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 385)  (631 385)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 385)  (632 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 385)  (633 385)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_0
 (39 1)  (639 385)  (639 385)  LC_0 Logic Functioning bit
 (40 1)  (640 385)  (640 385)  LC_0 Logic Functioning bit
 (47 1)  (647 385)  (647 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (613 386)  (613 386)  routing T_12_24.sp4_h_r_2 <X> T_12_24.sp4_v_t_39
 (14 2)  (614 386)  (614 386)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g0_4
 (22 2)  (622 386)  (622 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 386)  (623 386)  routing T_12_24.sp4_h_r_7 <X> T_12_24.lc_trk_g0_7
 (24 2)  (624 386)  (624 386)  routing T_12_24.sp4_h_r_7 <X> T_12_24.lc_trk_g0_7
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 386)  (634 386)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (38 2)  (638 386)  (638 386)  LC_1 Logic Functioning bit
 (39 2)  (639 386)  (639 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (46 2)  (646 386)  (646 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 386)  (650 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 387)  (600 387)  routing T_12_24.glb_netwk_3 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (12 3)  (612 387)  (612 387)  routing T_12_24.sp4_h_r_2 <X> T_12_24.sp4_v_t_39
 (14 3)  (614 387)  (614 387)  routing T_12_24.bnr_op_4 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (621 387)  (621 387)  routing T_12_24.sp4_h_r_7 <X> T_12_24.lc_trk_g0_7
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 387)  (627 387)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 387)  (630 387)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (38 3)  (638 387)  (638 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (43 3)  (643 387)  (643 387)  LC_1 Logic Functioning bit
 (4 4)  (604 388)  (604 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (6 4)  (606 388)  (606 388)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 388)  (618 388)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g1_1
 (21 4)  (621 388)  (621 388)  routing T_12_24.sp4_h_r_11 <X> T_12_24.lc_trk_g1_3
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 388)  (623 388)  routing T_12_24.sp4_h_r_11 <X> T_12_24.lc_trk_g1_3
 (24 4)  (624 388)  (624 388)  routing T_12_24.sp4_h_r_11 <X> T_12_24.lc_trk_g1_3
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 388)  (631 388)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 388)  (634 388)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (37 4)  (637 388)  (637 388)  LC_2 Logic Functioning bit
 (38 4)  (638 388)  (638 388)  LC_2 Logic Functioning bit
 (39 4)  (639 388)  (639 388)  LC_2 Logic Functioning bit
 (41 4)  (641 388)  (641 388)  LC_2 Logic Functioning bit
 (43 4)  (643 388)  (643 388)  LC_2 Logic Functioning bit
 (5 5)  (605 389)  (605 389)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_3
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 389)  (623 389)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g1_2
 (24 5)  (624 389)  (624 389)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g1_2
 (25 5)  (625 389)  (625 389)  routing T_12_24.sp4_h_r_2 <X> T_12_24.lc_trk_g1_2
 (28 5)  (628 389)  (628 389)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 389)  (631 389)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (37 5)  (637 389)  (637 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (39 5)  (639 389)  (639 389)  LC_2 Logic Functioning bit
 (40 5)  (640 389)  (640 389)  LC_2 Logic Functioning bit
 (41 5)  (641 389)  (641 389)  LC_2 Logic Functioning bit
 (42 5)  (642 389)  (642 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (52 5)  (652 389)  (652 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (612 390)  (612 390)  routing T_12_24.sp4_v_t_46 <X> T_12_24.sp4_h_l_40
 (15 6)  (615 390)  (615 390)  routing T_12_24.bot_op_5 <X> T_12_24.lc_trk_g1_5
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 390)  (621 390)  routing T_12_24.sp4_h_l_10 <X> T_12_24.lc_trk_g1_7
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 390)  (623 390)  routing T_12_24.sp4_h_l_10 <X> T_12_24.lc_trk_g1_7
 (24 6)  (624 390)  (624 390)  routing T_12_24.sp4_h_l_10 <X> T_12_24.lc_trk_g1_7
 (25 6)  (625 390)  (625 390)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 390)  (630 390)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 390)  (631 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 390)  (634 390)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (46 6)  (646 390)  (646 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 390)  (650 390)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 391)  (611 391)  routing T_12_24.sp4_v_t_46 <X> T_12_24.sp4_h_l_40
 (13 7)  (613 391)  (613 391)  routing T_12_24.sp4_v_t_46 <X> T_12_24.sp4_h_l_40
 (21 7)  (621 391)  (621 391)  routing T_12_24.sp4_h_l_10 <X> T_12_24.lc_trk_g1_7
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 391)  (624 391)  routing T_12_24.lft_op_6 <X> T_12_24.lc_trk_g1_6
 (28 7)  (628 391)  (628 391)  routing T_12_24.lc_trk_g2_1 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (41 7)  (641 391)  (641 391)  LC_3 Logic Functioning bit
 (43 7)  (643 391)  (643 391)  LC_3 Logic Functioning bit
 (51 7)  (651 391)  (651 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (615 392)  (615 392)  routing T_12_24.rgt_op_1 <X> T_12_24.lc_trk_g2_1
 (17 8)  (617 392)  (617 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 392)  (618 392)  routing T_12_24.rgt_op_1 <X> T_12_24.lc_trk_g2_1
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 392)  (633 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 392)  (634 392)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 392)  (635 392)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_4
 (40 8)  (640 392)  (640 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (46 8)  (646 392)  (646 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (627 393)  (627 393)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 393)  (631 393)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 393)  (633 393)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.input_2_4
 (4 10)  (604 394)  (604 394)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (6 10)  (606 394)  (606 394)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (7 10)  (607 394)  (607 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (614 394)  (614 394)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g2_4
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 394)  (634 394)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (46 10)  (646 394)  (646 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (605 395)  (605 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (622 395)  (622 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 395)  (625 395)  routing T_12_24.sp4_r_v_b_38 <X> T_12_24.lc_trk_g2_6
 (26 11)  (626 395)  (626 395)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 395)  (630 395)  routing T_12_24.lc_trk_g2_6 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 395)  (631 395)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 395)  (640 395)  LC_5 Logic Functioning bit
 (41 11)  (641 395)  (641 395)  LC_5 Logic Functioning bit
 (42 11)  (642 395)  (642 395)  LC_5 Logic Functioning bit
 (43 11)  (643 395)  (643 395)  LC_5 Logic Functioning bit
 (4 12)  (604 396)  (604 396)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_9
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (625 396)  (625 396)  routing T_12_24.rgt_op_2 <X> T_12_24.lc_trk_g3_2
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 396)  (637 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (41 12)  (641 396)  (641 396)  LC_6 Logic Functioning bit
 (43 12)  (643 396)  (643 396)  LC_6 Logic Functioning bit
 (47 12)  (647 396)  (647 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (651 396)  (651 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (605 397)  (605 397)  routing T_12_24.sp4_h_l_44 <X> T_12_24.sp4_v_b_9
 (18 13)  (618 397)  (618 397)  routing T_12_24.sp4_r_v_b_41 <X> T_12_24.lc_trk_g3_1
 (22 13)  (622 397)  (622 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 397)  (624 397)  routing T_12_24.rgt_op_2 <X> T_12_24.lc_trk_g3_2
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 397)  (631 397)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (40 13)  (640 397)  (640 397)  LC_6 Logic Functioning bit
 (42 13)  (642 397)  (642 397)  LC_6 Logic Functioning bit
 (26 14)  (626 398)  (626 398)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 398)  (633 398)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 398)  (634 398)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 398)  (636 398)  LC_7 Logic Functioning bit
 (37 14)  (637 398)  (637 398)  LC_7 Logic Functioning bit
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (39 14)  (639 398)  (639 398)  LC_7 Logic Functioning bit
 (51 14)  (651 398)  (651 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 399)  (625 399)  routing T_12_24.sp4_r_v_b_46 <X> T_12_24.lc_trk_g3_6
 (26 15)  (626 399)  (626 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 399)  (627 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 399)  (628 399)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 399)  (630 399)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 399)  (640 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit
 (42 15)  (642 399)  (642 399)  LC_7 Logic Functioning bit
 (43 15)  (643 399)  (643 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (15 0)  (669 384)  (669 384)  routing T_13_24.sp4_h_r_9 <X> T_13_24.lc_trk_g0_1
 (16 0)  (670 384)  (670 384)  routing T_13_24.sp4_h_r_9 <X> T_13_24.lc_trk_g0_1
 (17 0)  (671 384)  (671 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 384)  (672 384)  routing T_13_24.sp4_h_r_9 <X> T_13_24.lc_trk_g0_1
 (22 0)  (676 384)  (676 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 384)  (684 384)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 384)  (685 384)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 384)  (689 384)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.input_2_0
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (21 1)  (675 385)  (675 385)  routing T_13_24.sp4_r_v_b_32 <X> T_13_24.lc_trk_g0_3
 (22 1)  (676 385)  (676 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 385)  (678 385)  routing T_13_24.bot_op_2 <X> T_13_24.lc_trk_g0_2
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 385)  (681 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 385)  (688 385)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.input_2_0
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (40 1)  (694 385)  (694 385)  LC_0 Logic Functioning bit
 (42 1)  (696 385)  (696 385)  LC_0 Logic Functioning bit
 (48 1)  (702 385)  (702 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (705 385)  (705 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (14 3)  (668 387)  (668 387)  routing T_13_24.sp4_r_v_b_28 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (684 387)  (684 387)  routing T_13_24.lc_trk_g0_2 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (38 3)  (692 387)  (692 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.bot_op_3 <X> T_13_24.lc_trk_g1_3
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 388)  (688 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (50 4)  (704 388)  (704 388)  Cascade bit: LH_LC02_inmux02_5

 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (16 6)  (670 390)  (670 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (17 6)  (671 390)  (671 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 390)  (672 390)  routing T_13_24.sp4_v_b_5 <X> T_13_24.lc_trk_g1_5
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 390)  (678 390)  routing T_13_24.top_op_7 <X> T_13_24.lc_trk_g1_7
 (25 6)  (679 390)  (679 390)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g1_6
 (26 6)  (680 390)  (680 390)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 390)  (681 390)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 390)  (684 390)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 390)  (685 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 390)  (687 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 390)  (692 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (42 6)  (696 390)  (696 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (47 6)  (701 390)  (701 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (669 391)  (669 391)  routing T_13_24.bot_op_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (675 391)  (675 391)  routing T_13_24.top_op_7 <X> T_13_24.lc_trk_g1_7
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 391)  (677 391)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g1_6
 (24 7)  (678 391)  (678 391)  routing T_13_24.sp4_h_r_14 <X> T_13_24.lc_trk_g1_6
 (27 7)  (681 391)  (681 391)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 391)  (682 391)  routing T_13_24.lc_trk_g3_4 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 391)  (684 391)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 391)  (686 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 391)  (689 391)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.input_2_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (40 7)  (694 391)  (694 391)  LC_3 Logic Functioning bit
 (41 7)  (695 391)  (695 391)  LC_3 Logic Functioning bit
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 392)  (687 392)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (4 9)  (658 393)  (658 393)  routing T_13_24.sp4_v_t_36 <X> T_13_24.sp4_h_r_6
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (40 9)  (694 393)  (694 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (47 9)  (701 393)  (701 393)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (4 10)  (658 394)  (658 394)  routing T_13_24.sp4_h_r_0 <X> T_13_24.sp4_v_t_43
 (5 10)  (659 394)  (659 394)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_l_43
 (6 10)  (660 394)  (660 394)  routing T_13_24.sp4_h_r_0 <X> T_13_24.sp4_v_t_43
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (668 394)  (668 394)  routing T_13_24.sp4_h_r_36 <X> T_13_24.lc_trk_g2_4
 (17 10)  (671 394)  (671 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 394)  (672 394)  routing T_13_24.bnl_op_5 <X> T_13_24.lc_trk_g2_5
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 394)  (684 394)  routing T_13_24.lc_trk_g1_5 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 394)  (689 394)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_5
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (4 11)  (658 395)  (658 395)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_l_43
 (5 11)  (659 395)  (659 395)  routing T_13_24.sp4_h_r_0 <X> T_13_24.sp4_v_t_43
 (6 11)  (660 395)  (660 395)  routing T_13_24.sp4_v_t_37 <X> T_13_24.sp4_h_l_43
 (13 11)  (667 395)  (667 395)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_h_l_45
 (15 11)  (669 395)  (669 395)  routing T_13_24.sp4_h_r_36 <X> T_13_24.lc_trk_g2_4
 (16 11)  (670 395)  (670 395)  routing T_13_24.sp4_h_r_36 <X> T_13_24.lc_trk_g2_4
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 395)  (672 395)  routing T_13_24.bnl_op_5 <X> T_13_24.lc_trk_g2_5
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g0_2 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 395)  (686 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (688 395)  (688 395)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_5
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (51 11)  (705 395)  (705 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (659 396)  (659 396)  routing T_13_24.sp4_v_t_44 <X> T_13_24.sp4_h_r_9
 (14 13)  (668 397)  (668 397)  routing T_13_24.sp4_r_v_b_40 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (9 14)  (663 398)  (663 398)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_h_l_47
 (15 14)  (669 398)  (669 398)  routing T_13_24.sp4_h_r_45 <X> T_13_24.lc_trk_g3_5
 (16 14)  (670 398)  (670 398)  routing T_13_24.sp4_h_r_45 <X> T_13_24.lc_trk_g3_5
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 398)  (672 398)  routing T_13_24.sp4_h_r_45 <X> T_13_24.lc_trk_g3_5
 (26 14)  (680 398)  (680 398)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 398)  (682 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 398)  (684 398)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 398)  (685 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 398)  (688 398)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 398)  (689 398)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_7
 (36 14)  (690 398)  (690 398)  LC_7 Logic Functioning bit
 (37 14)  (691 398)  (691 398)  LC_7 Logic Functioning bit
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (45 14)  (699 398)  (699 398)  LC_7 Logic Functioning bit
 (15 15)  (669 399)  (669 399)  routing T_13_24.sp4_v_t_33 <X> T_13_24.lc_trk_g3_4
 (16 15)  (670 399)  (670 399)  routing T_13_24.sp4_v_t_33 <X> T_13_24.lc_trk_g3_4
 (17 15)  (671 399)  (671 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 399)  (672 399)  routing T_13_24.sp4_h_r_45 <X> T_13_24.lc_trk_g3_5
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (677 399)  (677 399)  routing T_13_24.sp4_h_r_30 <X> T_13_24.lc_trk_g3_6
 (24 15)  (678 399)  (678 399)  routing T_13_24.sp4_h_r_30 <X> T_13_24.lc_trk_g3_6
 (25 15)  (679 399)  (679 399)  routing T_13_24.sp4_h_r_30 <X> T_13_24.lc_trk_g3_6
 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 399)  (681 399)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 399)  (686 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 399)  (687 399)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_7
 (34 15)  (688 399)  (688 399)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_7
 (35 15)  (689 399)  (689 399)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.input_2_7
 (37 15)  (691 399)  (691 399)  LC_7 Logic Functioning bit
 (40 15)  (694 399)  (694 399)  LC_7 Logic Functioning bit
 (42 15)  (696 399)  (696 399)  LC_7 Logic Functioning bit
 (46 15)  (700 399)  (700 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (705 399)  (705 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (706 399)  (706 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_24

 (8 0)  (716 384)  (716 384)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_h_r_1
 (14 0)  (722 384)  (722 384)  routing T_14_24.lft_op_0 <X> T_14_24.lc_trk_g0_0
 (16 0)  (724 384)  (724 384)  routing T_14_24.sp4_v_b_1 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 384)  (726 384)  routing T_14_24.sp4_v_b_1 <X> T_14_24.lc_trk_g0_1
 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (41 0)  (749 384)  (749 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (8 1)  (716 385)  (716 385)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_v_b_1
 (9 1)  (717 385)  (717 385)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_v_b_1
 (15 1)  (723 385)  (723 385)  routing T_14_24.lft_op_0 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 385)  (730 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 385)  (733 385)  routing T_14_24.sp4_r_v_b_33 <X> T_14_24.lc_trk_g0_2
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g0_2 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 385)  (742 385)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.input_2_0
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (40 1)  (748 385)  (748 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (48 1)  (756 385)  (756 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 385)  (759 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (761 385)  (761 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (711 386)  (711 386)  routing T_14_24.sp12_v_t_23 <X> T_14_24.sp12_h_l_23
 (14 2)  (722 386)  (722 386)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g0_4
 (15 2)  (723 386)  (723 386)  routing T_14_24.lft_op_5 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 386)  (726 386)  routing T_14_24.lft_op_5 <X> T_14_24.lc_trk_g0_5
 (27 2)  (735 386)  (735 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (8 3)  (716 387)  (716 387)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_v_t_36
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (734 387)  (734 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (41 3)  (749 387)  (749 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (16 4)  (724 388)  (724 388)  routing T_14_24.sp4_v_b_1 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 388)  (726 388)  routing T_14_24.sp4_v_b_1 <X> T_14_24.lc_trk_g1_1
 (21 4)  (729 388)  (729 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 388)  (731 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (24 4)  (732 388)  (732 388)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 388)  (748 388)  LC_2 Logic Functioning bit
 (41 4)  (749 388)  (749 388)  LC_2 Logic Functioning bit
 (42 4)  (750 388)  (750 388)  LC_2 Logic Functioning bit
 (43 4)  (751 388)  (751 388)  LC_2 Logic Functioning bit
 (50 4)  (758 388)  (758 388)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (729 389)  (729 389)  routing T_14_24.sp4_h_r_19 <X> T_14_24.lc_trk_g1_3
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (51 5)  (759 389)  (759 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 8)  (722 392)  (722 392)  routing T_14_24.bnl_op_0 <X> T_14_24.lc_trk_g2_0
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.bnl_op_1 <X> T_14_24.lc_trk_g2_1
 (26 8)  (734 392)  (734 392)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 392)  (741 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (46 8)  (754 392)  (754 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (756 392)  (756 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (759 392)  (759 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (761 392)  (761 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (722 393)  (722 393)  routing T_14_24.bnl_op_0 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (726 393)  (726 393)  routing T_14_24.bnl_op_1 <X> T_14_24.lc_trk_g2_1
 (22 9)  (730 393)  (730 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 393)  (733 393)  routing T_14_24.sp4_r_v_b_34 <X> T_14_24.lc_trk_g2_2
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_4
 (34 9)  (742 393)  (742 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_4
 (35 9)  (743 393)  (743 393)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_4
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (40 9)  (748 393)  (748 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (6 10)  (714 394)  (714 394)  routing T_14_24.sp4_h_l_36 <X> T_14_24.sp4_v_t_43
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (722 394)  (722 394)  routing T_14_24.sp4_h_r_36 <X> T_14_24.lc_trk_g2_4
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (733 394)  (733 394)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g2_6
 (28 10)  (736 394)  (736 394)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 394)  (739 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 394)  (741 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 394)  (742 394)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (45 10)  (753 394)  (753 394)  LC_5 Logic Functioning bit
 (46 10)  (754 394)  (754 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (12 11)  (720 395)  (720 395)  routing T_14_24.sp4_h_l_45 <X> T_14_24.sp4_v_t_45
 (15 11)  (723 395)  (723 395)  routing T_14_24.sp4_h_r_36 <X> T_14_24.lc_trk_g2_4
 (16 11)  (724 395)  (724 395)  routing T_14_24.sp4_h_r_36 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (726 395)  (726 395)  routing T_14_24.sp4_r_v_b_37 <X> T_14_24.lc_trk_g2_5
 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 395)  (736 395)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (14 12)  (722 396)  (722 396)  routing T_14_24.sp4_h_r_40 <X> T_14_24.lc_trk_g3_0
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp4_v_t_30 <X> T_14_24.lc_trk_g3_3
 (24 12)  (732 396)  (732 396)  routing T_14_24.sp4_v_t_30 <X> T_14_24.lc_trk_g3_3
 (25 12)  (733 396)  (733 396)  routing T_14_24.sp4_h_r_42 <X> T_14_24.lc_trk_g3_2
 (26 12)  (734 396)  (734 396)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 396)  (741 396)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (37 12)  (745 396)  (745 396)  LC_6 Logic Functioning bit
 (38 12)  (746 396)  (746 396)  LC_6 Logic Functioning bit
 (41 12)  (749 396)  (749 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (51 12)  (759 396)  (759 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (712 397)  (712 397)  routing T_14_24.sp4_v_t_41 <X> T_14_24.sp4_h_r_9
 (14 13)  (722 397)  (722 397)  routing T_14_24.sp4_h_r_40 <X> T_14_24.lc_trk_g3_0
 (15 13)  (723 397)  (723 397)  routing T_14_24.sp4_h_r_40 <X> T_14_24.lc_trk_g3_0
 (16 13)  (724 397)  (724 397)  routing T_14_24.sp4_h_r_40 <X> T_14_24.lc_trk_g3_0
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 397)  (731 397)  routing T_14_24.sp4_h_r_42 <X> T_14_24.lc_trk_g3_2
 (24 13)  (732 397)  (732 397)  routing T_14_24.sp4_h_r_42 <X> T_14_24.lc_trk_g3_2
 (25 13)  (733 397)  (733 397)  routing T_14_24.sp4_h_r_42 <X> T_14_24.lc_trk_g3_2
 (26 13)  (734 397)  (734 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 397)  (736 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 397)  (740 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 397)  (741 397)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.input_2_6
 (35 13)  (743 397)  (743 397)  routing T_14_24.lc_trk_g2_2 <X> T_14_24.input_2_6
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (40 13)  (748 397)  (748 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (47 13)  (755 397)  (755 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (713 398)  (713 398)  routing T_14_24.sp4_v_t_38 <X> T_14_24.sp4_h_l_44
 (14 14)  (722 398)  (722 398)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.wire_logic_cluster/lc_5/out <X> T_14_24.lc_trk_g3_5
 (26 14)  (734 398)  (734 398)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 398)  (738 398)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 398)  (742 398)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (48 14)  (756 398)  (756 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (4 15)  (712 399)  (712 399)  routing T_14_24.sp4_v_t_38 <X> T_14_24.sp4_h_l_44
 (6 15)  (714 399)  (714 399)  routing T_14_24.sp4_v_t_38 <X> T_14_24.sp4_h_l_44
 (16 15)  (724 399)  (724 399)  routing T_14_24.sp4_v_t_17 <X> T_14_24.lc_trk_g3_4
 (17 15)  (725 399)  (725 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (735 399)  (735 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 399)  (736 399)  routing T_14_24.lc_trk_g3_4 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (41 15)  (749 399)  (749 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit
 (43 15)  (751 399)  (751 399)  LC_7 Logic Functioning bit


LogicTile_15_24

 (26 0)  (788 384)  (788 384)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 384)  (792 384)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 385)  (792 385)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 385)  (793 385)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (43 1)  (805 385)  (805 385)  LC_0 Logic Functioning bit
 (48 1)  (810 385)  (810 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (770 386)  (770 386)  routing T_15_24.sp4_v_t_42 <X> T_15_24.sp4_h_l_36
 (9 2)  (771 386)  (771 386)  routing T_15_24.sp4_v_t_42 <X> T_15_24.sp4_h_l_36
 (10 2)  (772 386)  (772 386)  routing T_15_24.sp4_v_t_42 <X> T_15_24.sp4_h_l_36
 (14 2)  (776 386)  (776 386)  routing T_15_24.sp4_h_l_1 <X> T_15_24.lc_trk_g0_4
 (26 2)  (788 386)  (788 386)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 386)  (793 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 386)  (800 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (43 2)  (805 386)  (805 386)  LC_1 Logic Functioning bit
 (50 2)  (812 386)  (812 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 387)  (762 387)  routing T_15_24.glb_netwk_3 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (15 3)  (777 387)  (777 387)  routing T_15_24.sp4_h_l_1 <X> T_15_24.lc_trk_g0_4
 (16 3)  (778 387)  (778 387)  routing T_15_24.sp4_h_l_1 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (789 387)  (789 387)  routing T_15_24.lc_trk_g1_4 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 387)  (792 387)  routing T_15_24.lc_trk_g1_7 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (40 3)  (802 387)  (802 387)  LC_1 Logic Functioning bit
 (41 3)  (803 387)  (803 387)  LC_1 Logic Functioning bit
 (48 3)  (810 387)  (810 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 5)  (773 389)  (773 389)  routing T_15_24.sp4_h_l_40 <X> T_15_24.sp4_h_r_5
 (5 6)  (767 390)  (767 390)  routing T_15_24.sp4_v_b_3 <X> T_15_24.sp4_h_l_38
 (14 6)  (776 390)  (776 390)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g1_4
 (15 6)  (777 390)  (777 390)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (16 6)  (778 390)  (778 390)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (784 390)  (784 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 390)  (785 390)  routing T_15_24.sp4_h_r_7 <X> T_15_24.lc_trk_g1_7
 (24 6)  (786 390)  (786 390)  routing T_15_24.sp4_h_r_7 <X> T_15_24.lc_trk_g1_7
 (14 7)  (776 391)  (776 391)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g1_4
 (15 7)  (777 391)  (777 391)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g1_4
 (16 7)  (778 391)  (778 391)  routing T_15_24.sp4_h_l_9 <X> T_15_24.lc_trk_g1_4
 (17 7)  (779 391)  (779 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (780 391)  (780 391)  routing T_15_24.sp4_h_r_5 <X> T_15_24.lc_trk_g1_5
 (21 7)  (783 391)  (783 391)  routing T_15_24.sp4_h_r_7 <X> T_15_24.lc_trk_g1_7
 (8 8)  (770 392)  (770 392)  routing T_15_24.sp4_h_l_42 <X> T_15_24.sp4_h_r_7
 (15 8)  (777 392)  (777 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (16 8)  (778 392)  (778 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (26 8)  (788 392)  (788 392)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 392)  (790 392)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 392)  (792 392)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 392)  (795 392)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 392)  (798 392)  LC_4 Logic Functioning bit
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (38 8)  (800 392)  (800 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (46 8)  (808 392)  (808 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 393)  (789 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 393)  (790 393)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 393)  (792 393)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 393)  (802 393)  LC_4 Logic Functioning bit
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (42 9)  (804 393)  (804 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (5 10)  (767 394)  (767 394)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 394)  (780 394)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g2_5
 (21 10)  (783 394)  (783 394)  routing T_15_24.wire_logic_cluster/lc_7/out <X> T_15_24.lc_trk_g2_7
 (22 10)  (784 394)  (784 394)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 394)  (787 394)  routing T_15_24.sp4_h_r_38 <X> T_15_24.lc_trk_g2_6
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 394)  (793 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 394)  (797 394)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.input_2_5
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (37 10)  (799 394)  (799 394)  LC_5 Logic Functioning bit
 (38 10)  (800 394)  (800 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (4 11)  (766 395)  (766 395)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (6 11)  (768 395)  (768 395)  routing T_15_24.sp4_v_t_37 <X> T_15_24.sp4_h_l_43
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 395)  (785 395)  routing T_15_24.sp4_h_r_38 <X> T_15_24.lc_trk_g2_6
 (24 11)  (786 395)  (786 395)  routing T_15_24.sp4_h_r_38 <X> T_15_24.lc_trk_g2_6
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 395)  (795 395)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.input_2_5
 (34 11)  (796 395)  (796 395)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.input_2_5
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (40 11)  (802 395)  (802 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (47 11)  (809 395)  (809 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (813 395)  (813 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (773 396)  (773 396)  routing T_15_24.sp4_h_l_40 <X> T_15_24.sp4_v_b_11
 (13 12)  (775 396)  (775 396)  routing T_15_24.sp4_h_l_40 <X> T_15_24.sp4_v_b_11
 (12 13)  (774 397)  (774 397)  routing T_15_24.sp4_h_l_40 <X> T_15_24.sp4_v_b_11
 (22 13)  (784 397)  (784 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 397)  (785 397)  routing T_15_24.sp12_v_t_9 <X> T_15_24.lc_trk_g3_2
 (8 14)  (770 398)  (770 398)  routing T_15_24.sp4_v_t_47 <X> T_15_24.sp4_h_l_47
 (9 14)  (771 398)  (771 398)  routing T_15_24.sp4_v_t_47 <X> T_15_24.sp4_h_l_47
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 398)  (780 398)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g3_5
 (21 14)  (783 398)  (783 398)  routing T_15_24.sp4_h_r_39 <X> T_15_24.lc_trk_g3_7
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp4_h_r_39 <X> T_15_24.lc_trk_g3_7
 (24 14)  (786 398)  (786 398)  routing T_15_24.sp4_h_r_39 <X> T_15_24.lc_trk_g3_7
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 398)  (796 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 398)  (798 398)  LC_7 Logic Functioning bit
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (38 14)  (800 398)  (800 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (45 14)  (807 398)  (807 398)  LC_7 Logic Functioning bit
 (51 14)  (813 398)  (813 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (815 398)  (815 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (777 399)  (777 399)  routing T_15_24.sp4_v_t_33 <X> T_15_24.lc_trk_g3_4
 (16 15)  (778 399)  (778 399)  routing T_15_24.sp4_v_t_33 <X> T_15_24.lc_trk_g3_4
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 399)  (785 399)  routing T_15_24.sp4_h_r_30 <X> T_15_24.lc_trk_g3_6
 (24 15)  (786 399)  (786 399)  routing T_15_24.sp4_h_r_30 <X> T_15_24.lc_trk_g3_6
 (25 15)  (787 399)  (787 399)  routing T_15_24.sp4_h_r_30 <X> T_15_24.lc_trk_g3_6
 (26 15)  (788 399)  (788 399)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g2_7 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 399)  (794 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 399)  (795 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (34 15)  (796 399)  (796 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (35 15)  (797 399)  (797 399)  routing T_15_24.lc_trk_g3_2 <X> T_15_24.input_2_7
 (37 15)  (799 399)  (799 399)  LC_7 Logic Functioning bit
 (40 15)  (802 399)  (802 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit
 (47 15)  (809 399)  (809 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (13 2)  (4 370)  (4 370)  routing T_0_23.span4_horz_31 <X> T_0_23.span4_horz_7


LogicTile_1_23

 (22 0)  (40 368)  (40 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 368)  (42 368)  routing T_1_23.bot_op_3 <X> T_1_23.lc_trk_g0_3
 (22 1)  (40 369)  (40 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (41 369)  (41 369)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g0_2
 (24 1)  (42 369)  (42 369)  routing T_1_23.sp4_v_b_18 <X> T_1_23.lc_trk_g0_2
 (0 2)  (18 370)  (18 370)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (2 2)  (20 370)  (20 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (44 370)  (44 370)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 370)  (47 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 370)  (50 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 370)  (52 370)  routing T_1_23.lc_trk_g1_1 <X> T_1_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 370)  (54 370)  LC_1 Logic Functioning bit
 (37 2)  (55 370)  (55 370)  LC_1 Logic Functioning bit
 (43 2)  (61 370)  (61 370)  LC_1 Logic Functioning bit
 (0 3)  (18 371)  (18 371)  routing T_1_23.glb_netwk_3 <X> T_1_23.wire_logic_cluster/lc_7/clk
 (26 3)  (44 371)  (44 371)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 371)  (45 371)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 371)  (46 371)  routing T_1_23.lc_trk_g3_6 <X> T_1_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 371)  (47 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 371)  (48 371)  routing T_1_23.lc_trk_g0_2 <X> T_1_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 371)  (50 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 371)  (51 371)  routing T_1_23.lc_trk_g2_1 <X> T_1_23.input_2_1
 (36 3)  (54 371)  (54 371)  LC_1 Logic Functioning bit
 (37 3)  (55 371)  (55 371)  LC_1 Logic Functioning bit
 (38 3)  (56 371)  (56 371)  LC_1 Logic Functioning bit
 (41 3)  (59 371)  (59 371)  LC_1 Logic Functioning bit
 (42 3)  (60 371)  (60 371)  LC_1 Logic Functioning bit
 (0 4)  (18 372)  (18 372)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 4)  (19 372)  (19 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (33 372)  (33 372)  routing T_1_23.sp12_h_r_1 <X> T_1_23.lc_trk_g1_1
 (17 4)  (35 372)  (35 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (36 372)  (36 372)  routing T_1_23.sp12_h_r_1 <X> T_1_23.lc_trk_g1_1
 (27 4)  (45 372)  (45 372)  routing T_1_23.lc_trk_g1_0 <X> T_1_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 372)  (47 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 372)  (50 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (55 372)  (55 372)  LC_2 Logic Functioning bit
 (39 4)  (57 372)  (57 372)  LC_2 Logic Functioning bit
 (45 4)  (63 372)  (63 372)  LC_2 Logic Functioning bit
 (50 4)  (68 372)  (68 372)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 373)  (18 373)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (1 5)  (19 373)  (19 373)  routing T_1_23.lc_trk_g3_3 <X> T_1_23.wire_logic_cluster/lc_7/cen
 (17 5)  (35 373)  (35 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (36 373)  (36 373)  routing T_1_23.sp12_h_r_1 <X> T_1_23.lc_trk_g1_1
 (28 5)  (46 373)  (46 373)  routing T_1_23.lc_trk_g2_0 <X> T_1_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 373)  (47 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 373)  (49 373)  routing T_1_23.lc_trk_g0_3 <X> T_1_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 373)  (54 373)  LC_2 Logic Functioning bit
 (37 5)  (55 373)  (55 373)  LC_2 Logic Functioning bit
 (38 5)  (56 373)  (56 373)  LC_2 Logic Functioning bit
 (42 5)  (60 373)  (60 373)  LC_2 Logic Functioning bit
 (51 5)  (69 373)  (69 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (31 374)  (31 374)  routing T_1_23.sp4_v_b_5 <X> T_1_23.sp4_v_t_40
 (8 8)  (26 376)  (26 376)  routing T_1_23.sp4_v_b_1 <X> T_1_23.sp4_h_r_7
 (9 8)  (27 376)  (27 376)  routing T_1_23.sp4_v_b_1 <X> T_1_23.sp4_h_r_7
 (10 8)  (28 376)  (28 376)  routing T_1_23.sp4_v_b_1 <X> T_1_23.sp4_h_r_7
 (15 8)  (33 376)  (33 376)  routing T_1_23.tnr_op_1 <X> T_1_23.lc_trk_g2_1
 (17 8)  (35 376)  (35 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (10 9)  (28 377)  (28 377)  routing T_1_23.sp4_h_r_2 <X> T_1_23.sp4_v_b_7
 (15 9)  (33 377)  (33 377)  routing T_1_23.sp4_v_t_29 <X> T_1_23.lc_trk_g2_0
 (16 9)  (34 377)  (34 377)  routing T_1_23.sp4_v_t_29 <X> T_1_23.lc_trk_g2_0
 (17 9)  (35 377)  (35 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 12)  (40 380)  (40 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 14)  (43 382)  (43 382)  routing T_1_23.sp4_v_b_38 <X> T_1_23.lc_trk_g3_6
 (22 15)  (40 383)  (40 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (41 383)  (41 383)  routing T_1_23.sp4_v_b_38 <X> T_1_23.lc_trk_g3_6
 (25 15)  (43 383)  (43 383)  routing T_1_23.sp4_v_b_38 <X> T_1_23.lc_trk_g3_6


LogicTile_2_23

 (21 0)  (93 368)  (93 368)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g0_3
 (22 0)  (94 368)  (94 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (97 368)  (97 368)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g0_2
 (26 0)  (98 368)  (98 368)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 368)  (99 368)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 368)  (101 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 368)  (104 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 368)  (105 368)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 368)  (106 368)  routing T_2_23.lc_trk_g3_0 <X> T_2_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 368)  (109 368)  LC_0 Logic Functioning bit
 (39 0)  (111 368)  (111 368)  LC_0 Logic Functioning bit
 (45 0)  (117 368)  (117 368)  LC_0 Logic Functioning bit
 (14 1)  (86 369)  (86 369)  routing T_2_23.top_op_0 <X> T_2_23.lc_trk_g0_0
 (15 1)  (87 369)  (87 369)  routing T_2_23.top_op_0 <X> T_2_23.lc_trk_g0_0
 (17 1)  (89 369)  (89 369)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (93 369)  (93 369)  routing T_2_23.bnr_op_3 <X> T_2_23.lc_trk_g0_3
 (22 1)  (94 369)  (94 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (95 369)  (95 369)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g0_2
 (24 1)  (96 369)  (96 369)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g0_2
 (25 1)  (97 369)  (97 369)  routing T_2_23.sp4_h_l_7 <X> T_2_23.lc_trk_g0_2
 (27 1)  (99 369)  (99 369)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 369)  (100 369)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 369)  (101 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 369)  (104 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 369)  (106 369)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.input_2_0
 (35 1)  (107 369)  (107 369)  routing T_2_23.lc_trk_g1_3 <X> T_2_23.input_2_0
 (36 1)  (108 369)  (108 369)  LC_0 Logic Functioning bit
 (37 1)  (109 369)  (109 369)  LC_0 Logic Functioning bit
 (38 1)  (110 369)  (110 369)  LC_0 Logic Functioning bit
 (42 1)  (114 369)  (114 369)  LC_0 Logic Functioning bit
 (0 2)  (72 370)  (72 370)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (2 2)  (74 370)  (74 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (97 370)  (97 370)  routing T_2_23.bnr_op_6 <X> T_2_23.lc_trk_g0_6
 (26 2)  (98 370)  (98 370)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 370)  (100 370)  routing T_2_23.lc_trk_g2_0 <X> T_2_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 370)  (101 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 370)  (103 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 370)  (104 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 370)  (105 370)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 370)  (107 370)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_1
 (36 2)  (108 370)  (108 370)  LC_1 Logic Functioning bit
 (38 2)  (110 370)  (110 370)  LC_1 Logic Functioning bit
 (39 2)  (111 370)  (111 370)  LC_1 Logic Functioning bit
 (43 2)  (115 370)  (115 370)  LC_1 Logic Functioning bit
 (0 3)  (72 371)  (72 371)  routing T_2_23.glb_netwk_3 <X> T_2_23.wire_logic_cluster/lc_7/clk
 (22 3)  (94 371)  (94 371)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (97 371)  (97 371)  routing T_2_23.bnr_op_6 <X> T_2_23.lc_trk_g0_6
 (26 3)  (98 371)  (98 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 371)  (99 371)  routing T_2_23.lc_trk_g1_6 <X> T_2_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 371)  (101 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 371)  (103 371)  routing T_2_23.lc_trk_g2_6 <X> T_2_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 371)  (104 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 371)  (105 371)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_1
 (34 3)  (106 371)  (106 371)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_1
 (35 3)  (107 371)  (107 371)  routing T_2_23.lc_trk_g3_6 <X> T_2_23.input_2_1
 (37 3)  (109 371)  (109 371)  LC_1 Logic Functioning bit
 (38 3)  (110 371)  (110 371)  LC_1 Logic Functioning bit
 (39 3)  (111 371)  (111 371)  LC_1 Logic Functioning bit
 (43 3)  (115 371)  (115 371)  LC_1 Logic Functioning bit
 (51 3)  (123 371)  (123 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (72 372)  (72 372)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (1 4)  (73 372)  (73 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (86 372)  (86 372)  routing T_2_23.sp4_v_b_0 <X> T_2_23.lc_trk_g1_0
 (16 4)  (88 372)  (88 372)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (17 4)  (89 372)  (89 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (90 372)  (90 372)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (21 4)  (93 372)  (93 372)  routing T_2_23.wire_logic_cluster/lc_3/out <X> T_2_23.lc_trk_g1_3
 (22 4)  (94 372)  (94 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 372)  (98 372)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 372)  (100 372)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 372)  (101 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 372)  (102 372)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 372)  (103 372)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 372)  (104 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 372)  (105 372)  routing T_2_23.lc_trk_g2_5 <X> T_2_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 372)  (108 372)  LC_2 Logic Functioning bit
 (37 4)  (109 372)  (109 372)  LC_2 Logic Functioning bit
 (39 4)  (111 372)  (111 372)  LC_2 Logic Functioning bit
 (41 4)  (113 372)  (113 372)  LC_2 Logic Functioning bit
 (43 4)  (115 372)  (115 372)  LC_2 Logic Functioning bit
 (0 5)  (72 373)  (72 373)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (1 5)  (73 373)  (73 373)  routing T_2_23.lc_trk_g3_3 <X> T_2_23.wire_logic_cluster/lc_7/cen
 (16 5)  (88 373)  (88 373)  routing T_2_23.sp4_v_b_0 <X> T_2_23.lc_trk_g1_0
 (17 5)  (89 373)  (89 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (90 373)  (90 373)  routing T_2_23.sp4_v_b_9 <X> T_2_23.lc_trk_g1_1
 (22 5)  (94 373)  (94 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 373)  (97 373)  routing T_2_23.sp4_r_v_b_26 <X> T_2_23.lc_trk_g1_2
 (26 5)  (98 373)  (98 373)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 373)  (99 373)  routing T_2_23.lc_trk_g1_7 <X> T_2_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 373)  (101 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 373)  (102 373)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (104 373)  (104 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 373)  (106 373)  routing T_2_23.lc_trk_g1_1 <X> T_2_23.input_2_2
 (36 5)  (108 373)  (108 373)  LC_2 Logic Functioning bit
 (37 5)  (109 373)  (109 373)  LC_2 Logic Functioning bit
 (39 5)  (111 373)  (111 373)  LC_2 Logic Functioning bit
 (3 6)  (75 374)  (75 374)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_t_23
 (11 6)  (83 374)  (83 374)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (13 6)  (85 374)  (85 374)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (17 6)  (89 374)  (89 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (94 374)  (94 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (95 374)  (95 374)  routing T_2_23.sp4_v_b_23 <X> T_2_23.lc_trk_g1_7
 (24 6)  (96 374)  (96 374)  routing T_2_23.sp4_v_b_23 <X> T_2_23.lc_trk_g1_7
 (25 6)  (97 374)  (97 374)  routing T_2_23.wire_logic_cluster/lc_6/out <X> T_2_23.lc_trk_g1_6
 (26 6)  (98 374)  (98 374)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 374)  (101 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 374)  (103 374)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 374)  (104 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 374)  (108 374)  LC_3 Logic Functioning bit
 (37 6)  (109 374)  (109 374)  LC_3 Logic Functioning bit
 (43 6)  (115 374)  (115 374)  LC_3 Logic Functioning bit
 (50 6)  (122 374)  (122 374)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (75 375)  (75 375)  routing T_2_23.sp12_h_r_0 <X> T_2_23.sp12_v_t_23
 (12 7)  (84 375)  (84 375)  routing T_2_23.sp4_h_r_11 <X> T_2_23.sp4_v_t_40
 (22 7)  (94 375)  (94 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (98 375)  (98 375)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 375)  (100 375)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 375)  (101 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 375)  (103 375)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 375)  (108 375)  LC_3 Logic Functioning bit
 (37 7)  (109 375)  (109 375)  LC_3 Logic Functioning bit
 (38 7)  (110 375)  (110 375)  LC_3 Logic Functioning bit
 (41 7)  (113 375)  (113 375)  LC_3 Logic Functioning bit
 (42 7)  (114 375)  (114 375)  LC_3 Logic Functioning bit
 (14 8)  (86 376)  (86 376)  routing T_2_23.wire_logic_cluster/lc_0/out <X> T_2_23.lc_trk_g2_0
 (26 8)  (98 376)  (98 376)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 376)  (100 376)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 376)  (101 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 376)  (102 376)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 376)  (104 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 376)  (107 376)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.input_2_4
 (36 8)  (108 376)  (108 376)  LC_4 Logic Functioning bit
 (37 8)  (109 376)  (109 376)  LC_4 Logic Functioning bit
 (38 8)  (110 376)  (110 376)  LC_4 Logic Functioning bit
 (41 8)  (113 376)  (113 376)  LC_4 Logic Functioning bit
 (42 8)  (114 376)  (114 376)  LC_4 Logic Functioning bit
 (17 9)  (89 377)  (89 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (98 377)  (98 377)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 377)  (99 377)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 377)  (100 377)  routing T_2_23.lc_trk_g3_7 <X> T_2_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 377)  (101 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 377)  (102 377)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 377)  (103 377)  routing T_2_23.lc_trk_g0_3 <X> T_2_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 377)  (104 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (106 377)  (106 377)  routing T_2_23.lc_trk_g1_5 <X> T_2_23.input_2_4
 (36 9)  (108 377)  (108 377)  LC_4 Logic Functioning bit
 (37 9)  (109 377)  (109 377)  LC_4 Logic Functioning bit
 (42 9)  (114 377)  (114 377)  LC_4 Logic Functioning bit
 (9 10)  (81 378)  (81 378)  routing T_2_23.sp4_h_r_4 <X> T_2_23.sp4_h_l_42
 (10 10)  (82 378)  (82 378)  routing T_2_23.sp4_h_r_4 <X> T_2_23.sp4_h_l_42
 (17 10)  (89 378)  (89 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (94 378)  (94 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (98 378)  (98 378)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 378)  (101 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 378)  (104 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 378)  (105 378)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 378)  (106 378)  routing T_2_23.lc_trk_g3_1 <X> T_2_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 378)  (108 378)  LC_5 Logic Functioning bit
 (37 10)  (109 378)  (109 378)  LC_5 Logic Functioning bit
 (43 10)  (115 378)  (115 378)  LC_5 Logic Functioning bit
 (50 10)  (122 378)  (122 378)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (90 379)  (90 379)  routing T_2_23.sp4_r_v_b_37 <X> T_2_23.lc_trk_g2_5
 (21 11)  (93 379)  (93 379)  routing T_2_23.sp4_r_v_b_39 <X> T_2_23.lc_trk_g2_7
 (22 11)  (94 379)  (94 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (98 379)  (98 379)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 379)  (100 379)  routing T_2_23.lc_trk_g2_7 <X> T_2_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 379)  (101 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 379)  (102 379)  routing T_2_23.lc_trk_g0_2 <X> T_2_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 379)  (108 379)  LC_5 Logic Functioning bit
 (37 11)  (109 379)  (109 379)  LC_5 Logic Functioning bit
 (38 11)  (110 379)  (110 379)  LC_5 Logic Functioning bit
 (41 11)  (113 379)  (113 379)  LC_5 Logic Functioning bit
 (42 11)  (114 379)  (114 379)  LC_5 Logic Functioning bit
 (14 12)  (86 380)  (86 380)  routing T_2_23.sp12_v_b_0 <X> T_2_23.lc_trk_g3_0
 (15 12)  (87 380)  (87 380)  routing T_2_23.sp4_h_r_33 <X> T_2_23.lc_trk_g3_1
 (16 12)  (88 380)  (88 380)  routing T_2_23.sp4_h_r_33 <X> T_2_23.lc_trk_g3_1
 (17 12)  (89 380)  (89 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (90 380)  (90 380)  routing T_2_23.sp4_h_r_33 <X> T_2_23.lc_trk_g3_1
 (21 12)  (93 380)  (93 380)  routing T_2_23.sp4_v_t_22 <X> T_2_23.lc_trk_g3_3
 (22 12)  (94 380)  (94 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 380)  (95 380)  routing T_2_23.sp4_v_t_22 <X> T_2_23.lc_trk_g3_3
 (26 12)  (98 380)  (98 380)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 380)  (99 380)  routing T_2_23.lc_trk_g1_0 <X> T_2_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 380)  (101 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 380)  (104 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 380)  (106 380)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 380)  (109 380)  LC_6 Logic Functioning bit
 (39 12)  (111 380)  (111 380)  LC_6 Logic Functioning bit
 (45 12)  (117 380)  (117 380)  LC_6 Logic Functioning bit
 (50 12)  (122 380)  (122 380)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (82 381)  (82 381)  routing T_2_23.sp4_h_r_5 <X> T_2_23.sp4_v_b_10
 (14 13)  (86 381)  (86 381)  routing T_2_23.sp12_v_b_0 <X> T_2_23.lc_trk_g3_0
 (15 13)  (87 381)  (87 381)  routing T_2_23.sp12_v_b_0 <X> T_2_23.lc_trk_g3_0
 (17 13)  (89 381)  (89 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (93 381)  (93 381)  routing T_2_23.sp4_v_t_22 <X> T_2_23.lc_trk_g3_3
 (27 13)  (99 381)  (99 381)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 381)  (100 381)  routing T_2_23.lc_trk_g3_5 <X> T_2_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 381)  (101 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 381)  (103 381)  routing T_2_23.lc_trk_g1_2 <X> T_2_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 381)  (108 381)  LC_6 Logic Functioning bit
 (37 13)  (109 381)  (109 381)  LC_6 Logic Functioning bit
 (38 13)  (110 381)  (110 381)  LC_6 Logic Functioning bit
 (42 13)  (114 381)  (114 381)  LC_6 Logic Functioning bit
 (17 14)  (89 382)  (89 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (19 14)  (91 382)  (91 382)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (94 382)  (94 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (97 382)  (97 382)  routing T_2_23.sp4_v_b_38 <X> T_2_23.lc_trk_g3_6
 (29 14)  (101 382)  (101 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 382)  (103 382)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 382)  (104 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (109 382)  (109 382)  LC_7 Logic Functioning bit
 (39 14)  (111 382)  (111 382)  LC_7 Logic Functioning bit
 (41 14)  (113 382)  (113 382)  LC_7 Logic Functioning bit
 (43 14)  (115 382)  (115 382)  LC_7 Logic Functioning bit
 (53 14)  (125 382)  (125 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (90 383)  (90 383)  routing T_2_23.sp4_r_v_b_45 <X> T_2_23.lc_trk_g3_5
 (22 15)  (94 383)  (94 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 383)  (95 383)  routing T_2_23.sp4_v_b_38 <X> T_2_23.lc_trk_g3_6
 (25 15)  (97 383)  (97 383)  routing T_2_23.sp4_v_b_38 <X> T_2_23.lc_trk_g3_6
 (31 15)  (103 383)  (103 383)  routing T_2_23.lc_trk_g0_6 <X> T_2_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (109 383)  (109 383)  LC_7 Logic Functioning bit
 (39 15)  (111 383)  (111 383)  LC_7 Logic Functioning bit
 (41 15)  (113 383)  (113 383)  LC_7 Logic Functioning bit
 (43 15)  (115 383)  (115 383)  LC_7 Logic Functioning bit


LogicTile_3_23

 (11 0)  (137 368)  (137 368)  routing T_3_23.sp4_v_t_43 <X> T_3_23.sp4_v_b_2
 (13 0)  (139 368)  (139 368)  routing T_3_23.sp4_v_t_43 <X> T_3_23.sp4_v_b_2
 (17 0)  (143 368)  (143 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (151 368)  (151 368)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (26 0)  (152 368)  (152 368)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 368)  (153 368)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 368)  (155 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 368)  (157 368)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 368)  (158 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 368)  (159 368)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 368)  (162 368)  LC_0 Logic Functioning bit
 (41 0)  (167 368)  (167 368)  LC_0 Logic Functioning bit
 (43 0)  (169 368)  (169 368)  LC_0 Logic Functioning bit
 (8 1)  (134 369)  (134 369)  routing T_3_23.sp4_v_t_47 <X> T_3_23.sp4_v_b_1
 (10 1)  (136 369)  (136 369)  routing T_3_23.sp4_v_t_47 <X> T_3_23.sp4_v_b_1
 (15 1)  (141 369)  (141 369)  routing T_3_23.bot_op_0 <X> T_3_23.lc_trk_g0_0
 (17 1)  (143 369)  (143 369)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (148 369)  (148 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (149 369)  (149 369)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (25 1)  (151 369)  (151 369)  routing T_3_23.sp4_v_b_10 <X> T_3_23.lc_trk_g0_2
 (26 1)  (152 369)  (152 369)  routing T_3_23.lc_trk_g0_6 <X> T_3_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 369)  (155 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 369)  (156 369)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 369)  (157 369)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 369)  (158 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (159 369)  (159 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_0
 (34 1)  (160 369)  (160 369)  routing T_3_23.lc_trk_g3_1 <X> T_3_23.input_2_0
 (36 1)  (162 369)  (162 369)  LC_0 Logic Functioning bit
 (37 1)  (163 369)  (163 369)  LC_0 Logic Functioning bit
 (39 1)  (165 369)  (165 369)  LC_0 Logic Functioning bit
 (41 1)  (167 369)  (167 369)  LC_0 Logic Functioning bit
 (43 1)  (169 369)  (169 369)  LC_0 Logic Functioning bit
 (0 2)  (126 370)  (126 370)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (2 2)  (128 370)  (128 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (139 370)  (139 370)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_39
 (21 2)  (147 370)  (147 370)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g0_7
 (22 2)  (148 370)  (148 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (149 370)  (149 370)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g0_7
 (24 2)  (150 370)  (150 370)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g0_7
 (26 2)  (152 370)  (152 370)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 370)  (154 370)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 370)  (155 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 370)  (158 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (162 370)  (162 370)  LC_1 Logic Functioning bit
 (37 2)  (163 370)  (163 370)  LC_1 Logic Functioning bit
 (43 2)  (169 370)  (169 370)  LC_1 Logic Functioning bit
 (50 2)  (176 370)  (176 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 371)  (126 371)  routing T_3_23.glb_netwk_3 <X> T_3_23.wire_logic_cluster/lc_7/clk
 (12 3)  (138 371)  (138 371)  routing T_3_23.sp4_h_r_2 <X> T_3_23.sp4_v_t_39
 (21 3)  (147 371)  (147 371)  routing T_3_23.sp4_h_l_10 <X> T_3_23.lc_trk_g0_7
 (22 3)  (148 371)  (148 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (149 371)  (149 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (24 3)  (150 371)  (150 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (25 3)  (151 371)  (151 371)  routing T_3_23.sp4_h_r_6 <X> T_3_23.lc_trk_g0_6
 (26 3)  (152 371)  (152 371)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 371)  (154 371)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 371)  (155 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 371)  (156 371)  routing T_3_23.lc_trk_g2_2 <X> T_3_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 371)  (157 371)  routing T_3_23.lc_trk_g0_2 <X> T_3_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 371)  (162 371)  LC_1 Logic Functioning bit
 (37 3)  (163 371)  (163 371)  LC_1 Logic Functioning bit
 (38 3)  (164 371)  (164 371)  LC_1 Logic Functioning bit
 (41 3)  (167 371)  (167 371)  LC_1 Logic Functioning bit
 (42 3)  (168 371)  (168 371)  LC_1 Logic Functioning bit
 (13 4)  (139 372)  (139 372)  routing T_3_23.sp4_v_t_40 <X> T_3_23.sp4_v_b_5
 (25 4)  (151 372)  (151 372)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g1_2
 (26 4)  (152 372)  (152 372)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 372)  (155 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 372)  (156 372)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 372)  (157 372)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 372)  (158 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 372)  (159 372)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 372)  (160 372)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (161 372)  (161 372)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.input_2_2
 (36 4)  (162 372)  (162 372)  LC_2 Logic Functioning bit
 (37 4)  (163 372)  (163 372)  LC_2 Logic Functioning bit
 (43 4)  (169 372)  (169 372)  LC_2 Logic Functioning bit
 (45 4)  (171 372)  (171 372)  LC_2 Logic Functioning bit
 (53 4)  (179 372)  (179 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (4 5)  (130 373)  (130 373)  routing T_3_23.sp4_v_t_47 <X> T_3_23.sp4_h_r_3
 (8 5)  (134 373)  (134 373)  routing T_3_23.sp4_h_r_4 <X> T_3_23.sp4_v_b_4
 (22 5)  (148 373)  (148 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (149 373)  (149 373)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g1_2
 (24 5)  (150 373)  (150 373)  routing T_3_23.sp4_h_r_10 <X> T_3_23.lc_trk_g1_2
 (26 5)  (152 373)  (152 373)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 373)  (154 373)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 373)  (155 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 373)  (156 373)  routing T_3_23.lc_trk_g0_7 <X> T_3_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 373)  (158 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (159 373)  (159 373)  routing T_3_23.lc_trk_g2_4 <X> T_3_23.input_2_2
 (36 5)  (162 373)  (162 373)  LC_2 Logic Functioning bit
 (37 5)  (163 373)  (163 373)  LC_2 Logic Functioning bit
 (41 5)  (167 373)  (167 373)  LC_2 Logic Functioning bit
 (42 5)  (168 373)  (168 373)  LC_2 Logic Functioning bit
 (43 5)  (169 373)  (169 373)  LC_2 Logic Functioning bit
 (51 5)  (177 373)  (177 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 374)  (140 374)  routing T_3_23.wire_logic_cluster/lc_4/out <X> T_3_23.lc_trk_g1_4
 (22 6)  (148 374)  (148 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 374)  (149 374)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (24 6)  (150 374)  (150 374)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (29 6)  (155 374)  (155 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 374)  (157 374)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 374)  (158 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 374)  (160 374)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 374)  (161 374)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_3
 (36 6)  (162 374)  (162 374)  LC_3 Logic Functioning bit
 (38 6)  (164 374)  (164 374)  LC_3 Logic Functioning bit
 (41 6)  (167 374)  (167 374)  LC_3 Logic Functioning bit
 (48 6)  (174 374)  (174 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (143 375)  (143 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (147 375)  (147 375)  routing T_3_23.sp4_h_r_7 <X> T_3_23.lc_trk_g1_7
 (26 7)  (152 375)  (152 375)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (153 375)  (153 375)  routing T_3_23.lc_trk_g1_2 <X> T_3_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 375)  (155 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 375)  (157 375)  routing T_3_23.lc_trk_g1_7 <X> T_3_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 375)  (158 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (159 375)  (159 375)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_3
 (35 7)  (161 375)  (161 375)  routing T_3_23.lc_trk_g2_7 <X> T_3_23.input_2_3
 (36 7)  (162 375)  (162 375)  LC_3 Logic Functioning bit
 (37 7)  (163 375)  (163 375)  LC_3 Logic Functioning bit
 (39 7)  (165 375)  (165 375)  LC_3 Logic Functioning bit
 (40 7)  (166 375)  (166 375)  LC_3 Logic Functioning bit
 (43 7)  (169 375)  (169 375)  LC_3 Logic Functioning bit
 (25 8)  (151 376)  (151 376)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (27 8)  (153 376)  (153 376)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 376)  (155 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 376)  (156 376)  routing T_3_23.lc_trk_g1_4 <X> T_3_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 376)  (158 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 376)  (159 376)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 376)  (160 376)  routing T_3_23.lc_trk_g3_0 <X> T_3_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 376)  (162 376)  LC_4 Logic Functioning bit
 (38 8)  (164 376)  (164 376)  LC_4 Logic Functioning bit
 (45 8)  (171 376)  (171 376)  LC_4 Logic Functioning bit
 (47 8)  (173 376)  (173 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (17 9)  (143 377)  (143 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (148 377)  (148 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (149 377)  (149 377)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (24 9)  (150 377)  (150 377)  routing T_3_23.sp4_h_r_34 <X> T_3_23.lc_trk_g2_2
 (28 9)  (154 377)  (154 377)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 377)  (155 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 377)  (162 377)  LC_4 Logic Functioning bit
 (37 9)  (163 377)  (163 377)  LC_4 Logic Functioning bit
 (38 9)  (164 377)  (164 377)  LC_4 Logic Functioning bit
 (39 9)  (165 377)  (165 377)  LC_4 Logic Functioning bit
 (41 9)  (167 377)  (167 377)  LC_4 Logic Functioning bit
 (43 9)  (169 377)  (169 377)  LC_4 Logic Functioning bit
 (14 10)  (140 378)  (140 378)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (17 10)  (143 378)  (143 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (144 378)  (144 378)  routing T_3_23.wire_logic_cluster/lc_5/out <X> T_3_23.lc_trk_g2_5
 (21 10)  (147 378)  (147 378)  routing T_3_23.sp4_v_t_26 <X> T_3_23.lc_trk_g2_7
 (22 10)  (148 378)  (148 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 378)  (149 378)  routing T_3_23.sp4_v_t_26 <X> T_3_23.lc_trk_g2_7
 (25 10)  (151 378)  (151 378)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g2_6
 (26 10)  (152 378)  (152 378)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 378)  (154 378)  routing T_3_23.lc_trk_g2_0 <X> T_3_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 378)  (155 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 378)  (158 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 378)  (159 378)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 378)  (160 378)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 378)  (162 378)  LC_5 Logic Functioning bit
 (38 10)  (164 378)  (164 378)  LC_5 Logic Functioning bit
 (45 10)  (171 378)  (171 378)  LC_5 Logic Functioning bit
 (47 10)  (173 378)  (173 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (177 378)  (177 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (134 379)  (134 379)  routing T_3_23.sp4_h_r_1 <X> T_3_23.sp4_v_t_42
 (9 11)  (135 379)  (135 379)  routing T_3_23.sp4_h_r_1 <X> T_3_23.sp4_v_t_42
 (10 11)  (136 379)  (136 379)  routing T_3_23.sp4_h_r_1 <X> T_3_23.sp4_v_t_42
 (14 11)  (140 379)  (140 379)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (16 11)  (142 379)  (142 379)  routing T_3_23.sp4_v_b_36 <X> T_3_23.lc_trk_g2_4
 (17 11)  (143 379)  (143 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (147 379)  (147 379)  routing T_3_23.sp4_v_t_26 <X> T_3_23.lc_trk_g2_7
 (22 11)  (148 379)  (148 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (149 379)  (149 379)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g2_6
 (25 11)  (151 379)  (151 379)  routing T_3_23.sp4_v_b_38 <X> T_3_23.lc_trk_g2_6
 (28 11)  (154 379)  (154 379)  routing T_3_23.lc_trk_g2_5 <X> T_3_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 379)  (155 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 379)  (157 379)  routing T_3_23.lc_trk_g3_3 <X> T_3_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 379)  (162 379)  LC_5 Logic Functioning bit
 (37 11)  (163 379)  (163 379)  LC_5 Logic Functioning bit
 (38 11)  (164 379)  (164 379)  LC_5 Logic Functioning bit
 (39 11)  (165 379)  (165 379)  LC_5 Logic Functioning bit
 (40 11)  (166 379)  (166 379)  LC_5 Logic Functioning bit
 (42 11)  (168 379)  (168 379)  LC_5 Logic Functioning bit
 (4 12)  (130 380)  (130 380)  routing T_3_23.sp4_v_t_44 <X> T_3_23.sp4_v_b_9
 (10 12)  (136 380)  (136 380)  routing T_3_23.sp4_v_t_40 <X> T_3_23.sp4_h_r_10
 (16 12)  (142 380)  (142 380)  routing T_3_23.sp12_v_t_14 <X> T_3_23.lc_trk_g3_1
 (17 12)  (143 380)  (143 380)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (148 380)  (148 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 13)  (142 381)  (142 381)  routing T_3_23.sp12_v_b_8 <X> T_3_23.lc_trk_g3_0
 (17 13)  (143 381)  (143 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (144 381)  (144 381)  routing T_3_23.sp12_v_t_14 <X> T_3_23.lc_trk_g3_1
 (13 14)  (139 382)  (139 382)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_t_46
 (21 14)  (147 382)  (147 382)  routing T_3_23.wire_logic_cluster/lc_7/out <X> T_3_23.lc_trk_g3_7
 (22 14)  (148 382)  (148 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (152 382)  (152 382)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 382)  (153 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 382)  (154 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 382)  (155 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 382)  (156 382)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 382)  (157 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 382)  (158 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 382)  (159 382)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 382)  (162 382)  LC_7 Logic Functioning bit
 (38 14)  (164 382)  (164 382)  LC_7 Logic Functioning bit
 (41 14)  (167 382)  (167 382)  LC_7 Logic Functioning bit
 (42 14)  (168 382)  (168 382)  LC_7 Logic Functioning bit
 (43 14)  (169 382)  (169 382)  LC_7 Logic Functioning bit
 (45 14)  (171 382)  (171 382)  LC_7 Logic Functioning bit
 (12 15)  (138 383)  (138 383)  routing T_3_23.sp4_h_r_11 <X> T_3_23.sp4_v_t_46
 (16 15)  (142 383)  (142 383)  routing T_3_23.sp12_v_b_12 <X> T_3_23.lc_trk_g3_4
 (17 15)  (143 383)  (143 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (153 383)  (153 383)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 383)  (154 383)  routing T_3_23.lc_trk_g3_4 <X> T_3_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 383)  (155 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 383)  (156 383)  routing T_3_23.lc_trk_g3_7 <X> T_3_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 383)  (157 383)  routing T_3_23.lc_trk_g2_6 <X> T_3_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 383)  (158 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (162 383)  (162 383)  LC_7 Logic Functioning bit
 (38 15)  (164 383)  (164 383)  LC_7 Logic Functioning bit
 (43 15)  (169 383)  (169 383)  LC_7 Logic Functioning bit


LogicTile_4_23

 (13 0)  (193 368)  (193 368)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_v_b_2
 (22 0)  (202 368)  (202 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (203 368)  (203 368)  routing T_4_23.sp12_h_l_16 <X> T_4_23.lc_trk_g0_3
 (21 1)  (201 369)  (201 369)  routing T_4_23.sp12_h_l_16 <X> T_4_23.lc_trk_g0_3
 (0 2)  (180 370)  (180 370)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (2 2)  (182 370)  (182 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (186 370)  (186 370)  routing T_4_23.sp4_h_l_42 <X> T_4_23.sp4_v_t_37
 (15 2)  (195 370)  (195 370)  routing T_4_23.bot_op_5 <X> T_4_23.lc_trk_g0_5
 (17 2)  (197 370)  (197 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (207 370)  (207 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 370)  (209 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 370)  (210 370)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 370)  (212 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 370)  (213 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 370)  (214 370)  routing T_4_23.lc_trk_g3_1 <X> T_4_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (215 370)  (215 370)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_1
 (36 2)  (216 370)  (216 370)  LC_1 Logic Functioning bit
 (37 2)  (217 370)  (217 370)  LC_1 Logic Functioning bit
 (38 2)  (218 370)  (218 370)  LC_1 Logic Functioning bit
 (42 2)  (222 370)  (222 370)  LC_1 Logic Functioning bit
 (45 2)  (225 370)  (225 370)  LC_1 Logic Functioning bit
 (0 3)  (180 371)  (180 371)  routing T_4_23.glb_netwk_3 <X> T_4_23.wire_logic_cluster/lc_7/clk
 (26 3)  (206 371)  (206 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 371)  (207 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 371)  (208 371)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 371)  (209 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (212 371)  (212 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (214 371)  (214 371)  routing T_4_23.lc_trk_g1_4 <X> T_4_23.input_2_1
 (36 3)  (216 371)  (216 371)  LC_1 Logic Functioning bit
 (37 3)  (217 371)  (217 371)  LC_1 Logic Functioning bit
 (38 3)  (218 371)  (218 371)  LC_1 Logic Functioning bit
 (39 3)  (219 371)  (219 371)  LC_1 Logic Functioning bit
 (51 3)  (231 371)  (231 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (194 372)  (194 372)  routing T_4_23.sp4_v_b_0 <X> T_4_23.lc_trk_g1_0
 (22 4)  (202 372)  (202 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (207 372)  (207 372)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 372)  (209 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 372)  (211 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 372)  (212 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 372)  (213 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (214 372)  (214 372)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (218 372)  (218 372)  LC_2 Logic Functioning bit
 (39 4)  (219 372)  (219 372)  LC_2 Logic Functioning bit
 (42 4)  (222 372)  (222 372)  LC_2 Logic Functioning bit
 (43 4)  (223 372)  (223 372)  LC_2 Logic Functioning bit
 (16 5)  (196 373)  (196 373)  routing T_4_23.sp4_v_b_0 <X> T_4_23.lc_trk_g1_0
 (17 5)  (197 373)  (197 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (201 373)  (201 373)  routing T_4_23.sp4_r_v_b_27 <X> T_4_23.lc_trk_g1_3
 (22 5)  (202 373)  (202 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (203 373)  (203 373)  routing T_4_23.sp12_h_r_10 <X> T_4_23.lc_trk_g1_2
 (26 5)  (206 373)  (206 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 373)  (207 373)  routing T_4_23.lc_trk_g1_3 <X> T_4_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 373)  (209 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 373)  (210 373)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 373)  (211 373)  routing T_4_23.lc_trk_g3_6 <X> T_4_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 373)  (212 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (213 373)  (213 373)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_2
 (34 5)  (214 373)  (214 373)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_2
 (35 5)  (215 373)  (215 373)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.input_2_2
 (36 5)  (216 373)  (216 373)  LC_2 Logic Functioning bit
 (37 5)  (217 373)  (217 373)  LC_2 Logic Functioning bit
 (40 5)  (220 373)  (220 373)  LC_2 Logic Functioning bit
 (41 5)  (221 373)  (221 373)  LC_2 Logic Functioning bit
 (15 6)  (195 374)  (195 374)  routing T_4_23.sp4_h_r_21 <X> T_4_23.lc_trk_g1_5
 (16 6)  (196 374)  (196 374)  routing T_4_23.sp4_h_r_21 <X> T_4_23.lc_trk_g1_5
 (17 6)  (197 374)  (197 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (198 374)  (198 374)  routing T_4_23.sp4_h_r_21 <X> T_4_23.lc_trk_g1_5
 (21 6)  (201 374)  (201 374)  routing T_4_23.sp4_h_l_10 <X> T_4_23.lc_trk_g1_7
 (22 6)  (202 374)  (202 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (203 374)  (203 374)  routing T_4_23.sp4_h_l_10 <X> T_4_23.lc_trk_g1_7
 (24 6)  (204 374)  (204 374)  routing T_4_23.sp4_h_l_10 <X> T_4_23.lc_trk_g1_7
 (27 6)  (207 374)  (207 374)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 374)  (209 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 374)  (210 374)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 374)  (212 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 374)  (213 374)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 374)  (214 374)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 374)  (215 374)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_3
 (36 6)  (216 374)  (216 374)  LC_3 Logic Functioning bit
 (37 6)  (217 374)  (217 374)  LC_3 Logic Functioning bit
 (38 6)  (218 374)  (218 374)  LC_3 Logic Functioning bit
 (42 6)  (222 374)  (222 374)  LC_3 Logic Functioning bit
 (45 6)  (225 374)  (225 374)  LC_3 Logic Functioning bit
 (46 6)  (226 374)  (226 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (194 375)  (194 375)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g1_4
 (15 7)  (195 375)  (195 375)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g1_4
 (16 7)  (196 375)  (196 375)  routing T_4_23.sp4_h_r_4 <X> T_4_23.lc_trk_g1_4
 (17 7)  (197 375)  (197 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (198 375)  (198 375)  routing T_4_23.sp4_h_r_21 <X> T_4_23.lc_trk_g1_5
 (21 7)  (201 375)  (201 375)  routing T_4_23.sp4_h_l_10 <X> T_4_23.lc_trk_g1_7
 (26 7)  (206 375)  (206 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 375)  (207 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 375)  (208 375)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 375)  (209 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 375)  (211 375)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 375)  (212 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (213 375)  (213 375)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_3
 (34 7)  (214 375)  (214 375)  routing T_4_23.lc_trk_g3_4 <X> T_4_23.input_2_3
 (36 7)  (216 375)  (216 375)  LC_3 Logic Functioning bit
 (37 7)  (217 375)  (217 375)  LC_3 Logic Functioning bit
 (38 7)  (218 375)  (218 375)  LC_3 Logic Functioning bit
 (39 7)  (219 375)  (219 375)  LC_3 Logic Functioning bit
 (10 8)  (190 376)  (190 376)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_h_r_7
 (14 8)  (194 376)  (194 376)  routing T_4_23.bnl_op_0 <X> T_4_23.lc_trk_g2_0
 (21 8)  (201 376)  (201 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (22 8)  (202 376)  (202 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (203 376)  (203 376)  routing T_4_23.sp4_v_t_14 <X> T_4_23.lc_trk_g2_3
 (27 8)  (207 376)  (207 376)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 376)  (209 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 376)  (212 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (218 376)  (218 376)  LC_4 Logic Functioning bit
 (39 8)  (219 376)  (219 376)  LC_4 Logic Functioning bit
 (42 8)  (222 376)  (222 376)  LC_4 Logic Functioning bit
 (43 8)  (223 376)  (223 376)  LC_4 Logic Functioning bit
 (14 9)  (194 377)  (194 377)  routing T_4_23.bnl_op_0 <X> T_4_23.lc_trk_g2_0
 (17 9)  (197 377)  (197 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (206 377)  (206 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 377)  (207 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 377)  (208 377)  routing T_4_23.lc_trk_g3_3 <X> T_4_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 377)  (209 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 377)  (210 377)  routing T_4_23.lc_trk_g1_2 <X> T_4_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (211 377)  (211 377)  routing T_4_23.lc_trk_g0_3 <X> T_4_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 377)  (212 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (213 377)  (213 377)  routing T_4_23.lc_trk_g2_0 <X> T_4_23.input_2_4
 (36 9)  (216 377)  (216 377)  LC_4 Logic Functioning bit
 (37 9)  (217 377)  (217 377)  LC_4 Logic Functioning bit
 (40 9)  (220 377)  (220 377)  LC_4 Logic Functioning bit
 (41 9)  (221 377)  (221 377)  LC_4 Logic Functioning bit
 (52 9)  (232 377)  (232 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (201 378)  (201 378)  routing T_4_23.wire_logic_cluster/lc_7/out <X> T_4_23.lc_trk_g2_7
 (22 10)  (202 378)  (202 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (205 378)  (205 378)  routing T_4_23.sp4_h_r_38 <X> T_4_23.lc_trk_g2_6
 (27 10)  (207 378)  (207 378)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 378)  (208 378)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 378)  (209 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 378)  (210 378)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 378)  (211 378)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 378)  (212 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 378)  (214 378)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 378)  (215 378)  routing T_4_23.lc_trk_g0_5 <X> T_4_23.input_2_5
 (36 10)  (216 378)  (216 378)  LC_5 Logic Functioning bit
 (37 10)  (217 378)  (217 378)  LC_5 Logic Functioning bit
 (39 10)  (219 378)  (219 378)  LC_5 Logic Functioning bit
 (41 10)  (221 378)  (221 378)  LC_5 Logic Functioning bit
 (43 10)  (223 378)  (223 378)  LC_5 Logic Functioning bit
 (22 11)  (202 379)  (202 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 379)  (203 379)  routing T_4_23.sp4_h_r_38 <X> T_4_23.lc_trk_g2_6
 (24 11)  (204 379)  (204 379)  routing T_4_23.sp4_h_r_38 <X> T_4_23.lc_trk_g2_6
 (27 11)  (207 379)  (207 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 379)  (208 379)  routing T_4_23.lc_trk_g3_0 <X> T_4_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 379)  (209 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 379)  (210 379)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 379)  (211 379)  routing T_4_23.lc_trk_g1_7 <X> T_4_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 379)  (212 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (216 379)  (216 379)  LC_5 Logic Functioning bit
 (37 11)  (217 379)  (217 379)  LC_5 Logic Functioning bit
 (39 11)  (219 379)  (219 379)  LC_5 Logic Functioning bit
 (8 12)  (188 380)  (188 380)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_r_10
 (9 12)  (189 380)  (189 380)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_r_10
 (10 12)  (190 380)  (190 380)  routing T_4_23.sp4_v_b_4 <X> T_4_23.sp4_h_r_10
 (17 12)  (197 380)  (197 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 380)  (198 380)  routing T_4_23.wire_logic_cluster/lc_1/out <X> T_4_23.lc_trk_g3_1
 (21 12)  (201 380)  (201 380)  routing T_4_23.wire_logic_cluster/lc_3/out <X> T_4_23.lc_trk_g3_3
 (22 12)  (202 380)  (202 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (206 380)  (206 380)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (208 380)  (208 380)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 380)  (209 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 380)  (212 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 380)  (214 380)  routing T_4_23.lc_trk_g1_0 <X> T_4_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 380)  (216 380)  LC_6 Logic Functioning bit
 (39 12)  (219 380)  (219 380)  LC_6 Logic Functioning bit
 (43 12)  (223 380)  (223 380)  LC_6 Logic Functioning bit
 (46 12)  (226 380)  (226 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (230 380)  (230 380)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (189 381)  (189 381)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_v_b_10
 (10 13)  (190 381)  (190 381)  routing T_4_23.sp4_v_t_39 <X> T_4_23.sp4_v_b_10
 (14 13)  (194 381)  (194 381)  routing T_4_23.sp4_r_v_b_40 <X> T_4_23.lc_trk_g3_0
 (17 13)  (197 381)  (197 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (202 381)  (202 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (205 381)  (205 381)  routing T_4_23.sp4_r_v_b_42 <X> T_4_23.lc_trk_g3_2
 (26 13)  (206 381)  (206 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 381)  (207 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 381)  (208 381)  routing T_4_23.lc_trk_g3_7 <X> T_4_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 381)  (209 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 381)  (210 381)  routing T_4_23.lc_trk_g2_3 <X> T_4_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 381)  (216 381)  LC_6 Logic Functioning bit
 (37 13)  (217 381)  (217 381)  LC_6 Logic Functioning bit
 (38 13)  (218 381)  (218 381)  LC_6 Logic Functioning bit
 (42 13)  (222 381)  (222 381)  LC_6 Logic Functioning bit
 (43 13)  (223 381)  (223 381)  LC_6 Logic Functioning bit
 (22 14)  (202 382)  (202 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (206 382)  (206 382)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 382)  (208 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 382)  (209 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 382)  (210 382)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 382)  (211 382)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 382)  (212 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 382)  (214 382)  routing T_4_23.lc_trk_g1_5 <X> T_4_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 382)  (216 382)  LC_7 Logic Functioning bit
 (38 14)  (218 382)  (218 382)  LC_7 Logic Functioning bit
 (41 14)  (221 382)  (221 382)  LC_7 Logic Functioning bit
 (43 14)  (223 382)  (223 382)  LC_7 Logic Functioning bit
 (45 14)  (225 382)  (225 382)  LC_7 Logic Functioning bit
 (51 14)  (231 382)  (231 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (184 383)  (184 383)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_h_l_44
 (6 15)  (186 383)  (186 383)  routing T_4_23.sp4_h_r_1 <X> T_4_23.sp4_h_l_44
 (14 15)  (194 383)  (194 383)  routing T_4_23.sp12_v_b_20 <X> T_4_23.lc_trk_g3_4
 (16 15)  (196 383)  (196 383)  routing T_4_23.sp12_v_b_20 <X> T_4_23.lc_trk_g3_4
 (17 15)  (197 383)  (197 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (201 383)  (201 383)  routing T_4_23.sp4_r_v_b_47 <X> T_4_23.lc_trk_g3_7
 (22 15)  (202 383)  (202 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (203 383)  (203 383)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g3_6
 (24 15)  (204 383)  (204 383)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g3_6
 (25 15)  (205 383)  (205 383)  routing T_4_23.sp4_h_r_30 <X> T_4_23.lc_trk_g3_6
 (26 15)  (206 383)  (206 383)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 383)  (208 383)  routing T_4_23.lc_trk_g2_7 <X> T_4_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 383)  (209 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 383)  (210 383)  routing T_4_23.lc_trk_g2_6 <X> T_4_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (212 383)  (212 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (213 383)  (213 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_7
 (34 15)  (214 383)  (214 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_7
 (35 15)  (215 383)  (215 383)  routing T_4_23.lc_trk_g3_2 <X> T_4_23.input_2_7
 (37 15)  (217 383)  (217 383)  LC_7 Logic Functioning bit
 (39 15)  (219 383)  (219 383)  LC_7 Logic Functioning bit
 (41 15)  (221 383)  (221 383)  LC_7 Logic Functioning bit
 (42 15)  (222 383)  (222 383)  LC_7 Logic Functioning bit


LogicTile_5_23

 (14 0)  (248 368)  (248 368)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g0_0
 (21 0)  (255 368)  (255 368)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g0_3
 (22 0)  (256 368)  (256 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (257 368)  (257 368)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g0_3
 (24 0)  (258 368)  (258 368)  routing T_5_23.sp4_h_r_11 <X> T_5_23.lc_trk_g0_3
 (25 0)  (259 368)  (259 368)  routing T_5_23.sp4_v_b_2 <X> T_5_23.lc_trk_g0_2
 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 368)  (268 368)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 368)  (271 368)  LC_0 Logic Functioning bit
 (39 0)  (273 368)  (273 368)  LC_0 Logic Functioning bit
 (41 0)  (275 368)  (275 368)  LC_0 Logic Functioning bit
 (43 0)  (277 368)  (277 368)  LC_0 Logic Functioning bit
 (51 0)  (285 368)  (285 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (238 369)  (238 369)  routing T_5_23.sp4_v_t_42 <X> T_5_23.sp4_h_r_0
 (9 1)  (243 369)  (243 369)  routing T_5_23.sp4_v_t_36 <X> T_5_23.sp4_v_b_1
 (16 1)  (250 369)  (250 369)  routing T_5_23.sp4_v_b_0 <X> T_5_23.lc_trk_g0_0
 (17 1)  (251 369)  (251 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (256 369)  (256 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (257 369)  (257 369)  routing T_5_23.sp4_v_b_2 <X> T_5_23.lc_trk_g0_2
 (30 1)  (264 369)  (264 369)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (37 1)  (271 369)  (271 369)  LC_0 Logic Functioning bit
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (41 1)  (275 369)  (275 369)  LC_0 Logic Functioning bit
 (43 1)  (277 369)  (277 369)  LC_0 Logic Functioning bit
 (0 2)  (234 370)  (234 370)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (2 2)  (236 370)  (236 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (247 370)  (247 370)  routing T_5_23.sp4_h_r_2 <X> T_5_23.sp4_v_t_39
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 370)  (252 370)  routing T_5_23.wire_logic_cluster/lc_5/out <X> T_5_23.lc_trk_g0_5
 (27 2)  (261 370)  (261 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 370)  (265 370)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (272 370)  (272 370)  LC_1 Logic Functioning bit
 (39 2)  (273 370)  (273 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (43 2)  (277 370)  (277 370)  LC_1 Logic Functioning bit
 (50 2)  (284 370)  (284 370)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (287 370)  (287 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (234 371)  (234 371)  routing T_5_23.glb_netwk_3 <X> T_5_23.wire_logic_cluster/lc_7/clk
 (12 3)  (246 371)  (246 371)  routing T_5_23.sp4_h_r_2 <X> T_5_23.sp4_v_t_39
 (14 3)  (248 371)  (248 371)  routing T_5_23.sp4_r_v_b_28 <X> T_5_23.lc_trk_g0_4
 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (257 371)  (257 371)  routing T_5_23.sp4_v_b_22 <X> T_5_23.lc_trk_g0_6
 (24 3)  (258 371)  (258 371)  routing T_5_23.sp4_v_b_22 <X> T_5_23.lc_trk_g0_6
 (27 3)  (261 371)  (261 371)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 371)  (270 371)  LC_1 Logic Functioning bit
 (37 3)  (271 371)  (271 371)  LC_1 Logic Functioning bit
 (40 3)  (274 371)  (274 371)  LC_1 Logic Functioning bit
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (21 4)  (255 372)  (255 372)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (22 4)  (256 372)  (256 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (257 372)  (257 372)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 372)  (269 372)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.input_2_2
 (36 4)  (270 372)  (270 372)  LC_2 Logic Functioning bit
 (37 4)  (271 372)  (271 372)  LC_2 Logic Functioning bit
 (38 4)  (272 372)  (272 372)  LC_2 Logic Functioning bit
 (45 4)  (279 372)  (279 372)  LC_2 Logic Functioning bit
 (21 5)  (255 373)  (255 373)  routing T_5_23.sp4_v_b_11 <X> T_5_23.lc_trk_g1_3
 (22 5)  (256 373)  (256 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 373)  (259 373)  routing T_5_23.sp4_r_v_b_26 <X> T_5_23.lc_trk_g1_2
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 373)  (264 373)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 373)  (266 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (270 373)  (270 373)  LC_2 Logic Functioning bit
 (37 5)  (271 373)  (271 373)  LC_2 Logic Functioning bit
 (38 5)  (272 373)  (272 373)  LC_2 Logic Functioning bit
 (39 5)  (273 373)  (273 373)  LC_2 Logic Functioning bit
 (40 5)  (274 373)  (274 373)  LC_2 Logic Functioning bit
 (5 6)  (239 374)  (239 374)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_l_38
 (13 6)  (247 374)  (247 374)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_t_40
 (14 6)  (248 374)  (248 374)  routing T_5_23.wire_logic_cluster/lc_4/out <X> T_5_23.lc_trk_g1_4
 (22 6)  (256 374)  (256 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 374)  (258 374)  routing T_5_23.bot_op_7 <X> T_5_23.lc_trk_g1_7
 (25 6)  (259 374)  (259 374)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g1_6
 (27 6)  (261 374)  (261 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 374)  (264 374)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (269 374)  (269 374)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.input_2_3
 (38 6)  (272 374)  (272 374)  LC_3 Logic Functioning bit
 (39 6)  (273 374)  (273 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (43 6)  (277 374)  (277 374)  LC_3 Logic Functioning bit
 (47 6)  (281 374)  (281 374)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (240 375)  (240 375)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_l_38
 (12 7)  (246 375)  (246 375)  routing T_5_23.sp4_h_r_5 <X> T_5_23.sp4_v_t_40
 (17 7)  (251 375)  (251 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 375)  (259 375)  routing T_5_23.bnr_op_6 <X> T_5_23.lc_trk_g1_6
 (26 7)  (260 375)  (260 375)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 375)  (264 375)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 375)  (266 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (270 375)  (270 375)  LC_3 Logic Functioning bit
 (37 7)  (271 375)  (271 375)  LC_3 Logic Functioning bit
 (40 7)  (274 375)  (274 375)  LC_3 Logic Functioning bit
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (5 8)  (239 376)  (239 376)  routing T_5_23.sp4_v_t_43 <X> T_5_23.sp4_h_r_6
 (11 8)  (245 376)  (245 376)  routing T_5_23.sp4_h_r_3 <X> T_5_23.sp4_v_b_8
 (21 8)  (255 376)  (255 376)  routing T_5_23.bnl_op_3 <X> T_5_23.lc_trk_g2_3
 (22 8)  (256 376)  (256 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (260 376)  (260 376)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 376)  (268 376)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 376)  (270 376)  LC_4 Logic Functioning bit
 (37 8)  (271 376)  (271 376)  LC_4 Logic Functioning bit
 (38 8)  (272 376)  (272 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (45 8)  (279 376)  (279 376)  LC_4 Logic Functioning bit
 (13 9)  (247 377)  (247 377)  routing T_5_23.sp4_v_t_38 <X> T_5_23.sp4_h_r_8
 (14 9)  (248 377)  (248 377)  routing T_5_23.sp12_v_b_16 <X> T_5_23.lc_trk_g2_0
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp12_v_b_16 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (255 377)  (255 377)  routing T_5_23.bnl_op_3 <X> T_5_23.lc_trk_g2_3
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (258 377)  (258 377)  routing T_5_23.tnr_op_2 <X> T_5_23.lc_trk_g2_2
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 377)  (264 377)  routing T_5_23.lc_trk_g1_2 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 377)  (266 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (268 377)  (268 377)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.input_2_4
 (35 9)  (269 377)  (269 377)  routing T_5_23.lc_trk_g1_3 <X> T_5_23.input_2_4
 (36 9)  (270 377)  (270 377)  LC_4 Logic Functioning bit
 (37 9)  (271 377)  (271 377)  LC_4 Logic Functioning bit
 (38 9)  (272 377)  (272 377)  LC_4 Logic Functioning bit
 (39 9)  (273 377)  (273 377)  LC_4 Logic Functioning bit
 (47 9)  (281 377)  (281 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (26 10)  (260 378)  (260 378)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (38 10)  (272 378)  (272 378)  LC_5 Logic Functioning bit
 (45 10)  (279 378)  (279 378)  LC_5 Logic Functioning bit
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (270 379)  (270 379)  LC_5 Logic Functioning bit
 (37 11)  (271 379)  (271 379)  LC_5 Logic Functioning bit
 (38 11)  (272 379)  (272 379)  LC_5 Logic Functioning bit
 (39 11)  (273 379)  (273 379)  LC_5 Logic Functioning bit
 (40 11)  (274 379)  (274 379)  LC_5 Logic Functioning bit
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (15 12)  (249 380)  (249 380)  routing T_5_23.sp4_h_r_33 <X> T_5_23.lc_trk_g3_1
 (16 12)  (250 380)  (250 380)  routing T_5_23.sp4_h_r_33 <X> T_5_23.lc_trk_g3_1
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 380)  (252 380)  routing T_5_23.sp4_h_r_33 <X> T_5_23.lc_trk_g3_1
 (25 12)  (259 380)  (259 380)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g3_2
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 380)  (261 380)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 380)  (264 380)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 380)  (267 380)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 380)  (272 380)  LC_6 Logic Functioning bit
 (39 12)  (273 380)  (273 380)  LC_6 Logic Functioning bit
 (42 12)  (276 380)  (276 380)  LC_6 Logic Functioning bit
 (43 12)  (277 380)  (277 380)  LC_6 Logic Functioning bit
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 381)  (264 381)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 381)  (265 381)  routing T_5_23.lc_trk_g2_3 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (267 381)  (267 381)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_6
 (35 13)  (269 381)  (269 381)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.input_2_6
 (36 13)  (270 381)  (270 381)  LC_6 Logic Functioning bit
 (37 13)  (271 381)  (271 381)  LC_6 Logic Functioning bit
 (40 13)  (274 381)  (274 381)  LC_6 Logic Functioning bit
 (41 13)  (275 381)  (275 381)  LC_6 Logic Functioning bit
 (48 13)  (282 381)  (282 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (243 382)  (243 382)  routing T_5_23.sp4_v_b_10 <X> T_5_23.sp4_h_l_47
 (16 14)  (250 382)  (250 382)  routing T_5_23.sp12_v_t_10 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (255 382)  (255 382)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (260 382)  (260 382)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (37 14)  (271 382)  (271 382)  LC_7 Logic Functioning bit
 (38 14)  (272 382)  (272 382)  LC_7 Logic Functioning bit
 (39 14)  (273 382)  (273 382)  LC_7 Logic Functioning bit
 (41 14)  (275 382)  (275 382)  LC_7 Logic Functioning bit
 (43 14)  (277 382)  (277 382)  LC_7 Logic Functioning bit
 (45 14)  (279 382)  (279 382)  LC_7 Logic Functioning bit
 (51 14)  (285 382)  (285 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 383)  (265 383)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 383)  (271 383)  LC_7 Logic Functioning bit
 (39 15)  (273 383)  (273 383)  LC_7 Logic Functioning bit
 (47 15)  (281 383)  (281 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_6_23

 (6 0)  (294 368)  (294 368)  routing T_6_23.sp4_h_r_7 <X> T_6_23.sp4_v_b_0
 (14 0)  (302 368)  (302 368)  routing T_6_23.wire_logic_cluster/lc_0/out <X> T_6_23.lc_trk_g0_0
 (17 0)  (305 368)  (305 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (309 368)  (309 368)  routing T_6_23.sp4_h_r_19 <X> T_6_23.lc_trk_g0_3
 (22 0)  (310 368)  (310 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (311 368)  (311 368)  routing T_6_23.sp4_h_r_19 <X> T_6_23.lc_trk_g0_3
 (24 0)  (312 368)  (312 368)  routing T_6_23.sp4_h_r_19 <X> T_6_23.lc_trk_g0_3
 (29 0)  (317 368)  (317 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 368)  (319 368)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 368)  (320 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 368)  (321 368)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 368)  (322 368)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 368)  (324 368)  LC_0 Logic Functioning bit
 (38 0)  (326 368)  (326 368)  LC_0 Logic Functioning bit
 (41 0)  (329 368)  (329 368)  LC_0 Logic Functioning bit
 (43 0)  (331 368)  (331 368)  LC_0 Logic Functioning bit
 (45 0)  (333 368)  (333 368)  LC_0 Logic Functioning bit
 (46 0)  (334 368)  (334 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (305 369)  (305 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (309 369)  (309 369)  routing T_6_23.sp4_h_r_19 <X> T_6_23.lc_trk_g0_3
 (22 1)  (310 369)  (310 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (312 369)  (312 369)  routing T_6_23.bot_op_2 <X> T_6_23.lc_trk_g0_2
 (29 1)  (317 369)  (317 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 369)  (318 369)  routing T_6_23.lc_trk_g0_3 <X> T_6_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 369)  (319 369)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 369)  (320 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 369)  (321 369)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.input_2_0
 (37 1)  (325 369)  (325 369)  LC_0 Logic Functioning bit
 (39 1)  (327 369)  (327 369)  LC_0 Logic Functioning bit
 (41 1)  (329 369)  (329 369)  LC_0 Logic Functioning bit
 (42 1)  (330 369)  (330 369)  LC_0 Logic Functioning bit
 (52 1)  (340 369)  (340 369)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (301 370)  (301 370)  routing T_6_23.sp4_h_r_2 <X> T_6_23.sp4_v_t_39
 (14 2)  (302 370)  (302 370)  routing T_6_23.lft_op_4 <X> T_6_23.lc_trk_g0_4
 (27 2)  (315 370)  (315 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 370)  (316 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 370)  (317 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 370)  (318 370)  routing T_6_23.lc_trk_g3_5 <X> T_6_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 370)  (319 370)  routing T_6_23.lc_trk_g0_4 <X> T_6_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 370)  (320 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 370)  (324 370)  LC_1 Logic Functioning bit
 (37 2)  (325 370)  (325 370)  LC_1 Logic Functioning bit
 (38 2)  (326 370)  (326 370)  LC_1 Logic Functioning bit
 (39 2)  (327 370)  (327 370)  LC_1 Logic Functioning bit
 (0 3)  (288 371)  (288 371)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (12 3)  (300 371)  (300 371)  routing T_6_23.sp4_h_r_2 <X> T_6_23.sp4_v_t_39
 (15 3)  (303 371)  (303 371)  routing T_6_23.lft_op_4 <X> T_6_23.lc_trk_g0_4
 (17 3)  (305 371)  (305 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (315 371)  (315 371)  routing T_6_23.lc_trk_g1_0 <X> T_6_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 371)  (317 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (328 371)  (328 371)  LC_1 Logic Functioning bit
 (41 3)  (329 371)  (329 371)  LC_1 Logic Functioning bit
 (42 3)  (330 371)  (330 371)  LC_1 Logic Functioning bit
 (43 3)  (331 371)  (331 371)  LC_1 Logic Functioning bit
 (48 3)  (336 371)  (336 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (310 372)  (310 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 372)  (312 372)  routing T_6_23.bot_op_3 <X> T_6_23.lc_trk_g1_3
 (29 4)  (317 372)  (317 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 372)  (320 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 372)  (321 372)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 372)  (322 372)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 372)  (324 372)  LC_2 Logic Functioning bit
 (39 4)  (327 372)  (327 372)  LC_2 Logic Functioning bit
 (41 4)  (329 372)  (329 372)  LC_2 Logic Functioning bit
 (42 4)  (330 372)  (330 372)  LC_2 Logic Functioning bit
 (50 4)  (338 372)  (338 372)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (293 373)  (293 373)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_b_3
 (14 5)  (302 373)  (302 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (15 5)  (303 373)  (303 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (16 5)  (304 373)  (304 373)  routing T_6_23.sp4_h_r_0 <X> T_6_23.lc_trk_g1_0
 (17 5)  (305 373)  (305 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (19 5)  (307 373)  (307 373)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (31 5)  (319 373)  (319 373)  routing T_6_23.lc_trk_g3_2 <X> T_6_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 373)  (324 373)  LC_2 Logic Functioning bit
 (39 5)  (327 373)  (327 373)  LC_2 Logic Functioning bit
 (41 5)  (329 373)  (329 373)  LC_2 Logic Functioning bit
 (42 5)  (330 373)  (330 373)  LC_2 Logic Functioning bit
 (47 5)  (335 373)  (335 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (302 374)  (302 374)  routing T_6_23.bnr_op_4 <X> T_6_23.lc_trk_g1_4
 (15 6)  (303 374)  (303 374)  routing T_6_23.top_op_5 <X> T_6_23.lc_trk_g1_5
 (17 6)  (305 374)  (305 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (309 374)  (309 374)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g1_7
 (22 6)  (310 374)  (310 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (312 374)  (312 374)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g1_7
 (25 6)  (313 374)  (313 374)  routing T_6_23.lft_op_6 <X> T_6_23.lc_trk_g1_6
 (26 6)  (314 374)  (314 374)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 374)  (315 374)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 374)  (317 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 374)  (319 374)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 374)  (320 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 374)  (322 374)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 374)  (323 374)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.input_2_3
 (38 6)  (326 374)  (326 374)  LC_3 Logic Functioning bit
 (39 6)  (327 374)  (327 374)  LC_3 Logic Functioning bit
 (42 6)  (330 374)  (330 374)  LC_3 Logic Functioning bit
 (43 6)  (331 374)  (331 374)  LC_3 Logic Functioning bit
 (46 6)  (334 374)  (334 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (302 375)  (302 375)  routing T_6_23.bnr_op_4 <X> T_6_23.lc_trk_g1_4
 (17 7)  (305 375)  (305 375)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (306 375)  (306 375)  routing T_6_23.top_op_5 <X> T_6_23.lc_trk_g1_5
 (21 7)  (309 375)  (309 375)  routing T_6_23.sp12_h_l_4 <X> T_6_23.lc_trk_g1_7
 (22 7)  (310 375)  (310 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (312 375)  (312 375)  routing T_6_23.lft_op_6 <X> T_6_23.lc_trk_g1_6
 (28 7)  (316 375)  (316 375)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 375)  (317 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 375)  (318 375)  routing T_6_23.lc_trk_g1_3 <X> T_6_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 375)  (320 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (321 375)  (321 375)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.input_2_3
 (34 7)  (322 375)  (322 375)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.input_2_3
 (36 7)  (324 375)  (324 375)  LC_3 Logic Functioning bit
 (37 7)  (325 375)  (325 375)  LC_3 Logic Functioning bit
 (40 7)  (328 375)  (328 375)  LC_3 Logic Functioning bit
 (41 7)  (329 375)  (329 375)  LC_3 Logic Functioning bit
 (26 8)  (314 376)  (314 376)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 376)  (315 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 376)  (316 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 376)  (317 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 376)  (318 376)  routing T_6_23.lc_trk_g3_4 <X> T_6_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 376)  (319 376)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 376)  (320 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 376)  (321 376)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 376)  (324 376)  LC_4 Logic Functioning bit
 (37 8)  (325 376)  (325 376)  LC_4 Logic Functioning bit
 (38 8)  (326 376)  (326 376)  LC_4 Logic Functioning bit
 (39 8)  (327 376)  (327 376)  LC_4 Logic Functioning bit
 (17 9)  (305 377)  (305 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (315 377)  (315 377)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 377)  (317 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (328 377)  (328 377)  LC_4 Logic Functioning bit
 (41 9)  (329 377)  (329 377)  LC_4 Logic Functioning bit
 (42 9)  (330 377)  (330 377)  LC_4 Logic Functioning bit
 (43 9)  (331 377)  (331 377)  LC_4 Logic Functioning bit
 (5 10)  (293 378)  (293 378)  routing T_6_23.sp4_v_b_6 <X> T_6_23.sp4_h_l_43
 (13 10)  (301 378)  (301 378)  routing T_6_23.sp4_v_b_8 <X> T_6_23.sp4_v_t_45
 (17 10)  (305 378)  (305 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 378)  (306 378)  routing T_6_23.wire_logic_cluster/lc_5/out <X> T_6_23.lc_trk_g2_5
 (26 10)  (314 378)  (314 378)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 378)  (315 378)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 378)  (318 378)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 378)  (321 378)  routing T_6_23.lc_trk_g2_0 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 378)  (323 378)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_5
 (36 10)  (324 378)  (324 378)  LC_5 Logic Functioning bit
 (38 10)  (326 378)  (326 378)  LC_5 Logic Functioning bit
 (41 10)  (329 378)  (329 378)  LC_5 Logic Functioning bit
 (43 10)  (331 378)  (331 378)  LC_5 Logic Functioning bit
 (45 10)  (333 378)  (333 378)  LC_5 Logic Functioning bit
 (51 10)  (339 378)  (339 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (297 379)  (297 379)  routing T_6_23.sp4_v_b_7 <X> T_6_23.sp4_v_t_42
 (14 11)  (302 379)  (302 379)  routing T_6_23.sp12_v_b_20 <X> T_6_23.lc_trk_g2_4
 (16 11)  (304 379)  (304 379)  routing T_6_23.sp12_v_b_20 <X> T_6_23.lc_trk_g2_4
 (17 11)  (305 379)  (305 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (28 11)  (316 379)  (316 379)  routing T_6_23.lc_trk_g2_5 <X> T_6_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 379)  (318 379)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 379)  (320 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 379)  (321 379)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_5
 (34 11)  (322 379)  (322 379)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_5
 (35 11)  (323 379)  (323 379)  routing T_6_23.lc_trk_g3_6 <X> T_6_23.input_2_5
 (37 11)  (325 379)  (325 379)  LC_5 Logic Functioning bit
 (39 11)  (327 379)  (327 379)  LC_5 Logic Functioning bit
 (41 11)  (329 379)  (329 379)  LC_5 Logic Functioning bit
 (42 11)  (330 379)  (330 379)  LC_5 Logic Functioning bit
 (12 12)  (300 380)  (300 380)  routing T_6_23.sp4_v_t_46 <X> T_6_23.sp4_h_r_11
 (25 12)  (313 380)  (313 380)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g3_2
 (27 12)  (315 380)  (315 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 380)  (317 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 380)  (318 380)  routing T_6_23.lc_trk_g1_4 <X> T_6_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 380)  (319 380)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 380)  (320 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 380)  (322 380)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 380)  (323 380)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.input_2_6
 (38 12)  (326 380)  (326 380)  LC_6 Logic Functioning bit
 (39 12)  (327 380)  (327 380)  LC_6 Logic Functioning bit
 (42 12)  (330 380)  (330 380)  LC_6 Logic Functioning bit
 (43 12)  (331 380)  (331 380)  LC_6 Logic Functioning bit
 (14 13)  (302 381)  (302 381)  routing T_6_23.tnl_op_0 <X> T_6_23.lc_trk_g3_0
 (15 13)  (303 381)  (303 381)  routing T_6_23.tnl_op_0 <X> T_6_23.lc_trk_g3_0
 (17 13)  (305 381)  (305 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (310 381)  (310 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 381)  (311 381)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g3_2
 (24 13)  (312 381)  (312 381)  routing T_6_23.sp4_h_r_34 <X> T_6_23.lc_trk_g3_2
 (26 13)  (314 381)  (314 381)  routing T_6_23.lc_trk_g0_2 <X> T_6_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 381)  (317 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 381)  (319 381)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 381)  (320 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 381)  (321 381)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.input_2_6
 (36 13)  (324 381)  (324 381)  LC_6 Logic Functioning bit
 (37 13)  (325 381)  (325 381)  LC_6 Logic Functioning bit
 (40 13)  (328 381)  (328 381)  LC_6 Logic Functioning bit
 (41 13)  (329 381)  (329 381)  LC_6 Logic Functioning bit
 (8 14)  (296 382)  (296 382)  routing T_6_23.sp4_v_t_41 <X> T_6_23.sp4_h_l_47
 (9 14)  (297 382)  (297 382)  routing T_6_23.sp4_v_t_41 <X> T_6_23.sp4_h_l_47
 (10 14)  (298 382)  (298 382)  routing T_6_23.sp4_v_t_41 <X> T_6_23.sp4_h_l_47
 (14 14)  (302 382)  (302 382)  routing T_6_23.rgt_op_4 <X> T_6_23.lc_trk_g3_4
 (16 14)  (304 382)  (304 382)  routing T_6_23.sp12_v_t_10 <X> T_6_23.lc_trk_g3_5
 (17 14)  (305 382)  (305 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (313 382)  (313 382)  routing T_6_23.sp4_h_r_38 <X> T_6_23.lc_trk_g3_6
 (29 14)  (317 382)  (317 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 382)  (319 382)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 382)  (320 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 382)  (322 382)  routing T_6_23.lc_trk_g1_5 <X> T_6_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 382)  (324 382)  LC_7 Logic Functioning bit
 (37 14)  (325 382)  (325 382)  LC_7 Logic Functioning bit
 (38 14)  (326 382)  (326 382)  LC_7 Logic Functioning bit
 (39 14)  (327 382)  (327 382)  LC_7 Logic Functioning bit
 (15 15)  (303 383)  (303 383)  routing T_6_23.rgt_op_4 <X> T_6_23.lc_trk_g3_4
 (17 15)  (305 383)  (305 383)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (310 383)  (310 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (311 383)  (311 383)  routing T_6_23.sp4_h_r_38 <X> T_6_23.lc_trk_g3_6
 (24 15)  (312 383)  (312 383)  routing T_6_23.sp4_h_r_38 <X> T_6_23.lc_trk_g3_6
 (27 15)  (315 383)  (315 383)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 383)  (316 383)  routing T_6_23.lc_trk_g3_0 <X> T_6_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 383)  (317 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (40 15)  (328 383)  (328 383)  LC_7 Logic Functioning bit
 (41 15)  (329 383)  (329 383)  LC_7 Logic Functioning bit
 (42 15)  (330 383)  (330 383)  LC_7 Logic Functioning bit
 (43 15)  (331 383)  (331 383)  LC_7 Logic Functioning bit
 (46 15)  (334 383)  (334 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_23

 (12 0)  (354 368)  (354 368)  routing T_7_23.sp4_v_t_39 <X> T_7_23.sp4_h_r_2
 (14 0)  (356 368)  (356 368)  routing T_7_23.wire_logic_cluster/lc_0/out <X> T_7_23.lc_trk_g0_0
 (15 0)  (357 368)  (357 368)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g0_1
 (16 0)  (358 368)  (358 368)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g0_1
 (17 0)  (359 368)  (359 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (360 368)  (360 368)  routing T_7_23.sp4_h_r_9 <X> T_7_23.lc_trk_g0_1
 (21 0)  (363 368)  (363 368)  routing T_7_23.sp4_v_b_3 <X> T_7_23.lc_trk_g0_3
 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (365 368)  (365 368)  routing T_7_23.sp4_v_b_3 <X> T_7_23.lc_trk_g0_3
 (26 0)  (368 368)  (368 368)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 368)  (369 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 368)  (370 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 368)  (371 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 368)  (372 368)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 368)  (373 368)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 368)  (374 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 368)  (376 368)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 368)  (378 368)  LC_0 Logic Functioning bit
 (37 0)  (379 368)  (379 368)  LC_0 Logic Functioning bit
 (39 0)  (381 368)  (381 368)  LC_0 Logic Functioning bit
 (43 0)  (385 368)  (385 368)  LC_0 Logic Functioning bit
 (45 0)  (387 368)  (387 368)  LC_0 Logic Functioning bit
 (53 0)  (395 368)  (395 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (359 369)  (359 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (364 369)  (364 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (366 369)  (366 369)  routing T_7_23.top_op_2 <X> T_7_23.lc_trk_g0_2
 (25 1)  (367 369)  (367 369)  routing T_7_23.top_op_2 <X> T_7_23.lc_trk_g0_2
 (28 1)  (370 369)  (370 369)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 369)  (371 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 369)  (372 369)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 369)  (373 369)  routing T_7_23.lc_trk_g1_6 <X> T_7_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 369)  (374 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 369)  (378 369)  LC_0 Logic Functioning bit
 (37 1)  (379 369)  (379 369)  LC_0 Logic Functioning bit
 (42 1)  (384 369)  (384 369)  LC_0 Logic Functioning bit
 (43 1)  (385 369)  (385 369)  LC_0 Logic Functioning bit
 (0 2)  (342 370)  (342 370)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (2 2)  (344 370)  (344 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (354 370)  (354 370)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_h_l_39
 (14 2)  (356 370)  (356 370)  routing T_7_23.wire_logic_cluster/lc_4/out <X> T_7_23.lc_trk_g0_4
 (22 2)  (364 370)  (364 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (371 370)  (371 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 370)  (373 370)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 370)  (374 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 370)  (376 370)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 370)  (378 370)  LC_1 Logic Functioning bit
 (37 2)  (379 370)  (379 370)  LC_1 Logic Functioning bit
 (38 2)  (380 370)  (380 370)  LC_1 Logic Functioning bit
 (39 2)  (381 370)  (381 370)  LC_1 Logic Functioning bit
 (46 2)  (388 370)  (388 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 371)  (342 371)  routing T_7_23.glb_netwk_3 <X> T_7_23.wire_logic_cluster/lc_7/clk
 (3 3)  (345 371)  (345 371)  routing T_7_23.sp12_v_b_0 <X> T_7_23.sp12_h_l_23
 (13 3)  (355 371)  (355 371)  routing T_7_23.sp4_h_r_11 <X> T_7_23.sp4_h_l_39
 (17 3)  (359 371)  (359 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (363 371)  (363 371)  routing T_7_23.sp4_r_v_b_31 <X> T_7_23.lc_trk_g0_7
 (26 3)  (368 371)  (368 371)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 371)  (369 371)  routing T_7_23.lc_trk_g1_2 <X> T_7_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 371)  (371 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 371)  (372 371)  routing T_7_23.lc_trk_g0_2 <X> T_7_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 371)  (373 371)  routing T_7_23.lc_trk_g1_7 <X> T_7_23.wire_logic_cluster/lc_1/in_3
 (40 3)  (382 371)  (382 371)  LC_1 Logic Functioning bit
 (41 3)  (383 371)  (383 371)  LC_1 Logic Functioning bit
 (42 3)  (384 371)  (384 371)  LC_1 Logic Functioning bit
 (43 3)  (385 371)  (385 371)  LC_1 Logic Functioning bit
 (27 4)  (369 372)  (369 372)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 372)  (370 372)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 372)  (373 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 372)  (375 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 372)  (376 372)  routing T_7_23.lc_trk_g3_4 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 372)  (378 372)  LC_2 Logic Functioning bit
 (38 4)  (380 372)  (380 372)  LC_2 Logic Functioning bit
 (45 4)  (387 372)  (387 372)  LC_2 Logic Functioning bit
 (12 5)  (354 373)  (354 373)  routing T_7_23.sp4_h_r_5 <X> T_7_23.sp4_v_b_5
 (22 5)  (364 373)  (364 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 373)  (366 373)  routing T_7_23.bot_op_2 <X> T_7_23.lc_trk_g1_2
 (26 5)  (368 373)  (368 373)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 373)  (370 373)  routing T_7_23.lc_trk_g2_2 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 373)  (371 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 373)  (372 373)  routing T_7_23.lc_trk_g3_2 <X> T_7_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 373)  (378 373)  LC_2 Logic Functioning bit
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (38 5)  (380 373)  (380 373)  LC_2 Logic Functioning bit
 (39 5)  (381 373)  (381 373)  LC_2 Logic Functioning bit
 (41 5)  (383 373)  (383 373)  LC_2 Logic Functioning bit
 (43 5)  (385 373)  (385 373)  LC_2 Logic Functioning bit
 (48 5)  (390 373)  (390 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (350 374)  (350 374)  routing T_7_23.sp4_h_r_4 <X> T_7_23.sp4_h_l_41
 (17 6)  (359 374)  (359 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 374)  (360 374)  routing T_7_23.wire_logic_cluster/lc_5/out <X> T_7_23.lc_trk_g1_5
 (22 6)  (364 374)  (364 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (366 374)  (366 374)  routing T_7_23.top_op_7 <X> T_7_23.lc_trk_g1_7
 (21 7)  (363 375)  (363 375)  routing T_7_23.top_op_7 <X> T_7_23.lc_trk_g1_7
 (22 7)  (364 375)  (364 375)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (365 375)  (365 375)  routing T_7_23.sp12_h_r_14 <X> T_7_23.lc_trk_g1_6
 (15 8)  (357 376)  (357 376)  routing T_7_23.sp4_v_t_28 <X> T_7_23.lc_trk_g2_1
 (16 8)  (358 376)  (358 376)  routing T_7_23.sp4_v_t_28 <X> T_7_23.lc_trk_g2_1
 (17 8)  (359 376)  (359 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (367 376)  (367 376)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (26 8)  (368 376)  (368 376)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 376)  (373 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 376)  (375 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 376)  (376 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 376)  (377 376)  routing T_7_23.lc_trk_g0_4 <X> T_7_23.input_2_4
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (37 8)  (379 376)  (379 376)  LC_4 Logic Functioning bit
 (43 8)  (385 376)  (385 376)  LC_4 Logic Functioning bit
 (45 8)  (387 376)  (387 376)  LC_4 Logic Functioning bit
 (51 8)  (393 376)  (393 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (364 377)  (364 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 377)  (365 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (24 9)  (366 377)  (366 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (25 9)  (367 377)  (367 377)  routing T_7_23.sp4_h_r_42 <X> T_7_23.lc_trk_g2_2
 (28 9)  (370 377)  (370 377)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 377)  (372 377)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 377)  (373 377)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 377)  (374 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (37 9)  (379 377)  (379 377)  LC_4 Logic Functioning bit
 (41 9)  (383 377)  (383 377)  LC_4 Logic Functioning bit
 (42 9)  (384 377)  (384 377)  LC_4 Logic Functioning bit
 (43 9)  (385 377)  (385 377)  LC_4 Logic Functioning bit
 (46 9)  (388 377)  (388 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (346 378)  (346 378)  routing T_7_23.sp4_v_b_6 <X> T_7_23.sp4_v_t_43
 (5 10)  (347 378)  (347 378)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_h_l_43
 (9 10)  (351 378)  (351 378)  routing T_7_23.sp4_v_b_7 <X> T_7_23.sp4_h_l_42
 (12 10)  (354 378)  (354 378)  routing T_7_23.sp4_v_b_8 <X> T_7_23.sp4_h_l_45
 (14 10)  (356 378)  (356 378)  routing T_7_23.sp12_v_t_3 <X> T_7_23.lc_trk_g2_4
 (16 10)  (358 378)  (358 378)  routing T_7_23.sp12_v_b_21 <X> T_7_23.lc_trk_g2_5
 (17 10)  (359 378)  (359 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (367 378)  (367 378)  routing T_7_23.wire_logic_cluster/lc_6/out <X> T_7_23.lc_trk_g2_6
 (26 10)  (368 378)  (368 378)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 378)  (370 378)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 378)  (371 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 378)  (372 378)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 378)  (373 378)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 378)  (374 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 378)  (376 378)  routing T_7_23.lc_trk_g1_5 <X> T_7_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 378)  (377 378)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.input_2_5
 (36 10)  (378 378)  (378 378)  LC_5 Logic Functioning bit
 (37 10)  (379 378)  (379 378)  LC_5 Logic Functioning bit
 (38 10)  (380 378)  (380 378)  LC_5 Logic Functioning bit
 (42 10)  (384 378)  (384 378)  LC_5 Logic Functioning bit
 (45 10)  (387 378)  (387 378)  LC_5 Logic Functioning bit
 (46 10)  (388 378)  (388 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (346 379)  (346 379)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_h_l_43
 (14 11)  (356 379)  (356 379)  routing T_7_23.sp12_v_t_3 <X> T_7_23.lc_trk_g2_4
 (15 11)  (357 379)  (357 379)  routing T_7_23.sp12_v_t_3 <X> T_7_23.lc_trk_g2_4
 (17 11)  (359 379)  (359 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (360 379)  (360 379)  routing T_7_23.sp12_v_b_21 <X> T_7_23.lc_trk_g2_5
 (22 11)  (364 379)  (364 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 379)  (368 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 379)  (369 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 379)  (370 379)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 379)  (371 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 379)  (374 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (377 379)  (377 379)  routing T_7_23.lc_trk_g0_7 <X> T_7_23.input_2_5
 (36 11)  (378 379)  (378 379)  LC_5 Logic Functioning bit
 (37 11)  (379 379)  (379 379)  LC_5 Logic Functioning bit
 (38 11)  (380 379)  (380 379)  LC_5 Logic Functioning bit
 (39 11)  (381 379)  (381 379)  LC_5 Logic Functioning bit
 (5 12)  (347 380)  (347 380)  routing T_7_23.sp4_v_t_44 <X> T_7_23.sp4_h_r_9
 (22 12)  (364 380)  (364 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (367 380)  (367 380)  routing T_7_23.wire_logic_cluster/lc_2/out <X> T_7_23.lc_trk_g3_2
 (28 12)  (370 380)  (370 380)  routing T_7_23.lc_trk_g2_1 <X> T_7_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 380)  (371 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 380)  (373 380)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 380)  (374 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 380)  (375 380)  routing T_7_23.lc_trk_g2_5 <X> T_7_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 380)  (377 380)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_6
 (36 12)  (378 380)  (378 380)  LC_6 Logic Functioning bit
 (37 12)  (379 380)  (379 380)  LC_6 Logic Functioning bit
 (43 12)  (385 380)  (385 380)  LC_6 Logic Functioning bit
 (45 12)  (387 380)  (387 380)  LC_6 Logic Functioning bit
 (8 13)  (350 381)  (350 381)  routing T_7_23.sp4_h_l_47 <X> T_7_23.sp4_v_b_10
 (9 13)  (351 381)  (351 381)  routing T_7_23.sp4_h_l_47 <X> T_7_23.sp4_v_b_10
 (21 13)  (363 381)  (363 381)  routing T_7_23.sp4_r_v_b_43 <X> T_7_23.lc_trk_g3_3
 (22 13)  (364 381)  (364 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 381)  (368 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 381)  (369 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 381)  (370 381)  routing T_7_23.lc_trk_g3_3 <X> T_7_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 381)  (371 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 381)  (374 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 381)  (375 381)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_6
 (35 13)  (377 381)  (377 381)  routing T_7_23.lc_trk_g2_6 <X> T_7_23.input_2_6
 (36 13)  (378 381)  (378 381)  LC_6 Logic Functioning bit
 (37 13)  (379 381)  (379 381)  LC_6 Logic Functioning bit
 (41 13)  (383 381)  (383 381)  LC_6 Logic Functioning bit
 (42 13)  (384 381)  (384 381)  LC_6 Logic Functioning bit
 (43 13)  (385 381)  (385 381)  LC_6 Logic Functioning bit
 (53 13)  (395 381)  (395 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (347 382)  (347 382)  routing T_7_23.sp4_v_b_9 <X> T_7_23.sp4_h_l_44
 (21 14)  (363 382)  (363 382)  routing T_7_23.wire_logic_cluster/lc_7/out <X> T_7_23.lc_trk_g3_7
 (22 14)  (364 382)  (364 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (367 382)  (367 382)  routing T_7_23.sp4_v_b_38 <X> T_7_23.lc_trk_g3_6
 (26 14)  (368 382)  (368 382)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 382)  (370 382)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 382)  (371 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 382)  (372 382)  routing T_7_23.lc_trk_g2_4 <X> T_7_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 382)  (373 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 382)  (374 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 382)  (375 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 382)  (376 382)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 382)  (378 382)  LC_7 Logic Functioning bit
 (37 14)  (379 382)  (379 382)  LC_7 Logic Functioning bit
 (38 14)  (380 382)  (380 382)  LC_7 Logic Functioning bit
 (42 14)  (384 382)  (384 382)  LC_7 Logic Functioning bit
 (45 14)  (387 382)  (387 382)  LC_7 Logic Functioning bit
 (17 15)  (359 383)  (359 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 383)  (365 383)  routing T_7_23.sp4_v_b_38 <X> T_7_23.lc_trk_g3_6
 (25 15)  (367 383)  (367 383)  routing T_7_23.sp4_v_b_38 <X> T_7_23.lc_trk_g3_6
 (26 15)  (368 383)  (368 383)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 383)  (369 383)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 383)  (370 383)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 383)  (371 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 383)  (373 383)  routing T_7_23.lc_trk_g3_7 <X> T_7_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 383)  (374 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (378 383)  (378 383)  LC_7 Logic Functioning bit
 (37 15)  (379 383)  (379 383)  LC_7 Logic Functioning bit
 (38 15)  (380 383)  (380 383)  LC_7 Logic Functioning bit
 (39 15)  (381 383)  (381 383)  LC_7 Logic Functioning bit
 (46 15)  (388 383)  (388 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_8_23

 (2 0)  (398 368)  (398 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (9 2)  (405 370)  (405 370)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_h_l_36
 (5 4)  (401 372)  (401 372)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_h_r_3
 (6 4)  (402 372)  (402 372)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_b_3
 (11 4)  (407 372)  (407 372)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_v_b_5
 (13 4)  (409 372)  (409 372)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_v_b_5
 (8 6)  (404 374)  (404 374)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_h_l_41
 (10 6)  (406 374)  (406 374)  routing T_8_23.sp4_h_r_8 <X> T_8_23.sp4_h_l_41
 (10 9)  (406 377)  (406 377)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_b_7
 (4 12)  (400 380)  (400 380)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_v_b_9
 (11 12)  (407 380)  (407 380)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_v_b_11
 (13 12)  (409 380)  (409 380)  routing T_8_23.sp4_v_t_38 <X> T_8_23.sp4_v_b_11


LogicTile_9_23

 (11 0)  (449 368)  (449 368)  routing T_9_23.sp4_h_r_9 <X> T_9_23.sp4_v_b_2
 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g1_0 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (473 368)  (473 368)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_0
 (36 0)  (474 368)  (474 368)  LC_0 Logic Functioning bit
 (39 0)  (477 368)  (477 368)  LC_0 Logic Functioning bit
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (42 0)  (480 368)  (480 368)  LC_0 Logic Functioning bit
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (45 0)  (483 368)  (483 368)  LC_0 Logic Functioning bit
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (471 369)  (471 369)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_0
 (34 1)  (472 369)  (472 369)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.input_2_0
 (36 1)  (474 369)  (474 369)  LC_0 Logic Functioning bit
 (39 1)  (477 369)  (477 369)  LC_0 Logic Functioning bit
 (41 1)  (479 369)  (479 369)  LC_0 Logic Functioning bit
 (42 1)  (480 369)  (480 369)  LC_0 Logic Functioning bit
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 370)  (466 370)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 370)  (474 370)  LC_1 Logic Functioning bit
 (39 2)  (477 370)  (477 370)  LC_1 Logic Functioning bit
 (41 2)  (479 370)  (479 370)  LC_1 Logic Functioning bit
 (42 2)  (480 370)  (480 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (45 2)  (483 370)  (483 370)  LC_1 Logic Functioning bit
 (0 3)  (438 371)  (438 371)  routing T_9_23.glb_netwk_3 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (36 3)  (474 371)  (474 371)  LC_1 Logic Functioning bit
 (39 3)  (477 371)  (477 371)  LC_1 Logic Functioning bit
 (41 3)  (479 371)  (479 371)  LC_1 Logic Functioning bit
 (42 3)  (480 371)  (480 371)  LC_1 Logic Functioning bit
 (5 4)  (443 372)  (443 372)  routing T_9_23.sp4_h_l_37 <X> T_9_23.sp4_h_r_3
 (11 4)  (449 372)  (449 372)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (13 4)  (451 372)  (451 372)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (14 4)  (452 372)  (452 372)  routing T_9_23.wire_logic_cluster/lc_0/out <X> T_9_23.lc_trk_g1_0
 (21 4)  (459 372)  (459 372)  routing T_9_23.wire_logic_cluster/lc_3/out <X> T_9_23.lc_trk_g1_3
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 372)  (463 372)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g1_2
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (41 4)  (479 372)  (479 372)  LC_2 Logic Functioning bit
 (42 4)  (480 372)  (480 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (4 5)  (442 373)  (442 373)  routing T_9_23.sp4_h_l_37 <X> T_9_23.sp4_h_r_3
 (12 5)  (450 373)  (450 373)  routing T_9_23.sp4_h_l_46 <X> T_9_23.sp4_v_b_5
 (17 5)  (455 373)  (455 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 373)  (468 373)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (39 5)  (477 373)  (477 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g1_5
 (25 6)  (463 374)  (463 374)  routing T_9_23.wire_logic_cluster/lc_6/out <X> T_9_23.lc_trk_g1_6
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 374)  (474 374)  LC_3 Logic Functioning bit
 (39 6)  (477 374)  (477 374)  LC_3 Logic Functioning bit
 (41 6)  (479 374)  (479 374)  LC_3 Logic Functioning bit
 (42 6)  (480 374)  (480 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (45 6)  (483 374)  (483 374)  LC_3 Logic Functioning bit
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 375)  (474 375)  LC_3 Logic Functioning bit
 (39 7)  (477 375)  (477 375)  LC_3 Logic Functioning bit
 (41 7)  (479 375)  (479 375)  LC_3 Logic Functioning bit
 (42 7)  (480 375)  (480 375)  LC_3 Logic Functioning bit
 (48 7)  (486 375)  (486 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (441 376)  (441 376)  routing T_9_23.sp12_h_r_1 <X> T_9_23.sp12_v_b_1
 (5 8)  (443 376)  (443 376)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_h_r_6
 (13 8)  (451 376)  (451 376)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_8
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 376)  (466 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 376)  (474 376)  LC_4 Logic Functioning bit
 (39 8)  (477 376)  (477 376)  LC_4 Logic Functioning bit
 (41 8)  (479 376)  (479 376)  LC_4 Logic Functioning bit
 (42 8)  (480 376)  (480 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (45 8)  (483 376)  (483 376)  LC_4 Logic Functioning bit
 (46 8)  (484 376)  (484 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (441 377)  (441 377)  routing T_9_23.sp12_h_r_1 <X> T_9_23.sp12_v_b_1
 (4 9)  (442 377)  (442 377)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_h_r_6
 (12 9)  (450 377)  (450 377)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_8
 (36 9)  (474 377)  (474 377)  LC_4 Logic Functioning bit
 (39 9)  (477 377)  (477 377)  LC_4 Logic Functioning bit
 (41 9)  (479 377)  (479 377)  LC_4 Logic Functioning bit
 (42 9)  (480 377)  (480 377)  LC_4 Logic Functioning bit
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (41 10)  (479 378)  (479 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (45 10)  (483 378)  (483 378)  LC_5 Logic Functioning bit
 (36 11)  (474 379)  (474 379)  LC_5 Logic Functioning bit
 (39 11)  (477 379)  (477 379)  LC_5 Logic Functioning bit
 (41 11)  (479 379)  (479 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.wire_logic_cluster/lc_1/out <X> T_9_23.lc_trk_g3_1
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 380)  (474 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (41 12)  (479 380)  (479 380)  LC_6 Logic Functioning bit
 (42 12)  (480 380)  (480 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (45 12)  (483 380)  (483 380)  LC_6 Logic Functioning bit
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 381)  (474 381)  LC_6 Logic Functioning bit
 (39 13)  (477 381)  (477 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (42 13)  (480 381)  (480 381)  LC_6 Logic Functioning bit
 (48 13)  (486 381)  (486 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (452 382)  (452 382)  routing T_9_23.wire_logic_cluster/lc_4/out <X> T_9_23.lc_trk_g3_4
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (459 382)  (459 382)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g3_7
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (41 14)  (479 382)  (479 382)  LC_7 Logic Functioning bit
 (42 14)  (480 382)  (480 382)  LC_7 Logic Functioning bit
 (44 14)  (482 382)  (482 382)  LC_7 Logic Functioning bit
 (45 14)  (483 382)  (483 382)  LC_7 Logic Functioning bit
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit
 (42 15)  (480 383)  (480 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (14 0)  (506 368)  (506 368)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g0_0
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (41 0)  (533 368)  (533 368)  LC_0 Logic Functioning bit
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (15 1)  (507 369)  (507 369)  routing T_10_23.lft_op_0 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (519 369)  (519 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 369)  (520 369)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 369)  (523 369)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (42 1)  (534 369)  (534 369)  LC_0 Logic Functioning bit
 (43 1)  (535 369)  (535 369)  LC_0 Logic Functioning bit
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (513 370)  (513 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.lft_op_7 <X> T_10_23.lc_trk_g0_7
 (28 2)  (520 370)  (520 370)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 370)  (526 370)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (0 3)  (492 371)  (492 371)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (4 3)  (496 371)  (496 371)  routing T_10_23.sp4_v_b_7 <X> T_10_23.sp4_h_l_37
 (13 3)  (505 371)  (505 371)  routing T_10_23.sp4_v_b_9 <X> T_10_23.sp4_h_l_39
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 371)  (522 371)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (47 3)  (539 371)  (539 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (501 372)  (501 372)  routing T_10_23.sp4_v_t_41 <X> T_10_23.sp4_h_r_4
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 372)  (510 372)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g1_1
 (21 4)  (513 372)  (513 372)  routing T_10_23.wire_logic_cluster/lc_3/out <X> T_10_23.lc_trk_g1_3
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 372)  (517 372)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g1_2
 (28 4)  (520 372)  (520 372)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (41 4)  (533 372)  (533 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (46 4)  (538 372)  (538 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (539 372)  (539 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.lft_op_2 <X> T_10_23.lc_trk_g1_2
 (27 5)  (519 373)  (519 373)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g3_2 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (39 5)  (531 373)  (531 373)  LC_2 Logic Functioning bit
 (13 6)  (505 374)  (505 374)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_v_t_40
 (14 6)  (506 374)  (506 374)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g1_4
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g1_5
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 374)  (526 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (45 6)  (537 374)  (537 374)  LC_3 Logic Functioning bit
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (518 375)  (518 375)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 375)  (520 375)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (38 7)  (530 375)  (530 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (41 7)  (533 375)  (533 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (53 7)  (545 375)  (545 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 376)  (515 376)  routing T_10_23.sp4_h_r_27 <X> T_10_23.lc_trk_g2_3
 (24 8)  (516 376)  (516 376)  routing T_10_23.sp4_h_r_27 <X> T_10_23.lc_trk_g2_3
 (25 8)  (517 376)  (517 376)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (26 8)  (518 376)  (518 376)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 376)  (523 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 376)  (526 376)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 376)  (527 376)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (48 8)  (540 376)  (540 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (545 376)  (545 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (3 9)  (495 377)  (495 377)  routing T_10_23.sp12_h_l_22 <X> T_10_23.sp12_v_b_1
 (21 9)  (513 377)  (513 377)  routing T_10_23.sp4_h_r_27 <X> T_10_23.lc_trk_g2_3
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 377)  (515 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (25 9)  (517 377)  (517 377)  routing T_10_23.sp4_v_t_23 <X> T_10_23.lc_trk_g2_2
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 377)  (520 377)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 377)  (524 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 377)  (525 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (35 9)  (527 377)  (527 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (48 9)  (540 377)  (540 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (519 378)  (519 378)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (38 10)  (530 378)  (530 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (46 10)  (538 378)  (538 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (539 378)  (539 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 379)  (528 379)  LC_5 Logic Functioning bit
 (38 11)  (530 379)  (530 379)  LC_5 Logic Functioning bit
 (13 12)  (505 380)  (505 380)  routing T_10_23.sp4_h_l_46 <X> T_10_23.sp4_v_b_11
 (14 12)  (506 380)  (506 380)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g3_0
 (15 12)  (507 380)  (507 380)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g3_1
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (514 380)  (514 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 380)  (517 380)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g3_2
 (26 12)  (518 380)  (518 380)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 380)  (519 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 380)  (520 380)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (42 12)  (534 380)  (534 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (12 13)  (504 381)  (504 381)  routing T_10_23.sp4_h_l_46 <X> T_10_23.sp4_v_b_11
 (13 13)  (505 381)  (505 381)  routing T_10_23.sp4_v_t_43 <X> T_10_23.sp4_h_r_11
 (14 13)  (506 381)  (506 381)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g3_0
 (16 13)  (508 381)  (508 381)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (510 381)  (510 381)  routing T_10_23.tnl_op_1 <X> T_10_23.lc_trk_g3_1
 (22 13)  (514 381)  (514 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (34 13)  (526 381)  (526 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (35 13)  (527 381)  (527 381)  routing T_10_23.lc_trk_g3_3 <X> T_10_23.input_2_6
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (38 13)  (530 381)  (530 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (48 13)  (540 381)  (540 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (543 381)  (543 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 382)  (510 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (517 382)  (517 382)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g3_6
 (18 15)  (510 383)  (510 383)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (21 15)  (513 383)  (513 383)  routing T_10_23.sp4_r_v_b_47 <X> T_10_23.lc_trk_g3_7
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_11_23

 (13 0)  (559 368)  (559 368)  routing T_11_23.sp4_h_l_39 <X> T_11_23.sp4_v_b_2
 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (37 0)  (583 368)  (583 368)  LC_0 Logic Functioning bit
 (38 0)  (584 368)  (584 368)  LC_0 Logic Functioning bit
 (39 0)  (585 368)  (585 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (48 0)  (594 368)  (594 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (558 369)  (558 369)  routing T_11_23.sp4_h_l_39 <X> T_11_23.sp4_v_b_2
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (569 369)  (569 369)  routing T_11_23.sp12_h_l_17 <X> T_11_23.lc_trk_g0_2
 (25 1)  (571 369)  (571 369)  routing T_11_23.sp12_h_l_17 <X> T_11_23.lc_trk_g0_2
 (26 1)  (572 369)  (572 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 369)  (574 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 369)  (576 369)  routing T_11_23.lc_trk_g2_3 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (51 1)  (597 369)  (597 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (557 370)  (557 370)  routing T_11_23.sp4_h_r_8 <X> T_11_23.sp4_v_t_39
 (13 2)  (559 370)  (559 370)  routing T_11_23.sp4_h_r_8 <X> T_11_23.sp4_v_t_39
 (15 2)  (561 370)  (561 370)  routing T_11_23.bot_op_5 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (571 370)  (571 370)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (0 3)  (546 371)  (546 371)  routing T_11_23.glb_netwk_3 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (12 3)  (558 371)  (558 371)  routing T_11_23.sp4_h_r_8 <X> T_11_23.sp4_v_t_39
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 371)  (569 371)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (25 3)  (571 371)  (571 371)  routing T_11_23.sp4_v_t_3 <X> T_11_23.lc_trk_g0_6
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (48 3)  (594 371)  (594 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (560 372)  (560 372)  routing T_11_23.wire_logic_cluster/lc_0/out <X> T_11_23.lc_trk_g1_0
 (25 4)  (571 372)  (571 372)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g1_2
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 372)  (574 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 372)  (576 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 372)  (580 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (39 4)  (585 372)  (585 372)  LC_2 Logic Functioning bit
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 373)  (572 373)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 373)  (577 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (48 5)  (594 373)  (594 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (597 373)  (597 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (555 374)  (555 374)  routing T_11_23.sp4_v_b_4 <X> T_11_23.sp4_h_l_41
 (11 6)  (557 374)  (557 374)  routing T_11_23.sp4_h_l_37 <X> T_11_23.sp4_v_t_40
 (4 7)  (550 375)  (550 375)  routing T_11_23.sp4_v_b_10 <X> T_11_23.sp4_h_l_38
 (14 7)  (560 375)  (560 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (15 7)  (561 375)  (561 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (16 7)  (562 375)  (562 375)  routing T_11_23.sp4_h_r_4 <X> T_11_23.lc_trk_g1_4
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (559 376)  (559 376)  routing T_11_23.sp4_h_l_45 <X> T_11_23.sp4_v_b_8
 (16 8)  (562 376)  (562 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (17 8)  (563 376)  (563 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 376)  (564 376)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (22 8)  (568 376)  (568 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 376)  (569 376)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (24 8)  (570 376)  (570 376)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (26 8)  (572 376)  (572 376)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g2_1 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (52 8)  (598 376)  (598 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (558 377)  (558 377)  routing T_11_23.sp4_h_l_45 <X> T_11_23.sp4_v_b_8
 (18 9)  (564 377)  (564 377)  routing T_11_23.sp4_v_b_33 <X> T_11_23.lc_trk_g2_1
 (21 9)  (567 377)  (567 377)  routing T_11_23.sp4_h_r_27 <X> T_11_23.lc_trk_g2_3
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 377)  (574 377)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (38 9)  (584 377)  (584 377)  LC_4 Logic Functioning bit
 (51 9)  (597 377)  (597 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (571 378)  (571 378)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g2_6
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 378)  (577 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 378)  (580 378)  routing T_11_23.lc_trk_g3_5 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (37 10)  (583 378)  (583 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (43 10)  (589 378)  (589 378)  LC_5 Logic Functioning bit
 (45 10)  (591 378)  (591 378)  LC_5 Logic Functioning bit
 (52 10)  (598 378)  (598 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (599 378)  (599 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (549 379)  (549 379)  routing T_11_23.sp12_v_b_1 <X> T_11_23.sp12_h_l_22
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 379)  (569 379)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g2_6
 (24 11)  (570 379)  (570 379)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g2_6
 (26 11)  (572 379)  (572 379)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 379)  (574 379)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 379)  (576 379)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (9 12)  (555 380)  (555 380)  routing T_11_23.sp4_v_t_47 <X> T_11_23.sp4_h_r_10
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 380)  (564 380)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g3_1
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 380)  (574 380)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 380)  (577 380)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 380)  (580 380)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (38 12)  (584 380)  (584 380)  LC_6 Logic Functioning bit
 (45 12)  (591 380)  (591 380)  LC_6 Logic Functioning bit
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 381)  (570 381)  routing T_11_23.tnr_op_2 <X> T_11_23.lc_trk_g3_2
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (46 13)  (592 381)  (592 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (558 382)  (558 382)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_h_l_46
 (14 14)  (560 382)  (560 382)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g3_4
 (17 14)  (563 382)  (563 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 382)  (564 382)  routing T_11_23.wire_logic_cluster/lc_5/out <X> T_11_23.lc_trk_g3_5
 (25 14)  (571 382)  (571 382)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g3_6
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 383)  (569 383)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g3_6
 (24 15)  (570 383)  (570 383)  routing T_11_23.sp4_h_r_38 <X> T_11_23.lc_trk_g3_6


LogicTile_12_23

 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_v_b_2
 (13 0)  (613 368)  (613 368)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_v_b_2
 (21 0)  (621 368)  (621 368)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 368)  (626 368)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 368)  (635 368)  routing T_12_23.lc_trk_g0_4 <X> T_12_23.input_2_0
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 370)  (627 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 370)  (628 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 370)  (633 370)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 370)  (636 370)  LC_1 Logic Functioning bit
 (38 2)  (638 370)  (638 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (42 2)  (642 370)  (642 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (45 2)  (645 370)  (645 370)  LC_1 Logic Functioning bit
 (50 2)  (650 370)  (650 370)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 371)  (600 371)  routing T_12_23.glb_netwk_3 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (14 3)  (614 371)  (614 371)  routing T_12_23.top_op_4 <X> T_12_23.lc_trk_g0_4
 (15 3)  (615 371)  (615 371)  routing T_12_23.top_op_4 <X> T_12_23.lc_trk_g0_4
 (17 3)  (617 371)  (617 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (628 371)  (628 371)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 372)  (633 372)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 372)  (641 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (22 5)  (622 373)  (622 373)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 373)  (624 373)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g1_2
 (25 5)  (625 373)  (625 373)  routing T_12_23.top_op_2 <X> T_12_23.lc_trk_g1_2
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 373)  (641 373)  LC_2 Logic Functioning bit
 (43 5)  (643 373)  (643 373)  LC_2 Logic Functioning bit
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g2_1 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 375)  (637 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (42 7)  (642 375)  (642 375)  LC_3 Logic Functioning bit
 (17 8)  (617 376)  (617 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 376)  (618 376)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g2_1
 (21 8)  (621 376)  (621 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (22 8)  (622 376)  (622 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 376)  (623 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (24 8)  (624 376)  (624 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (26 8)  (626 376)  (626 376)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 376)  (628 376)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 376)  (634 376)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (40 8)  (640 376)  (640 376)  LC_4 Logic Functioning bit
 (51 8)  (651 376)  (651 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (28 9)  (628 377)  (628 377)  routing T_12_23.lc_trk_g2_4 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 377)  (630 377)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 377)  (632 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 377)  (633 377)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.input_2_4
 (34 9)  (634 377)  (634 377)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.input_2_4
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (14 10)  (614 378)  (614 378)  routing T_12_23.sp4_v_b_36 <X> T_12_23.lc_trk_g2_4
 (15 10)  (615 378)  (615 378)  routing T_12_23.rgt_op_5 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 378)  (618 378)  routing T_12_23.rgt_op_5 <X> T_12_23.lc_trk_g2_5
 (25 10)  (625 378)  (625 378)  routing T_12_23.rgt_op_6 <X> T_12_23.lc_trk_g2_6
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 378)  (633 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (38 10)  (638 378)  (638 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (41 10)  (641 378)  (641 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (3 11)  (603 379)  (603 379)  routing T_12_23.sp12_v_b_1 <X> T_12_23.sp12_h_l_22
 (8 11)  (608 379)  (608 379)  routing T_12_23.sp4_h_r_7 <X> T_12_23.sp4_v_t_42
 (9 11)  (609 379)  (609 379)  routing T_12_23.sp4_h_r_7 <X> T_12_23.sp4_v_t_42
 (13 11)  (613 379)  (613 379)  routing T_12_23.sp4_v_b_3 <X> T_12_23.sp4_h_l_45
 (14 11)  (614 379)  (614 379)  routing T_12_23.sp4_v_b_36 <X> T_12_23.lc_trk_g2_4
 (16 11)  (616 379)  (616 379)  routing T_12_23.sp4_v_b_36 <X> T_12_23.lc_trk_g2_4
 (17 11)  (617 379)  (617 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (622 379)  (622 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 379)  (624 379)  routing T_12_23.rgt_op_6 <X> T_12_23.lc_trk_g2_6
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g2_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (40 11)  (640 379)  (640 379)  LC_5 Logic Functioning bit
 (41 11)  (641 379)  (641 379)  LC_5 Logic Functioning bit
 (42 11)  (642 379)  (642 379)  LC_5 Logic Functioning bit
 (43 11)  (643 379)  (643 379)  LC_5 Logic Functioning bit
 (6 12)  (606 380)  (606 380)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_v_b_9
 (15 12)  (615 380)  (615 380)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g3_1
 (16 12)  (616 380)  (616 380)  routing T_12_23.sp4_v_t_28 <X> T_12_23.lc_trk_g3_1
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (621 380)  (621 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (24 12)  (624 380)  (624 380)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g3_3
 (27 12)  (627 380)  (627 380)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (45 12)  (645 380)  (645 380)  LC_6 Logic Functioning bit
 (5 13)  (605 381)  (605 381)  routing T_12_23.sp4_v_t_43 <X> T_12_23.sp4_v_b_9
 (30 13)  (630 381)  (630 381)  routing T_12_23.lc_trk_g1_2 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (21 14)  (621 382)  (621 382)  routing T_12_23.rgt_op_7 <X> T_12_23.lc_trk_g3_7
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 382)  (624 382)  routing T_12_23.rgt_op_7 <X> T_12_23.lc_trk_g3_7
 (14 15)  (614 383)  (614 383)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g3_4
 (15 15)  (615 383)  (615 383)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g3_4
 (16 15)  (616 383)  (616 383)  routing T_12_23.sp4_h_l_17 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_13_23

 (4 0)  (658 368)  (658 368)  routing T_13_23.sp4_h_l_43 <X> T_13_23.sp4_v_b_0
 (6 0)  (660 368)  (660 368)  routing T_13_23.sp4_h_l_43 <X> T_13_23.sp4_v_b_0
 (14 0)  (668 368)  (668 368)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g0_0
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (44 0)  (698 368)  (698 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (5 1)  (659 369)  (659 369)  routing T_13_23.sp4_h_l_43 <X> T_13_23.sp4_v_b_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (47 1)  (701 369)  (701 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (705 369)  (705 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 370)  (669 370)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (679 370)  (679 370)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g0_6
 (27 2)  (681 370)  (681 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (41 2)  (695 370)  (695 370)  LC_1 Logic Functioning bit
 (44 2)  (698 370)  (698 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (46 2)  (700 370)  (700 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (706 370)  (706 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (18 3)  (672 371)  (672 371)  routing T_13_23.top_op_5 <X> T_13_23.lc_trk_g0_5
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g0_6
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 371)  (682 371)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (51 3)  (705 371)  (705 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (707 371)  (707 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (679 372)  (679 372)  routing T_13_23.lft_op_2 <X> T_13_23.lc_trk_g1_2
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (42 4)  (696 372)  (696 372)  LC_2 Logic Functioning bit
 (44 4)  (698 372)  (698 372)  LC_2 Logic Functioning bit
 (14 5)  (668 373)  (668 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (15 5)  (669 373)  (669 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.lft_op_2 <X> T_13_23.lc_trk_g1_2
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (44 6)  (698 374)  (698 374)  LC_3 Logic Functioning bit
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (688 375)  (688 375)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.input_2_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (41 8)  (695 376)  (695 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (44 8)  (698 376)  (698 376)  LC_4 Logic Functioning bit
 (21 9)  (675 377)  (675 377)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (41 9)  (695 377)  (695 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 378)  (684 378)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (42 10)  (696 378)  (696 378)  LC_5 Logic Functioning bit
 (44 10)  (698 378)  (698 378)  LC_5 Logic Functioning bit
 (3 11)  (657 379)  (657 379)  routing T_13_23.sp12_v_b_1 <X> T_13_23.sp12_h_l_22
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g3_1
 (25 12)  (679 380)  (679 380)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 380)  (684 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (44 12)  (698 380)  (698 380)  LC_6 Logic Functioning bit
 (46 12)  (700 380)  (700 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 381)  (677 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.sp4_h_r_34 <X> T_13_23.lc_trk_g3_2
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (41 13)  (695 381)  (695 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (11 14)  (665 382)  (665 382)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_t_46
 (13 14)  (667 382)  (667 382)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_t_46
 (14 14)  (668 382)  (668 382)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (39 14)  (693 382)  (693 382)  LC_7 Logic Functioning bit
 (41 14)  (695 382)  (695 382)  LC_7 Logic Functioning bit
 (42 14)  (696 382)  (696 382)  LC_7 Logic Functioning bit
 (12 15)  (666 383)  (666 383)  routing T_13_23.sp4_h_r_5 <X> T_13_23.sp4_v_t_46
 (15 15)  (669 383)  (669 383)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (16 15)  (670 383)  (670 383)  routing T_13_23.sp4_h_r_36 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 383)  (691 383)  LC_7 Logic Functioning bit
 (38 15)  (692 383)  (692 383)  LC_7 Logic Functioning bit
 (40 15)  (694 383)  (694 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit
 (52 15)  (706 383)  (706 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_23

 (14 0)  (722 368)  (722 368)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g0_0
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 368)  (738 368)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (37 0)  (745 368)  (745 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (46 0)  (754 368)  (754 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 369)  (740 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 369)  (741 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.input_2_0
 (34 1)  (742 369)  (742 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.input_2_0
 (35 1)  (743 369)  (743 369)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.input_2_0
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (22 3)  (730 371)  (730 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 371)  (732 371)  routing T_14_23.top_op_6 <X> T_14_23.lc_trk_g0_6
 (25 3)  (733 371)  (733 371)  routing T_14_23.top_op_6 <X> T_14_23.lc_trk_g0_6
 (4 4)  (712 372)  (712 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (6 4)  (714 372)  (714 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (14 4)  (722 372)  (722 372)  routing T_14_23.lft_op_0 <X> T_14_23.lc_trk_g1_0
 (5 5)  (713 373)  (713 373)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (15 5)  (723 373)  (723 373)  routing T_14_23.lft_op_0 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (722 374)  (722 374)  routing T_14_23.sp4_v_t_1 <X> T_14_23.lc_trk_g1_4
 (14 7)  (722 375)  (722 375)  routing T_14_23.sp4_v_t_1 <X> T_14_23.lc_trk_g1_4
 (16 7)  (724 375)  (724 375)  routing T_14_23.sp4_v_t_1 <X> T_14_23.lc_trk_g1_4
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 12)  (722 380)  (722 380)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g3_0
 (21 12)  (729 380)  (729 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 380)  (731 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.sp4_h_r_35 <X> T_14_23.lc_trk_g3_3
 (26 12)  (734 380)  (734 380)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 380)  (736 380)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (51 12)  (759 380)  (759 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (725 381)  (725 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g0_6 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (41 13)  (749 381)  (749 381)  LC_6 Logic Functioning bit
 (43 13)  (751 381)  (751 381)  LC_6 Logic Functioning bit
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_23

 (12 14)  (828 382)  (828 382)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_h_l_46
 (11 15)  (827 383)  (827 383)  routing T_16_23.sp4_v_t_46 <X> T_16_23.sp4_h_l_46


LogicTile_1_22

 (14 0)  (32 352)  (32 352)  routing T_1_22.sp12_h_r_0 <X> T_1_22.lc_trk_g0_0
 (15 0)  (33 352)  (33 352)  routing T_1_22.sp4_h_l_4 <X> T_1_22.lc_trk_g0_1
 (16 0)  (34 352)  (34 352)  routing T_1_22.sp4_h_l_4 <X> T_1_22.lc_trk_g0_1
 (17 0)  (35 352)  (35 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (36 352)  (36 352)  routing T_1_22.sp4_h_l_4 <X> T_1_22.lc_trk_g0_1
 (14 1)  (32 353)  (32 353)  routing T_1_22.sp12_h_r_0 <X> T_1_22.lc_trk_g0_0
 (15 1)  (33 353)  (33 353)  routing T_1_22.sp12_h_r_0 <X> T_1_22.lc_trk_g0_0
 (17 1)  (35 353)  (35 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (36 353)  (36 353)  routing T_1_22.sp4_h_l_4 <X> T_1_22.lc_trk_g0_1
 (22 1)  (40 353)  (40 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 353)  (42 353)  routing T_1_22.bot_op_2 <X> T_1_22.lc_trk_g0_2
 (16 2)  (34 354)  (34 354)  routing T_1_22.sp12_h_r_13 <X> T_1_22.lc_trk_g0_5
 (17 2)  (35 354)  (35 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (40 354)  (40 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (41 354)  (41 354)  routing T_1_22.sp12_h_l_12 <X> T_1_22.lc_trk_g0_7
 (25 2)  (43 354)  (43 354)  routing T_1_22.wire_logic_cluster/lc_6/out <X> T_1_22.lc_trk_g0_6
 (29 2)  (47 354)  (47 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (53 354)  (53 354)  routing T_1_22.lc_trk_g0_5 <X> T_1_22.input_2_1
 (36 2)  (54 354)  (54 354)  LC_1 Logic Functioning bit
 (38 2)  (56 354)  (56 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (52 2)  (70 354)  (70 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (40 355)  (40 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (44 355)  (44 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 355)  (45 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 355)  (46 355)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 355)  (47 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 355)  (49 355)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 355)  (50 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (37 3)  (55 355)  (55 355)  LC_1 Logic Functioning bit
 (38 3)  (56 355)  (56 355)  LC_1 Logic Functioning bit
 (39 3)  (57 355)  (57 355)  LC_1 Logic Functioning bit
 (43 3)  (61 355)  (61 355)  LC_1 Logic Functioning bit
 (13 4)  (31 356)  (31 356)  routing T_1_22.sp4_v_t_40 <X> T_1_22.sp4_v_b_5
 (17 4)  (35 356)  (35 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (40 356)  (40 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (29 4)  (47 356)  (47 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 356)  (49 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 356)  (50 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 356)  (51 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 356)  (52 356)  routing T_1_22.lc_trk_g3_4 <X> T_1_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 356)  (53 356)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.input_2_2
 (36 4)  (54 356)  (54 356)  LC_2 Logic Functioning bit
 (37 4)  (55 356)  (55 356)  LC_2 Logic Functioning bit
 (43 4)  (61 356)  (61 356)  LC_2 Logic Functioning bit
 (22 5)  (40 357)  (40 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (41 357)  (41 357)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g1_2
 (24 5)  (42 357)  (42 357)  routing T_1_22.sp4_v_b_18 <X> T_1_22.lc_trk_g1_2
 (26 5)  (44 357)  (44 357)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 357)  (46 357)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 357)  (47 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 357)  (50 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (52 357)  (52 357)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.input_2_2
 (35 5)  (53 357)  (53 357)  routing T_1_22.lc_trk_g1_7 <X> T_1_22.input_2_2
 (36 5)  (54 357)  (54 357)  LC_2 Logic Functioning bit
 (37 5)  (55 357)  (55 357)  LC_2 Logic Functioning bit
 (38 5)  (56 357)  (56 357)  LC_2 Logic Functioning bit
 (41 5)  (59 357)  (59 357)  LC_2 Logic Functioning bit
 (42 5)  (60 357)  (60 357)  LC_2 Logic Functioning bit
 (14 6)  (32 358)  (32 358)  routing T_1_22.sp4_h_l_1 <X> T_1_22.lc_trk_g1_4
 (22 6)  (40 358)  (40 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (41 358)  (41 358)  routing T_1_22.sp12_h_r_23 <X> T_1_22.lc_trk_g1_7
 (25 6)  (43 358)  (43 358)  routing T_1_22.sp4_h_l_11 <X> T_1_22.lc_trk_g1_6
 (26 6)  (44 358)  (44 358)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 358)  (45 358)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 358)  (46 358)  routing T_1_22.lc_trk_g3_1 <X> T_1_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 358)  (47 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 358)  (49 358)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 358)  (50 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 358)  (54 358)  LC_3 Logic Functioning bit
 (38 6)  (56 358)  (56 358)  LC_3 Logic Functioning bit
 (42 6)  (60 358)  (60 358)  LC_3 Logic Functioning bit
 (50 6)  (68 358)  (68 358)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (33 359)  (33 359)  routing T_1_22.sp4_h_l_1 <X> T_1_22.lc_trk_g1_4
 (16 7)  (34 359)  (34 359)  routing T_1_22.sp4_h_l_1 <X> T_1_22.lc_trk_g1_4
 (17 7)  (35 359)  (35 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (39 359)  (39 359)  routing T_1_22.sp12_h_r_23 <X> T_1_22.lc_trk_g1_7
 (22 7)  (40 359)  (40 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (41 359)  (41 359)  routing T_1_22.sp4_h_l_11 <X> T_1_22.lc_trk_g1_6
 (24 7)  (42 359)  (42 359)  routing T_1_22.sp4_h_l_11 <X> T_1_22.lc_trk_g1_6
 (25 7)  (43 359)  (43 359)  routing T_1_22.sp4_h_l_11 <X> T_1_22.lc_trk_g1_6
 (26 7)  (44 359)  (44 359)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 359)  (46 359)  routing T_1_22.lc_trk_g2_7 <X> T_1_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 359)  (47 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 359)  (49 359)  routing T_1_22.lc_trk_g0_6 <X> T_1_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 359)  (54 359)  LC_3 Logic Functioning bit
 (37 7)  (55 359)  (55 359)  LC_3 Logic Functioning bit
 (38 7)  (56 359)  (56 359)  LC_3 Logic Functioning bit
 (39 7)  (57 359)  (57 359)  LC_3 Logic Functioning bit
 (43 7)  (61 359)  (61 359)  LC_3 Logic Functioning bit
 (6 8)  (24 360)  (24 360)  routing T_1_22.sp4_v_t_38 <X> T_1_22.sp4_v_b_6
 (27 8)  (45 360)  (45 360)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 360)  (47 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 360)  (49 360)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 360)  (50 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 360)  (54 360)  LC_4 Logic Functioning bit
 (37 8)  (55 360)  (55 360)  LC_4 Logic Functioning bit
 (38 8)  (56 360)  (56 360)  LC_4 Logic Functioning bit
 (41 8)  (59 360)  (59 360)  LC_4 Logic Functioning bit
 (43 8)  (61 360)  (61 360)  LC_4 Logic Functioning bit
 (5 9)  (23 361)  (23 361)  routing T_1_22.sp4_v_t_38 <X> T_1_22.sp4_v_b_6
 (10 9)  (28 361)  (28 361)  routing T_1_22.sp4_h_r_2 <X> T_1_22.sp4_v_b_7
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (41 361)  (41 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (24 9)  (42 361)  (42 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (25 9)  (43 361)  (43 361)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g2_2
 (27 9)  (45 361)  (45 361)  routing T_1_22.lc_trk_g1_1 <X> T_1_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 361)  (47 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 361)  (48 361)  routing T_1_22.lc_trk_g1_2 <X> T_1_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 361)  (49 361)  routing T_1_22.lc_trk_g0_7 <X> T_1_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 361)  (50 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (51 361)  (51 361)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.input_2_4
 (35 9)  (53 361)  (53 361)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.input_2_4
 (36 9)  (54 361)  (54 361)  LC_4 Logic Functioning bit
 (39 9)  (57 361)  (57 361)  LC_4 Logic Functioning bit
 (40 9)  (58 361)  (58 361)  LC_4 Logic Functioning bit
 (21 10)  (39 362)  (39 362)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g2_7
 (22 10)  (40 362)  (40 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (41 362)  (41 362)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g2_7
 (24 10)  (42 362)  (42 362)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g2_7
 (28 10)  (46 362)  (46 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 362)  (47 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 362)  (48 362)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 362)  (50 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 362)  (52 362)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 362)  (54 362)  LC_5 Logic Functioning bit
 (39 10)  (57 362)  (57 362)  LC_5 Logic Functioning bit
 (43 10)  (61 362)  (61 362)  LC_5 Logic Functioning bit
 (50 10)  (68 362)  (68 362)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (39 363)  (39 363)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g2_7
 (22 11)  (40 363)  (40 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (41 363)  (41 363)  routing T_1_22.sp4_h_r_30 <X> T_1_22.lc_trk_g2_6
 (24 11)  (42 363)  (42 363)  routing T_1_22.sp4_h_r_30 <X> T_1_22.lc_trk_g2_6
 (25 11)  (43 363)  (43 363)  routing T_1_22.sp4_h_r_30 <X> T_1_22.lc_trk_g2_6
 (26 11)  (44 363)  (44 363)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 363)  (45 363)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 363)  (46 363)  routing T_1_22.lc_trk_g3_2 <X> T_1_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 363)  (47 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 363)  (48 363)  routing T_1_22.lc_trk_g2_6 <X> T_1_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (49 363)  (49 363)  routing T_1_22.lc_trk_g1_3 <X> T_1_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 363)  (54 363)  LC_5 Logic Functioning bit
 (37 11)  (55 363)  (55 363)  LC_5 Logic Functioning bit
 (38 11)  (56 363)  (56 363)  LC_5 Logic Functioning bit
 (42 11)  (60 363)  (60 363)  LC_5 Logic Functioning bit
 (43 11)  (61 363)  (61 363)  LC_5 Logic Functioning bit
 (11 12)  (29 364)  (29 364)  routing T_1_22.sp4_v_t_38 <X> T_1_22.sp4_v_b_11
 (13 12)  (31 364)  (31 364)  routing T_1_22.sp4_v_t_38 <X> T_1_22.sp4_v_b_11
 (16 12)  (34 364)  (34 364)  routing T_1_22.sp12_v_t_14 <X> T_1_22.lc_trk_g3_1
 (17 12)  (35 364)  (35 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (44 364)  (44 364)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 364)  (45 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 364)  (47 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 364)  (48 364)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 364)  (49 364)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 364)  (50 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 364)  (52 364)  routing T_1_22.lc_trk_g1_4 <X> T_1_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 364)  (54 364)  LC_6 Logic Functioning bit
 (38 12)  (56 364)  (56 364)  LC_6 Logic Functioning bit
 (50 12)  (68 364)  (68 364)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (36 365)  (36 365)  routing T_1_22.sp12_v_t_14 <X> T_1_22.lc_trk_g3_1
 (22 13)  (40 365)  (40 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (41 365)  (41 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (24 13)  (42 365)  (42 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (25 13)  (43 365)  (43 365)  routing T_1_22.sp4_h_l_15 <X> T_1_22.lc_trk_g3_2
 (26 13)  (44 365)  (44 365)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 365)  (45 365)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 365)  (46 365)  routing T_1_22.lc_trk_g3_7 <X> T_1_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 365)  (47 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 365)  (48 365)  routing T_1_22.lc_trk_g1_6 <X> T_1_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 365)  (54 365)  LC_6 Logic Functioning bit
 (37 13)  (55 365)  (55 365)  LC_6 Logic Functioning bit
 (38 13)  (56 365)  (56 365)  LC_6 Logic Functioning bit
 (41 13)  (59 365)  (59 365)  LC_6 Logic Functioning bit
 (42 13)  (60 365)  (60 365)  LC_6 Logic Functioning bit
 (43 13)  (61 365)  (61 365)  LC_6 Logic Functioning bit
 (21 14)  (39 366)  (39 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (22 14)  (40 366)  (40 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (41 366)  (41 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (24 14)  (42 366)  (42 366)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7
 (14 15)  (32 367)  (32 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (15 15)  (33 367)  (33 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (16 15)  (34 367)  (34 367)  routing T_1_22.sp4_h_l_17 <X> T_1_22.lc_trk_g3_4
 (17 15)  (35 367)  (35 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (39 367)  (39 367)  routing T_1_22.sp4_h_l_34 <X> T_1_22.lc_trk_g3_7


LogicTile_2_22

 (4 0)  (76 352)  (76 352)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_v_b_0
 (6 0)  (78 352)  (78 352)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_v_b_0
 (11 0)  (83 352)  (83 352)  routing T_2_22.sp4_v_t_43 <X> T_2_22.sp4_v_b_2
 (13 0)  (85 352)  (85 352)  routing T_2_22.sp4_v_t_43 <X> T_2_22.sp4_v_b_2
 (21 0)  (93 352)  (93 352)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g0_3
 (22 0)  (94 352)  (94 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 352)  (95 352)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g0_3
 (27 0)  (99 352)  (99 352)  routing T_2_22.lc_trk_g1_0 <X> T_2_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 352)  (101 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 352)  (104 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 352)  (107 352)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (38 0)  (110 352)  (110 352)  LC_0 Logic Functioning bit
 (39 0)  (111 352)  (111 352)  LC_0 Logic Functioning bit
 (42 0)  (114 352)  (114 352)  LC_0 Logic Functioning bit
 (43 0)  (115 352)  (115 352)  LC_0 Logic Functioning bit
 (9 1)  (81 353)  (81 353)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_v_b_1
 (10 1)  (82 353)  (82 353)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_v_b_1
 (21 1)  (93 353)  (93 353)  routing T_2_22.sp4_v_b_11 <X> T_2_22.lc_trk_g0_3
 (22 1)  (94 353)  (94 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 353)  (95 353)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g0_2
 (24 1)  (96 353)  (96 353)  routing T_2_22.sp4_v_b_18 <X> T_2_22.lc_trk_g0_2
 (27 1)  (99 353)  (99 353)  routing T_2_22.lc_trk_g1_1 <X> T_2_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 353)  (101 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 353)  (103 353)  routing T_2_22.lc_trk_g0_3 <X> T_2_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 353)  (104 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (106 353)  (106 353)  routing T_2_22.lc_trk_g1_5 <X> T_2_22.input_2_0
 (36 1)  (108 353)  (108 353)  LC_0 Logic Functioning bit
 (37 1)  (109 353)  (109 353)  LC_0 Logic Functioning bit
 (40 1)  (112 353)  (112 353)  LC_0 Logic Functioning bit
 (41 1)  (113 353)  (113 353)  LC_0 Logic Functioning bit
 (3 2)  (75 354)  (75 354)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_h_l_23
 (15 2)  (87 354)  (87 354)  routing T_2_22.sp4_h_r_13 <X> T_2_22.lc_trk_g0_5
 (16 2)  (88 354)  (88 354)  routing T_2_22.sp4_h_r_13 <X> T_2_22.lc_trk_g0_5
 (17 2)  (89 354)  (89 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (90 354)  (90 354)  routing T_2_22.sp4_h_r_13 <X> T_2_22.lc_trk_g0_5
 (26 2)  (98 354)  (98 354)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 354)  (99 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 354)  (100 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 354)  (101 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 354)  (102 354)  routing T_2_22.lc_trk_g3_5 <X> T_2_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 354)  (103 354)  routing T_2_22.lc_trk_g0_4 <X> T_2_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 354)  (104 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (110 354)  (110 354)  LC_1 Logic Functioning bit
 (39 2)  (111 354)  (111 354)  LC_1 Logic Functioning bit
 (42 2)  (114 354)  (114 354)  LC_1 Logic Functioning bit
 (43 2)  (115 354)  (115 354)  LC_1 Logic Functioning bit
 (50 2)  (122 354)  (122 354)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (75 355)  (75 355)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_h_l_23
 (14 3)  (86 355)  (86 355)  routing T_2_22.sp4_h_r_4 <X> T_2_22.lc_trk_g0_4
 (15 3)  (87 355)  (87 355)  routing T_2_22.sp4_h_r_4 <X> T_2_22.lc_trk_g0_4
 (16 3)  (88 355)  (88 355)  routing T_2_22.sp4_h_r_4 <X> T_2_22.lc_trk_g0_4
 (17 3)  (89 355)  (89 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (94 355)  (94 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 355)  (95 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (24 3)  (96 355)  (96 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (25 3)  (97 355)  (97 355)  routing T_2_22.sp4_h_r_6 <X> T_2_22.lc_trk_g0_6
 (26 3)  (98 355)  (98 355)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 355)  (100 355)  routing T_2_22.lc_trk_g2_7 <X> T_2_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 355)  (101 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 355)  (108 355)  LC_1 Logic Functioning bit
 (37 3)  (109 355)  (109 355)  LC_1 Logic Functioning bit
 (40 3)  (112 355)  (112 355)  LC_1 Logic Functioning bit
 (41 3)  (113 355)  (113 355)  LC_1 Logic Functioning bit
 (14 4)  (86 356)  (86 356)  routing T_2_22.sp4_h_l_5 <X> T_2_22.lc_trk_g1_0
 (15 4)  (87 356)  (87 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (16 4)  (88 356)  (88 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (17 4)  (89 356)  (89 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 356)  (90 356)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (21 4)  (93 356)  (93 356)  routing T_2_22.bnr_op_3 <X> T_2_22.lc_trk_g1_3
 (22 4)  (94 356)  (94 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (97 356)  (97 356)  routing T_2_22.bnr_op_2 <X> T_2_22.lc_trk_g1_2
 (26 4)  (98 356)  (98 356)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 356)  (101 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 356)  (102 356)  routing T_2_22.lc_trk_g0_5 <X> T_2_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 356)  (104 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 356)  (106 356)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (110 356)  (110 356)  LC_2 Logic Functioning bit
 (39 4)  (111 356)  (111 356)  LC_2 Logic Functioning bit
 (42 4)  (114 356)  (114 356)  LC_2 Logic Functioning bit
 (43 4)  (115 356)  (115 356)  LC_2 Logic Functioning bit
 (14 5)  (86 357)  (86 357)  routing T_2_22.sp4_h_l_5 <X> T_2_22.lc_trk_g1_0
 (15 5)  (87 357)  (87 357)  routing T_2_22.sp4_h_l_5 <X> T_2_22.lc_trk_g1_0
 (16 5)  (88 357)  (88 357)  routing T_2_22.sp4_h_l_5 <X> T_2_22.lc_trk_g1_0
 (17 5)  (89 357)  (89 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (90 357)  (90 357)  routing T_2_22.sp4_h_l_4 <X> T_2_22.lc_trk_g1_1
 (21 5)  (93 357)  (93 357)  routing T_2_22.bnr_op_3 <X> T_2_22.lc_trk_g1_3
 (22 5)  (94 357)  (94 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (97 357)  (97 357)  routing T_2_22.bnr_op_2 <X> T_2_22.lc_trk_g1_2
 (26 5)  (98 357)  (98 357)  routing T_2_22.lc_trk_g0_6 <X> T_2_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 357)  (101 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 357)  (103 357)  routing T_2_22.lc_trk_g1_2 <X> T_2_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 357)  (104 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 357)  (105 357)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.input_2_2
 (34 5)  (106 357)  (106 357)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.input_2_2
 (35 5)  (107 357)  (107 357)  routing T_2_22.lc_trk_g3_3 <X> T_2_22.input_2_2
 (36 5)  (108 357)  (108 357)  LC_2 Logic Functioning bit
 (37 5)  (109 357)  (109 357)  LC_2 Logic Functioning bit
 (40 5)  (112 357)  (112 357)  LC_2 Logic Functioning bit
 (41 5)  (113 357)  (113 357)  LC_2 Logic Functioning bit
 (15 6)  (87 358)  (87 358)  routing T_2_22.sp4_h_r_21 <X> T_2_22.lc_trk_g1_5
 (16 6)  (88 358)  (88 358)  routing T_2_22.sp4_h_r_21 <X> T_2_22.lc_trk_g1_5
 (17 6)  (89 358)  (89 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 358)  (90 358)  routing T_2_22.sp4_h_r_21 <X> T_2_22.lc_trk_g1_5
 (26 6)  (98 358)  (98 358)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 358)  (101 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 358)  (104 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 358)  (106 358)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 358)  (108 358)  LC_3 Logic Functioning bit
 (37 6)  (109 358)  (109 358)  LC_3 Logic Functioning bit
 (38 6)  (110 358)  (110 358)  LC_3 Logic Functioning bit
 (39 6)  (111 358)  (111 358)  LC_3 Logic Functioning bit
 (42 6)  (114 358)  (114 358)  LC_3 Logic Functioning bit
 (43 6)  (115 358)  (115 358)  LC_3 Logic Functioning bit
 (50 6)  (122 358)  (122 358)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (90 359)  (90 359)  routing T_2_22.sp4_h_r_21 <X> T_2_22.lc_trk_g1_5
 (28 7)  (100 359)  (100 359)  routing T_2_22.lc_trk_g2_5 <X> T_2_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 359)  (101 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 359)  (102 359)  routing T_2_22.lc_trk_g0_2 <X> T_2_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 359)  (103 359)  routing T_2_22.lc_trk_g1_3 <X> T_2_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 359)  (108 359)  LC_3 Logic Functioning bit
 (37 7)  (109 359)  (109 359)  LC_3 Logic Functioning bit
 (38 7)  (110 359)  (110 359)  LC_3 Logic Functioning bit
 (39 7)  (111 359)  (111 359)  LC_3 Logic Functioning bit
 (40 7)  (112 359)  (112 359)  LC_3 Logic Functioning bit
 (41 7)  (113 359)  (113 359)  LC_3 Logic Functioning bit
 (3 8)  (75 360)  (75 360)  routing T_2_22.sp12_h_r_1 <X> T_2_22.sp12_v_b_1
 (6 8)  (78 360)  (78 360)  routing T_2_22.sp4_v_t_38 <X> T_2_22.sp4_v_b_6
 (11 8)  (83 360)  (83 360)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_v_b_8
 (15 8)  (87 360)  (87 360)  routing T_2_22.rgt_op_1 <X> T_2_22.lc_trk_g2_1
 (17 8)  (89 360)  (89 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (90 360)  (90 360)  routing T_2_22.rgt_op_1 <X> T_2_22.lc_trk_g2_1
 (22 8)  (94 360)  (94 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (100 360)  (100 360)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 360)  (101 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 360)  (104 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 360)  (105 360)  routing T_2_22.lc_trk_g2_1 <X> T_2_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 360)  (108 360)  LC_4 Logic Functioning bit
 (37 8)  (109 360)  (109 360)  LC_4 Logic Functioning bit
 (38 8)  (110 360)  (110 360)  LC_4 Logic Functioning bit
 (39 8)  (111 360)  (111 360)  LC_4 Logic Functioning bit
 (42 8)  (114 360)  (114 360)  LC_4 Logic Functioning bit
 (43 8)  (115 360)  (115 360)  LC_4 Logic Functioning bit
 (50 8)  (122 360)  (122 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (123 360)  (123 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (75 361)  (75 361)  routing T_2_22.sp12_h_r_1 <X> T_2_22.sp12_v_b_1
 (5 9)  (77 361)  (77 361)  routing T_2_22.sp4_v_t_38 <X> T_2_22.sp4_v_b_6
 (12 9)  (84 361)  (84 361)  routing T_2_22.sp4_v_t_40 <X> T_2_22.sp4_v_b_8
 (27 9)  (99 361)  (99 361)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 361)  (100 361)  routing T_2_22.lc_trk_g3_1 <X> T_2_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 361)  (101 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 361)  (102 361)  routing T_2_22.lc_trk_g2_3 <X> T_2_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (108 361)  (108 361)  LC_4 Logic Functioning bit
 (37 9)  (109 361)  (109 361)  LC_4 Logic Functioning bit
 (38 9)  (110 361)  (110 361)  LC_4 Logic Functioning bit
 (39 9)  (111 361)  (111 361)  LC_4 Logic Functioning bit
 (40 9)  (112 361)  (112 361)  LC_4 Logic Functioning bit
 (41 9)  (113 361)  (113 361)  LC_4 Logic Functioning bit
 (42 9)  (114 361)  (114 361)  LC_4 Logic Functioning bit
 (43 9)  (115 361)  (115 361)  LC_4 Logic Functioning bit
 (17 10)  (89 362)  (89 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 362)  (90 362)  routing T_2_22.bnl_op_5 <X> T_2_22.lc_trk_g2_5
 (22 10)  (94 362)  (94 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 362)  (95 362)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (24 10)  (96 362)  (96 362)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (18 11)  (90 363)  (90 363)  routing T_2_22.bnl_op_5 <X> T_2_22.lc_trk_g2_5
 (21 11)  (93 363)  (93 363)  routing T_2_22.sp4_h_r_31 <X> T_2_22.lc_trk_g2_7
 (11 12)  (83 364)  (83 364)  routing T_2_22.sp4_v_t_45 <X> T_2_22.sp4_v_b_11
 (12 12)  (84 364)  (84 364)  routing T_2_22.sp4_v_t_46 <X> T_2_22.sp4_h_r_11
 (17 12)  (89 364)  (89 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 364)  (90 364)  routing T_2_22.wire_logic_cluster/lc_1/out <X> T_2_22.lc_trk_g3_1
 (21 12)  (93 364)  (93 364)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (22 12)  (94 364)  (94 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (95 364)  (95 364)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (4 13)  (76 365)  (76 365)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_r_9
 (9 13)  (81 365)  (81 365)  routing T_2_22.sp4_v_t_39 <X> T_2_22.sp4_v_b_10
 (10 13)  (82 365)  (82 365)  routing T_2_22.sp4_v_t_39 <X> T_2_22.sp4_v_b_10
 (12 13)  (84 365)  (84 365)  routing T_2_22.sp4_v_t_45 <X> T_2_22.sp4_v_b_11
 (21 13)  (93 365)  (93 365)  routing T_2_22.sp4_v_t_22 <X> T_2_22.lc_trk_g3_3
 (8 14)  (80 366)  (80 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (9 14)  (81 366)  (81 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (10 14)  (82 366)  (82 366)  routing T_2_22.sp4_v_t_41 <X> T_2_22.sp4_h_l_47
 (16 14)  (88 366)  (88 366)  routing T_2_22.sp12_v_b_21 <X> T_2_22.lc_trk_g3_5
 (17 14)  (89 366)  (89 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (8 15)  (80 367)  (80 367)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_47
 (9 15)  (81 367)  (81 367)  routing T_2_22.sp4_h_r_10 <X> T_2_22.sp4_v_t_47
 (18 15)  (90 367)  (90 367)  routing T_2_22.sp12_v_b_21 <X> T_2_22.lc_trk_g3_5


LogicTile_3_22

 (12 0)  (138 352)  (138 352)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_h_r_2
 (21 0)  (147 352)  (147 352)  routing T_3_22.wire_logic_cluster/lc_3/out <X> T_3_22.lc_trk_g0_3
 (22 0)  (148 352)  (148 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (154 352)  (154 352)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 352)  (155 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 352)  (156 352)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 352)  (158 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 352)  (160 352)  routing T_3_22.lc_trk_g1_0 <X> T_3_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 352)  (162 352)  LC_0 Logic Functioning bit
 (37 0)  (163 352)  (163 352)  LC_0 Logic Functioning bit
 (38 0)  (164 352)  (164 352)  LC_0 Logic Functioning bit
 (42 0)  (168 352)  (168 352)  LC_0 Logic Functioning bit
 (45 0)  (171 352)  (171 352)  LC_0 Logic Functioning bit
 (53 0)  (179 352)  (179 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (131 353)  (131 353)  routing T_3_22.sp4_h_r_0 <X> T_3_22.sp4_v_b_0
 (26 1)  (152 353)  (152 353)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 353)  (153 353)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 353)  (155 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 353)  (156 353)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 353)  (158 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (159 353)  (159 353)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.input_2_0
 (35 1)  (161 353)  (161 353)  routing T_3_22.lc_trk_g2_2 <X> T_3_22.input_2_0
 (36 1)  (162 353)  (162 353)  LC_0 Logic Functioning bit
 (37 1)  (163 353)  (163 353)  LC_0 Logic Functioning bit
 (38 1)  (164 353)  (164 353)  LC_0 Logic Functioning bit
 (39 1)  (165 353)  (165 353)  LC_0 Logic Functioning bit
 (0 2)  (126 354)  (126 354)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (2 2)  (128 354)  (128 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (138 354)  (138 354)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_h_l_39
 (21 2)  (147 354)  (147 354)  routing T_3_22.sp4_h_l_2 <X> T_3_22.lc_trk_g0_7
 (22 2)  (148 354)  (148 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 354)  (149 354)  routing T_3_22.sp4_h_l_2 <X> T_3_22.lc_trk_g0_7
 (24 2)  (150 354)  (150 354)  routing T_3_22.sp4_h_l_2 <X> T_3_22.lc_trk_g0_7
 (25 2)  (151 354)  (151 354)  routing T_3_22.sp4_h_r_14 <X> T_3_22.lc_trk_g0_6
 (26 2)  (152 354)  (152 354)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 354)  (154 354)  routing T_3_22.lc_trk_g2_0 <X> T_3_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 354)  (155 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 354)  (158 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 354)  (159 354)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 354)  (160 354)  routing T_3_22.lc_trk_g3_1 <X> T_3_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (164 354)  (164 354)  LC_1 Logic Functioning bit
 (39 2)  (165 354)  (165 354)  LC_1 Logic Functioning bit
 (42 2)  (168 354)  (168 354)  LC_1 Logic Functioning bit
 (43 2)  (169 354)  (169 354)  LC_1 Logic Functioning bit
 (0 3)  (126 355)  (126 355)  routing T_3_22.glb_netwk_3 <X> T_3_22.wire_logic_cluster/lc_7/clk
 (11 3)  (137 355)  (137 355)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_h_l_39
 (22 3)  (148 355)  (148 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (149 355)  (149 355)  routing T_3_22.sp4_h_r_14 <X> T_3_22.lc_trk_g0_6
 (24 3)  (150 355)  (150 355)  routing T_3_22.sp4_h_r_14 <X> T_3_22.lc_trk_g0_6
 (26 3)  (152 355)  (152 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 355)  (153 355)  routing T_3_22.lc_trk_g1_6 <X> T_3_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 355)  (155 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 355)  (158 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (159 355)  (159 355)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.input_2_1
 (34 3)  (160 355)  (160 355)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.input_2_1
 (35 3)  (161 355)  (161 355)  routing T_3_22.lc_trk_g3_2 <X> T_3_22.input_2_1
 (36 3)  (162 355)  (162 355)  LC_1 Logic Functioning bit
 (37 3)  (163 355)  (163 355)  LC_1 Logic Functioning bit
 (40 3)  (166 355)  (166 355)  LC_1 Logic Functioning bit
 (41 3)  (167 355)  (167 355)  LC_1 Logic Functioning bit
 (4 4)  (130 356)  (130 356)  routing T_3_22.sp4_v_t_38 <X> T_3_22.sp4_v_b_3
 (11 4)  (137 356)  (137 356)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_v_b_5
 (14 4)  (140 356)  (140 356)  routing T_3_22.wire_logic_cluster/lc_0/out <X> T_3_22.lc_trk_g1_0
 (21 4)  (147 356)  (147 356)  routing T_3_22.sp4_v_b_3 <X> T_3_22.lc_trk_g1_3
 (22 4)  (148 356)  (148 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (149 356)  (149 356)  routing T_3_22.sp4_v_b_3 <X> T_3_22.lc_trk_g1_3
 (12 5)  (138 357)  (138 357)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_v_b_5
 (17 5)  (143 357)  (143 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (9 6)  (135 358)  (135 358)  routing T_3_22.sp4_v_b_4 <X> T_3_22.sp4_h_l_41
 (14 6)  (140 358)  (140 358)  routing T_3_22.sp4_h_l_1 <X> T_3_22.lc_trk_g1_4
 (15 6)  (141 358)  (141 358)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (16 6)  (142 358)  (142 358)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (17 6)  (143 358)  (143 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (147 358)  (147 358)  routing T_3_22.wire_logic_cluster/lc_7/out <X> T_3_22.lc_trk_g1_7
 (22 6)  (148 358)  (148 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 358)  (151 358)  routing T_3_22.sp4_h_l_11 <X> T_3_22.lc_trk_g1_6
 (26 6)  (152 358)  (152 358)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 358)  (153 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 358)  (154 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 358)  (155 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 358)  (156 358)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 358)  (158 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 358)  (160 358)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 358)  (162 358)  LC_3 Logic Functioning bit
 (37 6)  (163 358)  (163 358)  LC_3 Logic Functioning bit
 (43 6)  (169 358)  (169 358)  LC_3 Logic Functioning bit
 (45 6)  (171 358)  (171 358)  LC_3 Logic Functioning bit
 (15 7)  (141 359)  (141 359)  routing T_3_22.sp4_h_l_1 <X> T_3_22.lc_trk_g1_4
 (16 7)  (142 359)  (142 359)  routing T_3_22.sp4_h_l_1 <X> T_3_22.lc_trk_g1_4
 (17 7)  (143 359)  (143 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (144 359)  (144 359)  routing T_3_22.sp4_h_r_5 <X> T_3_22.lc_trk_g1_5
 (22 7)  (148 359)  (148 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (149 359)  (149 359)  routing T_3_22.sp4_h_l_11 <X> T_3_22.lc_trk_g1_6
 (24 7)  (150 359)  (150 359)  routing T_3_22.sp4_h_l_11 <X> T_3_22.lc_trk_g1_6
 (25 7)  (151 359)  (151 359)  routing T_3_22.sp4_h_l_11 <X> T_3_22.lc_trk_g1_6
 (26 7)  (152 359)  (152 359)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 359)  (154 359)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 359)  (155 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 359)  (156 359)  routing T_3_22.lc_trk_g3_7 <X> T_3_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 359)  (157 359)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 359)  (158 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (161 359)  (161 359)  routing T_3_22.lc_trk_g0_3 <X> T_3_22.input_2_3
 (36 7)  (162 359)  (162 359)  LC_3 Logic Functioning bit
 (37 7)  (163 359)  (163 359)  LC_3 Logic Functioning bit
 (41 7)  (167 359)  (167 359)  LC_3 Logic Functioning bit
 (42 7)  (168 359)  (168 359)  LC_3 Logic Functioning bit
 (43 7)  (169 359)  (169 359)  LC_3 Logic Functioning bit
 (10 8)  (136 360)  (136 360)  routing T_3_22.sp4_v_t_39 <X> T_3_22.sp4_h_r_7
 (14 8)  (140 360)  (140 360)  routing T_3_22.sp4_v_b_24 <X> T_3_22.lc_trk_g2_0
 (26 8)  (152 360)  (152 360)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (154 360)  (154 360)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 360)  (155 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 360)  (156 360)  routing T_3_22.lc_trk_g2_5 <X> T_3_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 360)  (157 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 360)  (158 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 360)  (159 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 360)  (160 360)  routing T_3_22.lc_trk_g3_4 <X> T_3_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 360)  (162 360)  LC_4 Logic Functioning bit
 (37 8)  (163 360)  (163 360)  LC_4 Logic Functioning bit
 (38 8)  (164 360)  (164 360)  LC_4 Logic Functioning bit
 (39 8)  (165 360)  (165 360)  LC_4 Logic Functioning bit
 (41 8)  (167 360)  (167 360)  LC_4 Logic Functioning bit
 (43 8)  (169 360)  (169 360)  LC_4 Logic Functioning bit
 (45 8)  (171 360)  (171 360)  LC_4 Logic Functioning bit
 (51 8)  (177 360)  (177 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (131 361)  (131 361)  routing T_3_22.sp4_h_r_6 <X> T_3_22.sp4_v_b_6
 (8 9)  (134 361)  (134 361)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_v_b_7
 (10 9)  (136 361)  (136 361)  routing T_3_22.sp4_v_t_41 <X> T_3_22.sp4_v_b_7
 (16 9)  (142 361)  (142 361)  routing T_3_22.sp4_v_b_24 <X> T_3_22.lc_trk_g2_0
 (17 9)  (143 361)  (143 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (148 361)  (148 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (151 361)  (151 361)  routing T_3_22.sp4_r_v_b_34 <X> T_3_22.lc_trk_g2_2
 (27 9)  (153 361)  (153 361)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 361)  (154 361)  routing T_3_22.lc_trk_g3_5 <X> T_3_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 361)  (155 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 361)  (162 361)  LC_4 Logic Functioning bit
 (38 9)  (164 361)  (164 361)  LC_4 Logic Functioning bit
 (48 9)  (174 361)  (174 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (141 362)  (141 362)  routing T_3_22.sp4_v_t_32 <X> T_3_22.lc_trk_g2_5
 (16 10)  (142 362)  (142 362)  routing T_3_22.sp4_v_t_32 <X> T_3_22.lc_trk_g2_5
 (17 10)  (143 362)  (143 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (148 362)  (148 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (149 362)  (149 362)  routing T_3_22.sp12_v_t_12 <X> T_3_22.lc_trk_g2_7
 (25 10)  (151 362)  (151 362)  routing T_3_22.wire_logic_cluster/lc_6/out <X> T_3_22.lc_trk_g2_6
 (26 10)  (152 362)  (152 362)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (155 362)  (155 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 362)  (156 362)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 362)  (157 362)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 362)  (158 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 362)  (160 362)  routing T_3_22.lc_trk_g1_5 <X> T_3_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 362)  (162 362)  LC_5 Logic Functioning bit
 (37 10)  (163 362)  (163 362)  LC_5 Logic Functioning bit
 (38 10)  (164 362)  (164 362)  LC_5 Logic Functioning bit
 (39 10)  (165 362)  (165 362)  LC_5 Logic Functioning bit
 (4 11)  (130 363)  (130 363)  routing T_3_22.sp4_h_r_10 <X> T_3_22.sp4_h_l_43
 (6 11)  (132 363)  (132 363)  routing T_3_22.sp4_h_r_10 <X> T_3_22.sp4_h_l_43
 (22 11)  (148 363)  (148 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (153 363)  (153 363)  routing T_3_22.lc_trk_g1_4 <X> T_3_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 363)  (155 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 363)  (156 363)  routing T_3_22.lc_trk_g0_6 <X> T_3_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (166 363)  (166 363)  LC_5 Logic Functioning bit
 (41 11)  (167 363)  (167 363)  LC_5 Logic Functioning bit
 (42 11)  (168 363)  (168 363)  LC_5 Logic Functioning bit
 (43 11)  (169 363)  (169 363)  LC_5 Logic Functioning bit
 (47 11)  (173 363)  (173 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (140 364)  (140 364)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (15 12)  (141 364)  (141 364)  routing T_3_22.rgt_op_1 <X> T_3_22.lc_trk_g3_1
 (17 12)  (143 364)  (143 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (144 364)  (144 364)  routing T_3_22.rgt_op_1 <X> T_3_22.lc_trk_g3_1
 (28 12)  (154 364)  (154 364)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 364)  (155 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 364)  (156 364)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 364)  (158 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 364)  (159 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 364)  (160 364)  routing T_3_22.lc_trk_g3_0 <X> T_3_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 364)  (161 364)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.input_2_6
 (36 12)  (162 364)  (162 364)  LC_6 Logic Functioning bit
 (37 12)  (163 364)  (163 364)  LC_6 Logic Functioning bit
 (39 12)  (165 364)  (165 364)  LC_6 Logic Functioning bit
 (43 12)  (169 364)  (169 364)  LC_6 Logic Functioning bit
 (45 12)  (171 364)  (171 364)  LC_6 Logic Functioning bit
 (48 12)  (174 364)  (174 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (134 365)  (134 365)  routing T_3_22.sp4_v_t_42 <X> T_3_22.sp4_v_b_10
 (10 13)  (136 365)  (136 365)  routing T_3_22.sp4_v_t_42 <X> T_3_22.sp4_v_b_10
 (14 13)  (140 365)  (140 365)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (16 13)  (142 365)  (142 365)  routing T_3_22.sp4_v_t_21 <X> T_3_22.lc_trk_g3_0
 (17 13)  (143 365)  (143 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (148 365)  (148 365)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (150 365)  (150 365)  routing T_3_22.tnr_op_2 <X> T_3_22.lc_trk_g3_2
 (26 13)  (152 365)  (152 365)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (153 365)  (153 365)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 365)  (155 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 365)  (156 365)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 365)  (158 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (159 365)  (159 365)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.input_2_6
 (35 13)  (161 365)  (161 365)  routing T_3_22.lc_trk_g2_6 <X> T_3_22.input_2_6
 (36 13)  (162 365)  (162 365)  LC_6 Logic Functioning bit
 (37 13)  (163 365)  (163 365)  LC_6 Logic Functioning bit
 (42 13)  (168 365)  (168 365)  LC_6 Logic Functioning bit
 (43 13)  (169 365)  (169 365)  LC_6 Logic Functioning bit
 (11 14)  (137 366)  (137 366)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_v_t_46
 (14 14)  (140 366)  (140 366)  routing T_3_22.wire_logic_cluster/lc_4/out <X> T_3_22.lc_trk_g3_4
 (17 14)  (143 366)  (143 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (148 366)  (148 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (149 366)  (149 366)  routing T_3_22.sp4_h_r_31 <X> T_3_22.lc_trk_g3_7
 (24 14)  (150 366)  (150 366)  routing T_3_22.sp4_h_r_31 <X> T_3_22.lc_trk_g3_7
 (26 14)  (152 366)  (152 366)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (153 366)  (153 366)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 366)  (155 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 366)  (157 366)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 366)  (158 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 366)  (160 366)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 366)  (161 366)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.input_2_7
 (36 14)  (162 366)  (162 366)  LC_7 Logic Functioning bit
 (37 14)  (163 366)  (163 366)  LC_7 Logic Functioning bit
 (38 14)  (164 366)  (164 366)  LC_7 Logic Functioning bit
 (42 14)  (168 366)  (168 366)  LC_7 Logic Functioning bit
 (45 14)  (171 366)  (171 366)  LC_7 Logic Functioning bit
 (51 14)  (177 366)  (177 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (138 367)  (138 367)  routing T_3_22.sp4_v_b_8 <X> T_3_22.sp4_v_t_46
 (17 15)  (143 367)  (143 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (147 367)  (147 367)  routing T_3_22.sp4_h_r_31 <X> T_3_22.lc_trk_g3_7
 (26 15)  (152 367)  (152 367)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 367)  (154 367)  routing T_3_22.lc_trk_g2_7 <X> T_3_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 367)  (155 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 367)  (156 367)  routing T_3_22.lc_trk_g1_3 <X> T_3_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 367)  (157 367)  routing T_3_22.lc_trk_g1_7 <X> T_3_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 367)  (158 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (161 367)  (161 367)  routing T_3_22.lc_trk_g0_7 <X> T_3_22.input_2_7
 (36 15)  (162 367)  (162 367)  LC_7 Logic Functioning bit
 (37 15)  (163 367)  (163 367)  LC_7 Logic Functioning bit
 (38 15)  (164 367)  (164 367)  LC_7 Logic Functioning bit
 (39 15)  (165 367)  (165 367)  LC_7 Logic Functioning bit


LogicTile_4_22

 (6 0)  (186 352)  (186 352)  routing T_4_22.sp4_h_r_7 <X> T_4_22.sp4_v_b_0
 (14 0)  (194 352)  (194 352)  routing T_4_22.bnr_op_0 <X> T_4_22.lc_trk_g0_0
 (25 0)  (205 352)  (205 352)  routing T_4_22.sp4_h_r_10 <X> T_4_22.lc_trk_g0_2
 (28 0)  (208 352)  (208 352)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 352)  (209 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 352)  (210 352)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 352)  (211 352)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 352)  (212 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 352)  (214 352)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 352)  (217 352)  LC_0 Logic Functioning bit
 (39 0)  (219 352)  (219 352)  LC_0 Logic Functioning bit
 (41 0)  (221 352)  (221 352)  LC_0 Logic Functioning bit
 (43 0)  (223 352)  (223 352)  LC_0 Logic Functioning bit
 (14 1)  (194 353)  (194 353)  routing T_4_22.bnr_op_0 <X> T_4_22.lc_trk_g0_0
 (17 1)  (197 353)  (197 353)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (202 353)  (202 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (203 353)  (203 353)  routing T_4_22.sp4_h_r_10 <X> T_4_22.lc_trk_g0_2
 (24 1)  (204 353)  (204 353)  routing T_4_22.sp4_h_r_10 <X> T_4_22.lc_trk_g0_2
 (30 1)  (210 353)  (210 353)  routing T_4_22.lc_trk_g2_7 <X> T_4_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 353)  (211 353)  routing T_4_22.lc_trk_g1_6 <X> T_4_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (217 353)  (217 353)  LC_0 Logic Functioning bit
 (39 1)  (219 353)  (219 353)  LC_0 Logic Functioning bit
 (41 1)  (221 353)  (221 353)  LC_0 Logic Functioning bit
 (43 1)  (223 353)  (223 353)  LC_0 Logic Functioning bit
 (0 2)  (180 354)  (180 354)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (2 2)  (182 354)  (182 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 354)  (188 354)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_36
 (9 2)  (189 354)  (189 354)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_l_36
 (15 2)  (195 354)  (195 354)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g0_5
 (16 2)  (196 354)  (196 354)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g0_5
 (17 2)  (197 354)  (197 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (198 354)  (198 354)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g0_5
 (21 2)  (201 354)  (201 354)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g0_7
 (22 2)  (202 354)  (202 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (203 354)  (203 354)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g0_7
 (24 2)  (204 354)  (204 354)  routing T_4_22.sp4_h_l_2 <X> T_4_22.lc_trk_g0_7
 (25 2)  (205 354)  (205 354)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g0_6
 (26 2)  (206 354)  (206 354)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (208 354)  (208 354)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 354)  (209 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 354)  (210 354)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 354)  (211 354)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 354)  (212 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 354)  (213 354)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 354)  (214 354)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 354)  (218 354)  LC_1 Logic Functioning bit
 (39 2)  (219 354)  (219 354)  LC_1 Logic Functioning bit
 (42 2)  (222 354)  (222 354)  LC_1 Logic Functioning bit
 (43 2)  (223 354)  (223 354)  LC_1 Logic Functioning bit
 (50 2)  (230 354)  (230 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 355)  (180 355)  routing T_4_22.glb_netwk_3 <X> T_4_22.wire_logic_cluster/lc_7/clk
 (18 3)  (198 355)  (198 355)  routing T_4_22.sp4_h_r_21 <X> T_4_22.lc_trk_g0_5
 (22 3)  (202 355)  (202 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (206 355)  (206 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 355)  (207 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 355)  (208 355)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 355)  (209 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 355)  (210 355)  routing T_4_22.lc_trk_g2_6 <X> T_4_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 355)  (211 355)  routing T_4_22.lc_trk_g3_7 <X> T_4_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 355)  (216 355)  LC_1 Logic Functioning bit
 (37 3)  (217 355)  (217 355)  LC_1 Logic Functioning bit
 (40 3)  (220 355)  (220 355)  LC_1 Logic Functioning bit
 (41 3)  (221 355)  (221 355)  LC_1 Logic Functioning bit
 (6 4)  (186 356)  (186 356)  routing T_4_22.sp4_h_r_10 <X> T_4_22.sp4_v_b_3
 (12 4)  (192 356)  (192 356)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_h_r_5
 (25 4)  (205 356)  (205 356)  routing T_4_22.bnr_op_2 <X> T_4_22.lc_trk_g1_2
 (26 4)  (206 356)  (206 356)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (208 356)  (208 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 356)  (209 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 356)  (210 356)  routing T_4_22.lc_trk_g2_5 <X> T_4_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 356)  (212 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 356)  (213 356)  routing T_4_22.lc_trk_g2_1 <X> T_4_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 356)  (216 356)  LC_2 Logic Functioning bit
 (37 4)  (217 356)  (217 356)  LC_2 Logic Functioning bit
 (38 4)  (218 356)  (218 356)  LC_2 Logic Functioning bit
 (41 4)  (221 356)  (221 356)  LC_2 Logic Functioning bit
 (15 5)  (195 357)  (195 357)  routing T_4_22.sp4_v_t_5 <X> T_4_22.lc_trk_g1_0
 (16 5)  (196 357)  (196 357)  routing T_4_22.sp4_v_t_5 <X> T_4_22.lc_trk_g1_0
 (17 5)  (197 357)  (197 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (202 357)  (202 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (205 357)  (205 357)  routing T_4_22.bnr_op_2 <X> T_4_22.lc_trk_g1_2
 (28 5)  (208 357)  (208 357)  routing T_4_22.lc_trk_g2_4 <X> T_4_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 357)  (209 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 357)  (212 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (213 357)  (213 357)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_2
 (34 5)  (214 357)  (214 357)  routing T_4_22.lc_trk_g3_1 <X> T_4_22.input_2_2
 (36 5)  (216 357)  (216 357)  LC_2 Logic Functioning bit
 (37 5)  (217 357)  (217 357)  LC_2 Logic Functioning bit
 (38 5)  (218 357)  (218 357)  LC_2 Logic Functioning bit
 (40 5)  (220 357)  (220 357)  LC_2 Logic Functioning bit
 (46 5)  (226 357)  (226 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (188 358)  (188 358)  routing T_4_22.sp4_h_r_8 <X> T_4_22.sp4_h_l_41
 (10 6)  (190 358)  (190 358)  routing T_4_22.sp4_h_r_8 <X> T_4_22.sp4_h_l_41
 (17 6)  (197 358)  (197 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 358)  (198 358)  routing T_4_22.wire_logic_cluster/lc_5/out <X> T_4_22.lc_trk_g1_5
 (22 6)  (202 358)  (202 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (205 358)  (205 358)  routing T_4_22.lft_op_6 <X> T_4_22.lc_trk_g1_6
 (26 6)  (206 358)  (206 358)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (209 358)  (209 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 358)  (212 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 358)  (213 358)  routing T_4_22.lc_trk_g2_0 <X> T_4_22.wire_logic_cluster/lc_3/in_3
 (38 6)  (218 358)  (218 358)  LC_3 Logic Functioning bit
 (39 6)  (219 358)  (219 358)  LC_3 Logic Functioning bit
 (42 6)  (222 358)  (222 358)  LC_3 Logic Functioning bit
 (43 6)  (223 358)  (223 358)  LC_3 Logic Functioning bit
 (48 6)  (228 358)  (228 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (8 7)  (188 359)  (188 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_v_t_41
 (9 7)  (189 359)  (189 359)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_v_t_41
 (21 7)  (201 359)  (201 359)  routing T_4_22.sp4_r_v_b_31 <X> T_4_22.lc_trk_g1_7
 (22 7)  (202 359)  (202 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (204 359)  (204 359)  routing T_4_22.lft_op_6 <X> T_4_22.lc_trk_g1_6
 (26 7)  (206 359)  (206 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (207 359)  (207 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 359)  (208 359)  routing T_4_22.lc_trk_g3_6 <X> T_4_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 359)  (209 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 359)  (212 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (214 359)  (214 359)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.input_2_3
 (35 7)  (215 359)  (215 359)  routing T_4_22.lc_trk_g1_2 <X> T_4_22.input_2_3
 (36 7)  (216 359)  (216 359)  LC_3 Logic Functioning bit
 (37 7)  (217 359)  (217 359)  LC_3 Logic Functioning bit
 (40 7)  (220 359)  (220 359)  LC_3 Logic Functioning bit
 (41 7)  (221 359)  (221 359)  LC_3 Logic Functioning bit
 (3 8)  (183 360)  (183 360)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1
 (11 8)  (191 360)  (191 360)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_v_b_8
 (16 8)  (196 360)  (196 360)  routing T_4_22.sp4_v_t_12 <X> T_4_22.lc_trk_g2_1
 (17 8)  (197 360)  (197 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (198 360)  (198 360)  routing T_4_22.sp4_v_t_12 <X> T_4_22.lc_trk_g2_1
 (3 9)  (183 361)  (183 361)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1
 (9 9)  (189 361)  (189 361)  routing T_4_22.sp4_v_t_42 <X> T_4_22.sp4_v_b_7
 (12 9)  (192 361)  (192 361)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_v_b_8
 (15 9)  (195 361)  (195 361)  routing T_4_22.tnr_op_0 <X> T_4_22.lc_trk_g2_0
 (17 9)  (197 361)  (197 361)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (4 10)  (184 362)  (184 362)  routing T_4_22.sp4_v_b_10 <X> T_4_22.sp4_v_t_43
 (6 10)  (186 362)  (186 362)  routing T_4_22.sp4_v_b_10 <X> T_4_22.sp4_v_t_43
 (14 10)  (194 362)  (194 362)  routing T_4_22.sp4_h_r_36 <X> T_4_22.lc_trk_g2_4
 (16 10)  (196 362)  (196 362)  routing T_4_22.sp12_v_t_10 <X> T_4_22.lc_trk_g2_5
 (17 10)  (197 362)  (197 362)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (202 362)  (202 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (204 362)  (204 362)  routing T_4_22.tnr_op_7 <X> T_4_22.lc_trk_g2_7
 (25 10)  (205 362)  (205 362)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g2_6
 (26 10)  (206 362)  (206 362)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 362)  (207 362)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 362)  (209 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 362)  (210 362)  routing T_4_22.lc_trk_g1_5 <X> T_4_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 362)  (211 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 362)  (212 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 362)  (213 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 362)  (214 362)  routing T_4_22.lc_trk_g3_5 <X> T_4_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 362)  (216 362)  LC_5 Logic Functioning bit
 (38 10)  (218 362)  (218 362)  LC_5 Logic Functioning bit
 (39 10)  (219 362)  (219 362)  LC_5 Logic Functioning bit
 (41 10)  (221 362)  (221 362)  LC_5 Logic Functioning bit
 (43 10)  (223 362)  (223 362)  LC_5 Logic Functioning bit
 (45 10)  (225 362)  (225 362)  LC_5 Logic Functioning bit
 (15 11)  (195 363)  (195 363)  routing T_4_22.sp4_h_r_36 <X> T_4_22.lc_trk_g2_4
 (16 11)  (196 363)  (196 363)  routing T_4_22.sp4_h_r_36 <X> T_4_22.lc_trk_g2_4
 (17 11)  (197 363)  (197 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (202 363)  (202 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 363)  (204 363)  routing T_4_22.rgt_op_6 <X> T_4_22.lc_trk_g2_6
 (29 11)  (209 363)  (209 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (212 363)  (212 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (213 363)  (213 363)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.input_2_5
 (34 11)  (214 363)  (214 363)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.input_2_5
 (36 11)  (216 363)  (216 363)  LC_5 Logic Functioning bit
 (38 11)  (218 363)  (218 363)  LC_5 Logic Functioning bit
 (43 11)  (223 363)  (223 363)  LC_5 Logic Functioning bit
 (15 12)  (195 364)  (195 364)  routing T_4_22.sp4_h_r_33 <X> T_4_22.lc_trk_g3_1
 (16 12)  (196 364)  (196 364)  routing T_4_22.sp4_h_r_33 <X> T_4_22.lc_trk_g3_1
 (17 12)  (197 364)  (197 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 364)  (198 364)  routing T_4_22.sp4_h_r_33 <X> T_4_22.lc_trk_g3_1
 (22 12)  (202 364)  (202 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (203 364)  (203 364)  routing T_4_22.sp4_v_t_30 <X> T_4_22.lc_trk_g3_3
 (24 12)  (204 364)  (204 364)  routing T_4_22.sp4_v_t_30 <X> T_4_22.lc_trk_g3_3
 (29 12)  (209 364)  (209 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 364)  (210 364)  routing T_4_22.lc_trk_g0_5 <X> T_4_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 364)  (212 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 364)  (213 364)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 364)  (214 364)  routing T_4_22.lc_trk_g3_0 <X> T_4_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 364)  (215 364)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_6
 (36 12)  (216 364)  (216 364)  LC_6 Logic Functioning bit
 (37 12)  (217 364)  (217 364)  LC_6 Logic Functioning bit
 (43 12)  (223 364)  (223 364)  LC_6 Logic Functioning bit
 (45 12)  (225 364)  (225 364)  LC_6 Logic Functioning bit
 (51 12)  (231 364)  (231 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 365)  (194 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (15 13)  (195 365)  (195 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (16 13)  (196 365)  (196 365)  routing T_4_22.sp4_h_r_24 <X> T_4_22.lc_trk_g3_0
 (17 13)  (197 365)  (197 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (206 365)  (206 365)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 365)  (207 365)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 365)  (208 365)  routing T_4_22.lc_trk_g3_3 <X> T_4_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 365)  (209 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (212 365)  (212 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (215 365)  (215 365)  routing T_4_22.lc_trk_g0_6 <X> T_4_22.input_2_6
 (36 13)  (216 365)  (216 365)  LC_6 Logic Functioning bit
 (37 13)  (217 365)  (217 365)  LC_6 Logic Functioning bit
 (40 13)  (220 365)  (220 365)  LC_6 Logic Functioning bit
 (42 13)  (222 365)  (222 365)  LC_6 Logic Functioning bit
 (43 13)  (223 365)  (223 365)  LC_6 Logic Functioning bit
 (48 13)  (228 365)  (228 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (192 366)  (192 366)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_h_l_46
 (15 14)  (195 366)  (195 366)  routing T_4_22.tnr_op_5 <X> T_4_22.lc_trk_g3_5
 (17 14)  (197 366)  (197 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (201 366)  (201 366)  routing T_4_22.sp4_v_t_26 <X> T_4_22.lc_trk_g3_7
 (22 14)  (202 366)  (202 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (203 366)  (203 366)  routing T_4_22.sp4_v_t_26 <X> T_4_22.lc_trk_g3_7
 (25 14)  (205 366)  (205 366)  routing T_4_22.wire_logic_cluster/lc_6/out <X> T_4_22.lc_trk_g3_6
 (26 14)  (206 366)  (206 366)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 366)  (207 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 366)  (209 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 366)  (210 366)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (212 366)  (212 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 366)  (216 366)  LC_7 Logic Functioning bit
 (39 14)  (219 366)  (219 366)  LC_7 Logic Functioning bit
 (43 14)  (223 366)  (223 366)  LC_7 Logic Functioning bit
 (47 14)  (227 366)  (227 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (8 15)  (188 367)  (188 367)  routing T_4_22.sp4_v_b_7 <X> T_4_22.sp4_v_t_47
 (10 15)  (190 367)  (190 367)  routing T_4_22.sp4_v_b_7 <X> T_4_22.sp4_v_t_47
 (11 15)  (191 367)  (191 367)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_h_l_46
 (13 15)  (193 367)  (193 367)  routing T_4_22.sp4_v_t_40 <X> T_4_22.sp4_h_l_46
 (21 15)  (201 367)  (201 367)  routing T_4_22.sp4_v_t_26 <X> T_4_22.lc_trk_g3_7
 (22 15)  (202 367)  (202 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 367)  (206 367)  routing T_4_22.lc_trk_g0_7 <X> T_4_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 367)  (209 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 367)  (210 367)  routing T_4_22.lc_trk_g1_7 <X> T_4_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 367)  (211 367)  routing T_4_22.lc_trk_g0_2 <X> T_4_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 367)  (212 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (214 367)  (214 367)  routing T_4_22.lc_trk_g1_0 <X> T_4_22.input_2_7
 (36 15)  (216 367)  (216 367)  LC_7 Logic Functioning bit
 (37 15)  (217 367)  (217 367)  LC_7 Logic Functioning bit
 (38 15)  (218 367)  (218 367)  LC_7 Logic Functioning bit
 (42 15)  (222 367)  (222 367)  LC_7 Logic Functioning bit
 (43 15)  (223 367)  (223 367)  LC_7 Logic Functioning bit


LogicTile_5_22

 (14 0)  (248 352)  (248 352)  routing T_5_22.wire_logic_cluster/lc_0/out <X> T_5_22.lc_trk_g0_0
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 352)  (252 352)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g0_1
 (27 0)  (261 352)  (261 352)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 352)  (264 352)  routing T_5_22.lc_trk_g1_4 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 352)  (265 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 352)  (269 352)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.input_2_0
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (38 0)  (272 352)  (272 352)  LC_0 Logic Functioning bit
 (41 0)  (275 352)  (275 352)  LC_0 Logic Functioning bit
 (43 0)  (277 352)  (277 352)  LC_0 Logic Functioning bit
 (45 0)  (279 352)  (279 352)  LC_0 Logic Functioning bit
 (47 0)  (281 352)  (281 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (237 353)  (237 353)  routing T_5_22.sp12_h_l_23 <X> T_5_22.sp12_v_b_0
 (8 1)  (242 353)  (242 353)  routing T_5_22.sp4_v_t_47 <X> T_5_22.sp4_v_b_1
 (10 1)  (244 353)  (244 353)  routing T_5_22.sp4_v_t_47 <X> T_5_22.sp4_v_b_1
 (17 1)  (251 353)  (251 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 353)  (257 353)  routing T_5_22.sp12_h_r_10 <X> T_5_22.lc_trk_g0_2
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 353)  (265 353)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.input_2_0
 (37 1)  (271 353)  (271 353)  LC_0 Logic Functioning bit
 (39 1)  (273 353)  (273 353)  LC_0 Logic Functioning bit
 (41 1)  (275 353)  (275 353)  LC_0 Logic Functioning bit
 (42 1)  (276 353)  (276 353)  LC_0 Logic Functioning bit
 (0 2)  (234 354)  (234 354)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (2 2)  (236 354)  (236 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (242 354)  (242 354)  routing T_5_22.sp4_h_r_5 <X> T_5_22.sp4_h_l_36
 (10 2)  (244 354)  (244 354)  routing T_5_22.sp4_h_r_5 <X> T_5_22.sp4_h_l_36
 (12 2)  (246 354)  (246 354)  routing T_5_22.sp4_h_r_11 <X> T_5_22.sp4_h_l_39
 (14 2)  (248 354)  (248 354)  routing T_5_22.sp4_h_l_1 <X> T_5_22.lc_trk_g0_4
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 354)  (258 354)  routing T_5_22.bot_op_7 <X> T_5_22.lc_trk_g0_7
 (26 2)  (260 354)  (260 354)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 354)  (261 354)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 354)  (264 354)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 354)  (265 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 354)  (270 354)  LC_1 Logic Functioning bit
 (37 2)  (271 354)  (271 354)  LC_1 Logic Functioning bit
 (43 2)  (277 354)  (277 354)  LC_1 Logic Functioning bit
 (45 2)  (279 354)  (279 354)  LC_1 Logic Functioning bit
 (46 2)  (280 354)  (280 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (282 354)  (282 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (234 355)  (234 355)  routing T_5_22.glb_netwk_3 <X> T_5_22.wire_logic_cluster/lc_7/clk
 (4 3)  (238 355)  (238 355)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_h_l_37
 (6 3)  (240 355)  (240 355)  routing T_5_22.sp4_h_r_4 <X> T_5_22.sp4_h_l_37
 (13 3)  (247 355)  (247 355)  routing T_5_22.sp4_h_r_11 <X> T_5_22.sp4_h_l_39
 (15 3)  (249 355)  (249 355)  routing T_5_22.sp4_h_l_1 <X> T_5_22.lc_trk_g0_4
 (16 3)  (250 355)  (250 355)  routing T_5_22.sp4_h_l_1 <X> T_5_22.lc_trk_g0_4
 (17 3)  (251 355)  (251 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (260 355)  (260 355)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 355)  (262 355)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 355)  (264 355)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 355)  (266 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (270 355)  (270 355)  LC_1 Logic Functioning bit
 (37 3)  (271 355)  (271 355)  LC_1 Logic Functioning bit
 (41 3)  (275 355)  (275 355)  LC_1 Logic Functioning bit
 (42 3)  (276 355)  (276 355)  LC_1 Logic Functioning bit
 (43 3)  (277 355)  (277 355)  LC_1 Logic Functioning bit
 (46 3)  (280 355)  (280 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (6 4)  (240 356)  (240 356)  routing T_5_22.sp4_v_t_37 <X> T_5_22.sp4_v_b_3
 (11 4)  (245 356)  (245 356)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_v_b_5
 (14 4)  (248 356)  (248 356)  routing T_5_22.wire_logic_cluster/lc_0/out <X> T_5_22.lc_trk_g1_0
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (38 4)  (272 356)  (272 356)  LC_2 Logic Functioning bit
 (42 4)  (276 356)  (276 356)  LC_2 Logic Functioning bit
 (45 4)  (279 356)  (279 356)  LC_2 Logic Functioning bit
 (5 5)  (239 357)  (239 357)  routing T_5_22.sp4_v_t_37 <X> T_5_22.sp4_v_b_3
 (9 5)  (243 357)  (243 357)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_v_b_4
 (10 5)  (244 357)  (244 357)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_v_b_4
 (12 5)  (246 357)  (246 357)  routing T_5_22.sp4_v_t_39 <X> T_5_22.sp4_v_b_5
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 357)  (256 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g3_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 357)  (267 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (34 5)  (268 357)  (268 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (35 5)  (269 357)  (269 357)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_2
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (37 5)  (271 357)  (271 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (39 5)  (273 357)  (273 357)  LC_2 Logic Functioning bit
 (53 5)  (287 357)  (287 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (243 358)  (243 358)  routing T_5_22.sp4_h_r_1 <X> T_5_22.sp4_h_l_41
 (10 6)  (244 358)  (244 358)  routing T_5_22.sp4_h_r_1 <X> T_5_22.sp4_h_l_41
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g1_7
 (26 6)  (260 358)  (260 358)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 358)  (262 358)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 358)  (272 358)  LC_3 Logic Functioning bit
 (39 6)  (273 358)  (273 358)  LC_3 Logic Functioning bit
 (42 6)  (276 358)  (276 358)  LC_3 Logic Functioning bit
 (43 6)  (277 358)  (277 358)  LC_3 Logic Functioning bit
 (9 7)  (243 359)  (243 359)  routing T_5_22.sp4_v_b_8 <X> T_5_22.sp4_v_t_41
 (10 7)  (244 359)  (244 359)  routing T_5_22.sp4_v_b_8 <X> T_5_22.sp4_v_t_41
 (11 7)  (245 359)  (245 359)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_h_l_40
 (13 7)  (247 359)  (247 359)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_h_l_40
 (17 7)  (251 359)  (251 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (260 359)  (260 359)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 359)  (264 359)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (268 359)  (268 359)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.input_2_3
 (36 7)  (270 359)  (270 359)  LC_3 Logic Functioning bit
 (37 7)  (271 359)  (271 359)  LC_3 Logic Functioning bit
 (40 7)  (274 359)  (274 359)  LC_3 Logic Functioning bit
 (41 7)  (275 359)  (275 359)  LC_3 Logic Functioning bit
 (52 7)  (286 359)  (286 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (239 360)  (239 360)  routing T_5_22.sp4_v_t_43 <X> T_5_22.sp4_h_r_6
 (15 8)  (249 360)  (249 360)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g2_1
 (16 8)  (250 360)  (250 360)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g2_1
 (17 8)  (251 360)  (251 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 360)  (252 360)  routing T_5_22.sp4_h_r_33 <X> T_5_22.lc_trk_g2_1
 (21 8)  (255 360)  (255 360)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g2_3
 (22 8)  (256 360)  (256 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (257 360)  (257 360)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g2_3
 (24 8)  (258 360)  (258 360)  routing T_5_22.sp4_h_r_35 <X> T_5_22.lc_trk_g2_3
 (25 8)  (259 360)  (259 360)  routing T_5_22.wire_logic_cluster/lc_2/out <X> T_5_22.lc_trk_g2_2
 (26 8)  (260 360)  (260 360)  routing T_5_22.lc_trk_g0_4 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 360)  (261 360)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 360)  (267 360)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 360)  (272 360)  LC_4 Logic Functioning bit
 (39 8)  (273 360)  (273 360)  LC_4 Logic Functioning bit
 (42 8)  (276 360)  (276 360)  LC_4 Logic Functioning bit
 (43 8)  (277 360)  (277 360)  LC_4 Logic Functioning bit
 (50 8)  (284 360)  (284 360)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (250 361)  (250 361)  routing T_5_22.sp12_v_b_8 <X> T_5_22.lc_trk_g2_0
 (17 9)  (251 361)  (251 361)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 361)  (264 361)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (270 361)  (270 361)  LC_4 Logic Functioning bit
 (37 9)  (271 361)  (271 361)  LC_4 Logic Functioning bit
 (40 9)  (274 361)  (274 361)  LC_4 Logic Functioning bit
 (41 9)  (275 361)  (275 361)  LC_4 Logic Functioning bit
 (8 10)  (242 362)  (242 362)  routing T_5_22.sp4_v_t_36 <X> T_5_22.sp4_h_l_42
 (9 10)  (243 362)  (243 362)  routing T_5_22.sp4_v_t_36 <X> T_5_22.sp4_h_l_42
 (10 10)  (244 362)  (244 362)  routing T_5_22.sp4_v_t_36 <X> T_5_22.sp4_h_l_42
 (12 10)  (246 362)  (246 362)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_h_l_45
 (17 10)  (251 362)  (251 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 362)  (267 362)  routing T_5_22.lc_trk_g2_0 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (272 362)  (272 362)  LC_5 Logic Functioning bit
 (39 10)  (273 362)  (273 362)  LC_5 Logic Functioning bit
 (42 10)  (276 362)  (276 362)  LC_5 Logic Functioning bit
 (43 10)  (277 362)  (277 362)  LC_5 Logic Functioning bit
 (50 10)  (284 362)  (284 362)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (245 363)  (245 363)  routing T_5_22.sp4_v_t_45 <X> T_5_22.sp4_h_l_45
 (21 11)  (255 363)  (255 363)  routing T_5_22.sp4_r_v_b_39 <X> T_5_22.lc_trk_g2_7
 (27 11)  (261 363)  (261 363)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 363)  (262 363)  routing T_5_22.lc_trk_g3_0 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 363)  (264 363)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 363)  (270 363)  LC_5 Logic Functioning bit
 (37 11)  (271 363)  (271 363)  LC_5 Logic Functioning bit
 (40 11)  (274 363)  (274 363)  LC_5 Logic Functioning bit
 (41 11)  (275 363)  (275 363)  LC_5 Logic Functioning bit
 (48 11)  (282 363)  (282 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 364)  (252 364)  routing T_5_22.wire_logic_cluster/lc_1/out <X> T_5_22.lc_trk_g3_1
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (257 364)  (257 364)  routing T_5_22.sp4_h_r_27 <X> T_5_22.lc_trk_g3_3
 (24 12)  (258 364)  (258 364)  routing T_5_22.sp4_h_r_27 <X> T_5_22.lc_trk_g3_3
 (25 12)  (259 364)  (259 364)  routing T_5_22.wire_logic_cluster/lc_2/out <X> T_5_22.lc_trk_g3_2
 (26 12)  (260 364)  (260 364)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 364)  (262 364)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 364)  (263 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 364)  (265 364)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 364)  (266 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 364)  (267 364)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 364)  (272 364)  LC_6 Logic Functioning bit
 (39 12)  (273 364)  (273 364)  LC_6 Logic Functioning bit
 (42 12)  (276 364)  (276 364)  LC_6 Logic Functioning bit
 (43 12)  (277 364)  (277 364)  LC_6 Logic Functioning bit
 (50 12)  (284 364)  (284 364)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (251 365)  (251 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (255 365)  (255 365)  routing T_5_22.sp4_h_r_27 <X> T_5_22.lc_trk_g3_3
 (22 13)  (256 365)  (256 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (261 365)  (261 365)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 365)  (263 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 365)  (264 365)  routing T_5_22.lc_trk_g2_3 <X> T_5_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 365)  (270 365)  LC_6 Logic Functioning bit
 (37 13)  (271 365)  (271 365)  LC_6 Logic Functioning bit
 (40 13)  (274 365)  (274 365)  LC_6 Logic Functioning bit
 (41 13)  (275 365)  (275 365)  LC_6 Logic Functioning bit
 (15 14)  (249 366)  (249 366)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g3_5
 (16 14)  (250 366)  (250 366)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g3_5
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (252 366)  (252 366)  routing T_5_22.sp4_h_l_24 <X> T_5_22.lc_trk_g3_5
 (26 14)  (260 366)  (260 366)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 366)  (267 366)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 366)  (271 366)  LC_7 Logic Functioning bit
 (39 14)  (273 366)  (273 366)  LC_7 Logic Functioning bit
 (41 14)  (275 366)  (275 366)  LC_7 Logic Functioning bit
 (43 14)  (277 366)  (277 366)  LC_7 Logic Functioning bit
 (46 14)  (280 366)  (280 366)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (260 367)  (260 367)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 367)  (270 367)  LC_7 Logic Functioning bit
 (38 15)  (272 367)  (272 367)  LC_7 Logic Functioning bit
 (40 15)  (274 367)  (274 367)  LC_7 Logic Functioning bit
 (42 15)  (276 367)  (276 367)  LC_7 Logic Functioning bit


LogicTile_6_22

 (4 0)  (292 352)  (292 352)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_v_b_0
 (14 0)  (302 352)  (302 352)  routing T_6_22.sp4_v_b_0 <X> T_6_22.lc_trk_g0_0
 (15 0)  (303 352)  (303 352)  routing T_6_22.sp12_h_r_1 <X> T_6_22.lc_trk_g0_1
 (17 0)  (305 352)  (305 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (306 352)  (306 352)  routing T_6_22.sp12_h_r_1 <X> T_6_22.lc_trk_g0_1
 (21 0)  (309 352)  (309 352)  routing T_6_22.sp4_v_b_11 <X> T_6_22.lc_trk_g0_3
 (22 0)  (310 352)  (310 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (311 352)  (311 352)  routing T_6_22.sp4_v_b_11 <X> T_6_22.lc_trk_g0_3
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 352)  (322 352)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (38 0)  (326 352)  (326 352)  LC_0 Logic Functioning bit
 (41 0)  (329 352)  (329 352)  LC_0 Logic Functioning bit
 (43 0)  (331 352)  (331 352)  LC_0 Logic Functioning bit
 (45 0)  (333 352)  (333 352)  LC_0 Logic Functioning bit
 (53 0)  (341 352)  (341 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (16 1)  (304 353)  (304 353)  routing T_6_22.sp4_v_b_0 <X> T_6_22.lc_trk_g0_0
 (17 1)  (305 353)  (305 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (306 353)  (306 353)  routing T_6_22.sp12_h_r_1 <X> T_6_22.lc_trk_g0_1
 (21 1)  (309 353)  (309 353)  routing T_6_22.sp4_v_b_11 <X> T_6_22.lc_trk_g0_3
 (28 1)  (316 353)  (316 353)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 353)  (317 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 353)  (319 353)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (38 1)  (326 353)  (326 353)  LC_0 Logic Functioning bit
 (40 1)  (328 353)  (328 353)  LC_0 Logic Functioning bit
 (42 1)  (330 353)  (330 353)  LC_0 Logic Functioning bit
 (0 2)  (288 354)  (288 354)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (2 2)  (290 354)  (290 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (293 354)  (293 354)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_h_l_37
 (10 2)  (298 354)  (298 354)  routing T_6_22.sp4_v_b_8 <X> T_6_22.sp4_h_l_36
 (12 2)  (300 354)  (300 354)  routing T_6_22.sp4_v_t_39 <X> T_6_22.sp4_h_l_39
 (26 2)  (314 354)  (314 354)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 354)  (316 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 354)  (318 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 354)  (319 354)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (323 354)  (323 354)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.input_2_1
 (38 2)  (326 354)  (326 354)  LC_1 Logic Functioning bit
 (39 2)  (327 354)  (327 354)  LC_1 Logic Functioning bit
 (42 2)  (330 354)  (330 354)  LC_1 Logic Functioning bit
 (43 2)  (331 354)  (331 354)  LC_1 Logic Functioning bit
 (0 3)  (288 355)  (288 355)  routing T_6_22.glb_netwk_3 <X> T_6_22.wire_logic_cluster/lc_7/clk
 (3 3)  (291 355)  (291 355)  routing T_6_22.sp12_v_b_0 <X> T_6_22.sp12_h_l_23
 (6 3)  (294 355)  (294 355)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_h_l_37
 (8 3)  (296 355)  (296 355)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_v_t_36
 (9 3)  (297 355)  (297 355)  routing T_6_22.sp4_h_r_1 <X> T_6_22.sp4_v_t_36
 (11 3)  (299 355)  (299 355)  routing T_6_22.sp4_v_t_39 <X> T_6_22.sp4_h_l_39
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (312 355)  (312 355)  routing T_6_22.top_op_6 <X> T_6_22.lc_trk_g0_6
 (25 3)  (313 355)  (313 355)  routing T_6_22.top_op_6 <X> T_6_22.lc_trk_g0_6
 (26 3)  (314 355)  (314 355)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 355)  (315 355)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 355)  (316 355)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 355)  (317 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 355)  (318 355)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 355)  (319 355)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 355)  (320 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (322 355)  (322 355)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.input_2_1
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (37 3)  (325 355)  (325 355)  LC_1 Logic Functioning bit
 (40 3)  (328 355)  (328 355)  LC_1 Logic Functioning bit
 (41 3)  (329 355)  (329 355)  LC_1 Logic Functioning bit
 (52 3)  (340 355)  (340 355)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (12 4)  (300 356)  (300 356)  routing T_6_22.sp4_h_l_39 <X> T_6_22.sp4_h_r_5
 (22 4)  (310 356)  (310 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 356)  (312 356)  routing T_6_22.bot_op_3 <X> T_6_22.lc_trk_g1_3
 (27 4)  (315 356)  (315 356)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 356)  (316 356)  routing T_6_22.lc_trk_g3_0 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (323 356)  (323 356)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.input_2_2
 (38 4)  (326 356)  (326 356)  LC_2 Logic Functioning bit
 (39 4)  (327 356)  (327 356)  LC_2 Logic Functioning bit
 (42 4)  (330 356)  (330 356)  LC_2 Logic Functioning bit
 (43 4)  (331 356)  (331 356)  LC_2 Logic Functioning bit
 (13 5)  (301 357)  (301 357)  routing T_6_22.sp4_h_l_39 <X> T_6_22.sp4_h_r_5
 (15 5)  (303 357)  (303 357)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g1_0
 (16 5)  (304 357)  (304 357)  routing T_6_22.sp4_v_t_5 <X> T_6_22.lc_trk_g1_0
 (17 5)  (305 357)  (305 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (310 357)  (310 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (311 357)  (311 357)  routing T_6_22.sp4_v_b_18 <X> T_6_22.lc_trk_g1_2
 (24 5)  (312 357)  (312 357)  routing T_6_22.sp4_v_b_18 <X> T_6_22.lc_trk_g1_2
 (26 5)  (314 357)  (314 357)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 357)  (315 357)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 357)  (317 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 357)  (319 357)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 357)  (320 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (321 357)  (321 357)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.input_2_2
 (34 5)  (322 357)  (322 357)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.input_2_2
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (37 5)  (325 357)  (325 357)  LC_2 Logic Functioning bit
 (40 5)  (328 357)  (328 357)  LC_2 Logic Functioning bit
 (41 5)  (329 357)  (329 357)  LC_2 Logic Functioning bit
 (10 6)  (298 358)  (298 358)  routing T_6_22.sp4_v_b_11 <X> T_6_22.sp4_h_l_41
 (21 6)  (309 358)  (309 358)  routing T_6_22.wire_logic_cluster/lc_7/out <X> T_6_22.lc_trk_g1_7
 (22 6)  (310 358)  (310 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (314 358)  (314 358)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 358)  (321 358)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 358)  (322 358)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 358)  (323 358)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_3
 (36 6)  (324 358)  (324 358)  LC_3 Logic Functioning bit
 (37 6)  (325 358)  (325 358)  LC_3 Logic Functioning bit
 (38 6)  (326 358)  (326 358)  LC_3 Logic Functioning bit
 (42 6)  (330 358)  (330 358)  LC_3 Logic Functioning bit
 (45 6)  (333 358)  (333 358)  LC_3 Logic Functioning bit
 (46 6)  (334 358)  (334 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (292 359)  (292 359)  routing T_6_22.sp4_v_b_10 <X> T_6_22.sp4_h_l_38
 (14 7)  (302 359)  (302 359)  routing T_6_22.top_op_4 <X> T_6_22.lc_trk_g1_4
 (15 7)  (303 359)  (303 359)  routing T_6_22.top_op_4 <X> T_6_22.lc_trk_g1_4
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (311 359)  (311 359)  routing T_6_22.sp4_v_b_22 <X> T_6_22.lc_trk_g1_6
 (24 7)  (312 359)  (312 359)  routing T_6_22.sp4_v_b_22 <X> T_6_22.lc_trk_g1_6
 (26 7)  (314 359)  (314 359)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g2_7 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 359)  (319 359)  routing T_6_22.lc_trk_g3_3 <X> T_6_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 359)  (320 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (322 359)  (322 359)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_3
 (35 7)  (323 359)  (323 359)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_3
 (36 7)  (324 359)  (324 359)  LC_3 Logic Functioning bit
 (37 7)  (325 359)  (325 359)  LC_3 Logic Functioning bit
 (38 7)  (326 359)  (326 359)  LC_3 Logic Functioning bit
 (39 7)  (327 359)  (327 359)  LC_3 Logic Functioning bit
 (14 8)  (302 360)  (302 360)  routing T_6_22.wire_logic_cluster/lc_0/out <X> T_6_22.lc_trk_g2_0
 (15 8)  (303 360)  (303 360)  routing T_6_22.rgt_op_1 <X> T_6_22.lc_trk_g2_1
 (17 8)  (305 360)  (305 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (306 360)  (306 360)  routing T_6_22.rgt_op_1 <X> T_6_22.lc_trk_g2_1
 (17 9)  (305 361)  (305 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (4 10)  (292 362)  (292 362)  routing T_6_22.sp4_v_b_10 <X> T_6_22.sp4_v_t_43
 (5 10)  (293 362)  (293 362)  routing T_6_22.sp4_v_b_6 <X> T_6_22.sp4_h_l_43
 (6 10)  (294 362)  (294 362)  routing T_6_22.sp4_v_b_10 <X> T_6_22.sp4_v_t_43
 (11 10)  (299 362)  (299 362)  routing T_6_22.sp4_v_b_5 <X> T_6_22.sp4_v_t_45
 (19 10)  (307 362)  (307 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (309 362)  (309 362)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (22 10)  (310 362)  (310 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 362)  (311 362)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (27 10)  (315 362)  (315 362)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 362)  (319 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 362)  (322 362)  routing T_6_22.lc_trk_g3_5 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 362)  (325 362)  LC_5 Logic Functioning bit
 (39 10)  (327 362)  (327 362)  LC_5 Logic Functioning bit
 (41 10)  (329 362)  (329 362)  LC_5 Logic Functioning bit
 (43 10)  (331 362)  (331 362)  LC_5 Logic Functioning bit
 (51 10)  (339 362)  (339 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (300 363)  (300 363)  routing T_6_22.sp4_v_b_5 <X> T_6_22.sp4_v_t_45
 (21 11)  (309 363)  (309 363)  routing T_6_22.sp4_v_t_26 <X> T_6_22.lc_trk_g2_7
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 363)  (311 363)  routing T_6_22.sp4_h_r_30 <X> T_6_22.lc_trk_g2_6
 (24 11)  (312 363)  (312 363)  routing T_6_22.sp4_h_r_30 <X> T_6_22.lc_trk_g2_6
 (25 11)  (313 363)  (313 363)  routing T_6_22.sp4_h_r_30 <X> T_6_22.lc_trk_g2_6
 (30 11)  (318 363)  (318 363)  routing T_6_22.lc_trk_g1_3 <X> T_6_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (325 363)  (325 363)  LC_5 Logic Functioning bit
 (39 11)  (327 363)  (327 363)  LC_5 Logic Functioning bit
 (41 11)  (329 363)  (329 363)  LC_5 Logic Functioning bit
 (43 11)  (331 363)  (331 363)  LC_5 Logic Functioning bit
 (17 12)  (305 364)  (305 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (306 364)  (306 364)  routing T_6_22.bnl_op_1 <X> T_6_22.lc_trk_g3_1
 (21 12)  (309 364)  (309 364)  routing T_6_22.wire_logic_cluster/lc_3/out <X> T_6_22.lc_trk_g3_3
 (22 12)  (310 364)  (310 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (314 364)  (314 364)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 364)  (315 364)  routing T_6_22.lc_trk_g1_0 <X> T_6_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 364)  (317 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 364)  (320 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 364)  (321 364)  routing T_6_22.lc_trk_g2_1 <X> T_6_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 364)  (326 364)  LC_6 Logic Functioning bit
 (39 12)  (327 364)  (327 364)  LC_6 Logic Functioning bit
 (42 12)  (330 364)  (330 364)  LC_6 Logic Functioning bit
 (43 12)  (331 364)  (331 364)  LC_6 Logic Functioning bit
 (51 12)  (339 364)  (339 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (302 365)  (302 365)  routing T_6_22.sp4_r_v_b_40 <X> T_6_22.lc_trk_g3_0
 (17 13)  (305 365)  (305 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (306 365)  (306 365)  routing T_6_22.bnl_op_1 <X> T_6_22.lc_trk_g3_1
 (26 13)  (314 365)  (314 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 365)  (315 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 365)  (316 365)  routing T_6_22.lc_trk_g3_7 <X> T_6_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 365)  (317 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 365)  (320 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 365)  (321 365)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.input_2_6
 (34 13)  (322 365)  (322 365)  routing T_6_22.lc_trk_g3_1 <X> T_6_22.input_2_6
 (36 13)  (324 365)  (324 365)  LC_6 Logic Functioning bit
 (37 13)  (325 365)  (325 365)  LC_6 Logic Functioning bit
 (40 13)  (328 365)  (328 365)  LC_6 Logic Functioning bit
 (41 13)  (329 365)  (329 365)  LC_6 Logic Functioning bit
 (8 14)  (296 366)  (296 366)  routing T_6_22.sp4_h_r_2 <X> T_6_22.sp4_h_l_47
 (10 14)  (298 366)  (298 366)  routing T_6_22.sp4_h_r_2 <X> T_6_22.sp4_h_l_47
 (15 14)  (303 366)  (303 366)  routing T_6_22.tnr_op_5 <X> T_6_22.lc_trk_g3_5
 (17 14)  (305 366)  (305 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (310 366)  (310 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (311 366)  (311 366)  routing T_6_22.sp4_v_b_47 <X> T_6_22.lc_trk_g3_7
 (24 14)  (312 366)  (312 366)  routing T_6_22.sp4_v_b_47 <X> T_6_22.lc_trk_g3_7
 (28 14)  (316 366)  (316 366)  routing T_6_22.lc_trk_g2_0 <X> T_6_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 366)  (317 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 366)  (319 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 366)  (320 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 366)  (322 366)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 366)  (324 366)  LC_7 Logic Functioning bit
 (37 14)  (325 366)  (325 366)  LC_7 Logic Functioning bit
 (38 14)  (326 366)  (326 366)  LC_7 Logic Functioning bit
 (39 14)  (327 366)  (327 366)  LC_7 Logic Functioning bit
 (41 14)  (329 366)  (329 366)  LC_7 Logic Functioning bit
 (43 14)  (331 366)  (331 366)  LC_7 Logic Functioning bit
 (45 14)  (333 366)  (333 366)  LC_7 Logic Functioning bit
 (53 14)  (341 366)  (341 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (310 367)  (310 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 367)  (314 367)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 367)  (315 367)  routing T_6_22.lc_trk_g1_2 <X> T_6_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 367)  (317 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 367)  (319 367)  routing T_6_22.lc_trk_g1_7 <X> T_6_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 367)  (324 367)  LC_7 Logic Functioning bit
 (38 15)  (326 367)  (326 367)  LC_7 Logic Functioning bit
 (46 15)  (334 367)  (334 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_22

 (9 0)  (351 352)  (351 352)  routing T_7_22.sp4_v_t_36 <X> T_7_22.sp4_h_r_1
 (15 0)  (357 352)  (357 352)  routing T_7_22.top_op_1 <X> T_7_22.lc_trk_g0_1
 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (368 352)  (368 352)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 352)  (370 352)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 352)  (373 352)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 352)  (377 352)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (43 0)  (385 352)  (385 352)  LC_0 Logic Functioning bit
 (45 0)  (387 352)  (387 352)  LC_0 Logic Functioning bit
 (8 1)  (350 353)  (350 353)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_v_b_1
 (9 1)  (351 353)  (351 353)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_v_b_1
 (10 1)  (352 353)  (352 353)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_v_b_1
 (14 1)  (356 353)  (356 353)  routing T_7_22.top_op_0 <X> T_7_22.lc_trk_g0_0
 (15 1)  (357 353)  (357 353)  routing T_7_22.top_op_0 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (360 353)  (360 353)  routing T_7_22.top_op_1 <X> T_7_22.lc_trk_g0_1
 (27 1)  (369 353)  (369 353)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 353)  (375 353)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (35 1)  (377 353)  (377 353)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.input_2_0
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (51 1)  (393 353)  (393 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 354)  (342 354)  routing T_7_22.glb_netwk_3 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (347 354)  (347 354)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_37
 (26 2)  (368 354)  (368 354)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 354)  (369 354)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 354)  (371 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 354)  (372 354)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 354)  (374 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 354)  (375 354)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 354)  (378 354)  LC_1 Logic Functioning bit
 (37 2)  (379 354)  (379 354)  LC_1 Logic Functioning bit
 (39 2)  (381 354)  (381 354)  LC_1 Logic Functioning bit
 (43 2)  (385 354)  (385 354)  LC_1 Logic Functioning bit
 (45 2)  (387 354)  (387 354)  LC_1 Logic Functioning bit
 (47 2)  (389 354)  (389 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (395 354)  (395 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 355)  (342 355)  routing T_7_22.glb_netwk_3 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (6 3)  (348 355)  (348 355)  routing T_7_22.sp4_v_t_37 <X> T_7_22.sp4_h_l_37
 (27 3)  (369 355)  (369 355)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 355)  (371 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 355)  (373 355)  routing T_7_22.lc_trk_g2_2 <X> T_7_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 355)  (374 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 355)  (375 355)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.input_2_1
 (36 3)  (378 355)  (378 355)  LC_1 Logic Functioning bit
 (37 3)  (379 355)  (379 355)  LC_1 Logic Functioning bit
 (42 3)  (384 355)  (384 355)  LC_1 Logic Functioning bit
 (43 3)  (385 355)  (385 355)  LC_1 Logic Functioning bit
 (48 3)  (390 355)  (390 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (355 356)  (355 356)  routing T_7_22.sp4_v_t_40 <X> T_7_22.sp4_v_b_5
 (15 4)  (357 356)  (357 356)  routing T_7_22.bot_op_1 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (368 356)  (368 356)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 356)  (369 356)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 356)  (372 356)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 356)  (376 356)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 356)  (377 356)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_2
 (36 4)  (378 356)  (378 356)  LC_2 Logic Functioning bit
 (37 4)  (379 356)  (379 356)  LC_2 Logic Functioning bit
 (38 4)  (380 356)  (380 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (45 4)  (387 356)  (387 356)  LC_2 Logic Functioning bit
 (4 5)  (346 357)  (346 357)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_h_r_3
 (6 5)  (348 357)  (348 357)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_h_r_3
 (9 5)  (351 357)  (351 357)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_4
 (10 5)  (352 357)  (352 357)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_4
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (15 5)  (357 357)  (357 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 357)  (373 357)  routing T_7_22.lc_trk_g3_2 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 357)  (374 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 357)  (375 357)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_2
 (34 5)  (376 357)  (376 357)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_2
 (35 5)  (377 357)  (377 357)  routing T_7_22.lc_trk_g3_7 <X> T_7_22.input_2_2
 (36 5)  (378 357)  (378 357)  LC_2 Logic Functioning bit
 (37 5)  (379 357)  (379 357)  LC_2 Logic Functioning bit
 (38 5)  (380 357)  (380 357)  LC_2 Logic Functioning bit
 (39 5)  (381 357)  (381 357)  LC_2 Logic Functioning bit
 (48 5)  (390 357)  (390 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (347 358)  (347 358)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_l_38
 (14 6)  (356 358)  (356 358)  routing T_7_22.sp4_v_b_4 <X> T_7_22.lc_trk_g1_4
 (15 6)  (357 358)  (357 358)  routing T_7_22.sp4_v_b_21 <X> T_7_22.lc_trk_g1_5
 (16 6)  (358 358)  (358 358)  routing T_7_22.sp4_v_b_21 <X> T_7_22.lc_trk_g1_5
 (17 6)  (359 358)  (359 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (363 358)  (363 358)  routing T_7_22.wire_logic_cluster/lc_7/out <X> T_7_22.lc_trk_g1_7
 (22 6)  (364 358)  (364 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (369 358)  (369 358)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 358)  (372 358)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 358)  (376 358)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (37 6)  (379 358)  (379 358)  LC_3 Logic Functioning bit
 (38 6)  (380 358)  (380 358)  LC_3 Logic Functioning bit
 (39 6)  (381 358)  (381 358)  LC_3 Logic Functioning bit
 (4 7)  (346 359)  (346 359)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_l_38
 (6 7)  (348 359)  (348 359)  routing T_7_22.sp4_v_t_44 <X> T_7_22.sp4_h_l_38
 (13 7)  (355 359)  (355 359)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_l_40
 (16 7)  (358 359)  (358 359)  routing T_7_22.sp4_v_b_4 <X> T_7_22.lc_trk_g1_4
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (369 359)  (369 359)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 359)  (370 359)  routing T_7_22.lc_trk_g3_0 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 359)  (372 359)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (382 359)  (382 359)  LC_3 Logic Functioning bit
 (41 7)  (383 359)  (383 359)  LC_3 Logic Functioning bit
 (42 7)  (384 359)  (384 359)  LC_3 Logic Functioning bit
 (43 7)  (385 359)  (385 359)  LC_3 Logic Functioning bit
 (51 7)  (393 359)  (393 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (354 360)  (354 360)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_h_r_8
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 360)  (360 360)  routing T_7_22.wire_logic_cluster/lc_1/out <X> T_7_22.lc_trk_g2_1
 (25 8)  (367 360)  (367 360)  routing T_7_22.sp4_v_t_23 <X> T_7_22.lc_trk_g2_2
 (29 8)  (371 360)  (371 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 360)  (378 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (42 8)  (384 360)  (384 360)  LC_4 Logic Functioning bit
 (50 8)  (392 360)  (392 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (357 361)  (357 361)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g2_0
 (16 9)  (358 361)  (358 361)  routing T_7_22.sp4_v_t_29 <X> T_7_22.lc_trk_g2_0
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (364 361)  (364 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 361)  (365 361)  routing T_7_22.sp4_v_t_23 <X> T_7_22.lc_trk_g2_2
 (25 9)  (367 361)  (367 361)  routing T_7_22.sp4_v_t_23 <X> T_7_22.lc_trk_g2_2
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (39 9)  (381 361)  (381 361)  LC_4 Logic Functioning bit
 (41 9)  (383 361)  (383 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (12 10)  (354 362)  (354 362)  routing T_7_22.sp4_v_b_8 <X> T_7_22.sp4_h_l_45
 (27 10)  (369 362)  (369 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 362)  (370 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g3_5 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 362)  (375 362)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (39 10)  (381 362)  (381 362)  LC_5 Logic Functioning bit
 (41 10)  (383 362)  (383 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (50 10)  (392 362)  (392 362)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (345 363)  (345 363)  routing T_7_22.sp12_v_b_1 <X> T_7_22.sp12_h_l_22
 (22 11)  (364 363)  (364 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 363)  (365 363)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g2_6
 (24 11)  (366 363)  (366 363)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g2_6
 (25 11)  (367 363)  (367 363)  routing T_7_22.sp4_h_r_30 <X> T_7_22.lc_trk_g2_6
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (39 11)  (381 363)  (381 363)  LC_5 Logic Functioning bit
 (41 11)  (383 363)  (383 363)  LC_5 Logic Functioning bit
 (42 11)  (384 363)  (384 363)  LC_5 Logic Functioning bit
 (52 11)  (394 363)  (394 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (353 364)  (353 364)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_11
 (14 12)  (356 364)  (356 364)  routing T_7_22.wire_logic_cluster/lc_0/out <X> T_7_22.lc_trk_g3_0
 (25 12)  (367 364)  (367 364)  routing T_7_22.wire_logic_cluster/lc_2/out <X> T_7_22.lc_trk_g3_2
 (37 12)  (379 364)  (379 364)  LC_6 Logic Functioning bit
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (41 12)  (383 364)  (383 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (12 13)  (354 365)  (354 365)  routing T_7_22.sp4_v_t_45 <X> T_7_22.sp4_v_b_11
 (17 13)  (359 365)  (359 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (364 365)  (364 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 365)  (374 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (378 365)  (378 365)  LC_6 Logic Functioning bit
 (39 13)  (381 365)  (381 365)  LC_6 Logic Functioning bit
 (40 13)  (382 365)  (382 365)  LC_6 Logic Functioning bit
 (43 13)  (385 365)  (385 365)  LC_6 Logic Functioning bit
 (46 13)  (388 365)  (388 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (394 365)  (394 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (347 366)  (347 366)  routing T_7_22.sp4_v_b_9 <X> T_7_22.sp4_h_l_44
 (8 14)  (350 366)  (350 366)  routing T_7_22.sp4_h_r_2 <X> T_7_22.sp4_h_l_47
 (10 14)  (352 366)  (352 366)  routing T_7_22.sp4_h_r_2 <X> T_7_22.sp4_h_l_47
 (14 14)  (356 366)  (356 366)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (15 14)  (357 366)  (357 366)  routing T_7_22.tnl_op_5 <X> T_7_22.lc_trk_g3_5
 (17 14)  (359 366)  (359 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (364 366)  (364 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 366)  (365 366)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g3_7
 (24 14)  (366 366)  (366 366)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g3_7
 (26 14)  (368 366)  (368 366)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 366)  (369 366)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 366)  (371 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 366)  (372 366)  routing T_7_22.lc_trk_g1_5 <X> T_7_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 366)  (373 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 366)  (376 366)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 366)  (377 366)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (36 14)  (378 366)  (378 366)  LC_7 Logic Functioning bit
 (37 14)  (379 366)  (379 366)  LC_7 Logic Functioning bit
 (38 14)  (380 366)  (380 366)  LC_7 Logic Functioning bit
 (42 14)  (384 366)  (384 366)  LC_7 Logic Functioning bit
 (45 14)  (387 366)  (387 366)  LC_7 Logic Functioning bit
 (51 14)  (393 366)  (393 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (394 366)  (394 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (13 15)  (355 367)  (355 367)  routing T_7_22.sp4_v_b_6 <X> T_7_22.sp4_h_l_46
 (14 15)  (356 367)  (356 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (15 15)  (357 367)  (357 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (16 15)  (358 367)  (358 367)  routing T_7_22.sp4_h_r_44 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (360 367)  (360 367)  routing T_7_22.tnl_op_5 <X> T_7_22.lc_trk_g3_5
 (21 15)  (363 367)  (363 367)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g3_7
 (27 15)  (369 367)  (369 367)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 367)  (371 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g1_7 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 367)  (374 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 367)  (375 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (34 15)  (376 367)  (376 367)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.input_2_7
 (36 15)  (378 367)  (378 367)  LC_7 Logic Functioning bit
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (38 15)  (380 367)  (380 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (51 15)  (393 367)  (393 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_22

 (10 0)  (406 352)  (406 352)  routing T_8_22.sp4_v_t_45 <X> T_8_22.sp4_h_r_1
 (8 2)  (404 354)  (404 354)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_h_l_36
 (10 2)  (406 354)  (406 354)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_h_l_36
 (10 5)  (406 357)  (406 357)  routing T_8_22.sp4_h_r_11 <X> T_8_22.sp4_v_b_4
 (12 8)  (408 360)  (408 360)  routing T_8_22.sp4_h_l_40 <X> T_8_22.sp4_h_r_8
 (13 9)  (409 361)  (409 361)  routing T_8_22.sp4_h_l_40 <X> T_8_22.sp4_h_r_8
 (5 10)  (401 362)  (401 362)  routing T_8_22.sp4_h_r_3 <X> T_8_22.sp4_h_l_43
 (12 10)  (408 362)  (408 362)  routing T_8_22.sp4_v_b_8 <X> T_8_22.sp4_h_l_45
 (4 11)  (400 363)  (400 363)  routing T_8_22.sp4_h_r_3 <X> T_8_22.sp4_h_l_43
 (8 14)  (404 366)  (404 366)  routing T_8_22.sp4_h_r_10 <X> T_8_22.sp4_h_l_47
 (6 15)  (402 367)  (402 367)  routing T_8_22.sp4_h_r_9 <X> T_8_22.sp4_h_l_44


LogicTile_9_22

 (12 0)  (450 352)  (450 352)  routing T_9_22.sp4_h_l_46 <X> T_9_22.sp4_h_r_2
 (15 0)  (453 352)  (453 352)  routing T_9_22.bot_op_1 <X> T_9_22.lc_trk_g0_1
 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 352)  (468 352)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (39 0)  (477 352)  (477 352)  LC_0 Logic Functioning bit
 (41 0)  (479 352)  (479 352)  LC_0 Logic Functioning bit
 (43 0)  (481 352)  (481 352)  LC_0 Logic Functioning bit
 (13 1)  (451 353)  (451 353)  routing T_9_22.sp4_h_l_46 <X> T_9_22.sp4_h_r_2
 (15 1)  (453 353)  (453 353)  routing T_9_22.bot_op_0 <X> T_9_22.lc_trk_g0_0
 (17 1)  (455 353)  (455 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (41 1)  (479 353)  (479 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (448 354)  (448 354)  routing T_9_22.sp4_v_b_8 <X> T_9_22.sp4_h_l_36
 (15 2)  (453 354)  (453 354)  routing T_9_22.bot_op_5 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (464 354)  (464 354)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 354)  (472 354)  routing T_9_22.lc_trk_g1_1 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 354)  (476 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (42 2)  (480 354)  (480 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (47 2)  (485 354)  (485 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_3 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (40 3)  (478 355)  (478 355)  LC_1 Logic Functioning bit
 (41 3)  (479 355)  (479 355)  LC_1 Logic Functioning bit
 (5 4)  (443 356)  (443 356)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_r_3
 (17 4)  (455 356)  (455 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (459 356)  (459 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (6 5)  (444 357)  (444 357)  routing T_9_22.sp4_v_b_3 <X> T_9_22.sp4_h_r_3
 (9 6)  (447 358)  (447 358)  routing T_9_22.sp4_v_b_4 <X> T_9_22.sp4_h_l_41
 (12 6)  (450 358)  (450 358)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_40
 (21 6)  (459 358)  (459 358)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g1_7
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 358)  (465 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 358)  (466 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 358)  (468 358)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 358)  (472 358)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 358)  (474 358)  LC_3 Logic Functioning bit
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (38 6)  (476 358)  (476 358)  LC_3 Logic Functioning bit
 (39 6)  (477 358)  (477 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (45 6)  (483 358)  (483 358)  LC_3 Logic Functioning bit
 (46 6)  (484 358)  (484 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (491 358)  (491 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (443 359)  (443 359)  routing T_9_22.sp4_h_l_38 <X> T_9_22.sp4_v_t_38
 (11 7)  (449 359)  (449 359)  routing T_9_22.sp4_v_t_40 <X> T_9_22.sp4_h_l_40
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 359)  (461 359)  routing T_9_22.sp4_v_b_22 <X> T_9_22.lc_trk_g1_6
 (24 7)  (462 359)  (462 359)  routing T_9_22.sp4_v_b_22 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 359)  (466 359)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 359)  (474 359)  LC_3 Logic Functioning bit
 (38 7)  (476 359)  (476 359)  LC_3 Logic Functioning bit
 (53 7)  (491 359)  (491 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (444 360)  (444 360)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_v_b_6
 (15 8)  (453 360)  (453 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (41 8)  (479 360)  (479 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (443 361)  (443 361)  routing T_9_22.sp4_v_t_38 <X> T_9_22.sp4_v_b_6
 (6 9)  (444 361)  (444 361)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_h_r_6
 (37 9)  (475 361)  (475 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (48 9)  (486 361)  (486 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (447 362)  (447 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (10 10)  (448 362)  (448 362)  routing T_9_22.sp4_h_r_4 <X> T_9_22.sp4_h_l_42
 (22 10)  (460 362)  (460 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 362)  (469 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (38 10)  (476 362)  (476 362)  LC_5 Logic Functioning bit
 (45 10)  (483 362)  (483 362)  LC_5 Logic Functioning bit
 (10 11)  (448 363)  (448 363)  routing T_9_22.sp4_h_l_39 <X> T_9_22.sp4_v_t_42
 (26 11)  (464 363)  (464 363)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (37 11)  (475 363)  (475 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (39 11)  (477 363)  (477 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (53 11)  (491 363)  (491 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (449 364)  (449 364)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_v_b_11
 (15 12)  (453 364)  (453 364)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (16 12)  (454 364)  (454 364)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (12 13)  (450 365)  (450 365)  routing T_9_22.sp4_v_t_45 <X> T_9_22.sp4_v_b_11
 (18 13)  (456 365)  (456 365)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g3_1
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 366)  (456 366)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g3_5
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 366)  (461 366)  routing T_9_22.sp4_h_r_31 <X> T_9_22.lc_trk_g3_7
 (24 14)  (462 366)  (462 366)  routing T_9_22.sp4_h_r_31 <X> T_9_22.lc_trk_g3_7
 (26 14)  (464 366)  (464 366)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 366)  (465 366)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 366)  (471 366)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 366)  (472 366)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (45 14)  (483 366)  (483 366)  LC_7 Logic Functioning bit
 (47 14)  (485 366)  (485 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (442 367)  (442 367)  routing T_9_22.sp4_h_r_1 <X> T_9_22.sp4_h_l_44
 (6 15)  (444 367)  (444 367)  routing T_9_22.sp4_h_r_1 <X> T_9_22.sp4_h_l_44
 (14 15)  (452 367)  (452 367)  routing T_9_22.sp4_r_v_b_44 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (459 367)  (459 367)  routing T_9_22.sp4_h_r_31 <X> T_9_22.lc_trk_g3_7
 (26 15)  (464 367)  (464 367)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 367)  (466 367)  routing T_9_22.lc_trk_g2_7 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 367)  (468 367)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (37 15)  (475 367)  (475 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (39 15)  (477 367)  (477 367)  LC_7 Logic Functioning bit
 (41 15)  (479 367)  (479 367)  LC_7 Logic Functioning bit
 (43 15)  (481 367)  (481 367)  LC_7 Logic Functioning bit
 (51 15)  (489 367)  (489 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_22

 (5 0)  (497 352)  (497 352)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (10 0)  (502 352)  (502 352)  routing T_10_22.sp4_v_t_45 <X> T_10_22.sp4_h_r_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (496 353)  (496 353)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (6 1)  (498 353)  (498 353)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (496 354)  (496 354)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_v_t_37
 (6 2)  (498 354)  (498 354)  routing T_10_22.sp4_v_b_4 <X> T_10_22.sp4_v_t_37
 (11 2)  (503 354)  (503 354)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_v_t_39
 (26 2)  (518 354)  (518 354)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 354)  (527 354)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_1
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (0 3)  (492 355)  (492 355)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (3 3)  (495 355)  (495 355)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_h_l_23
 (11 3)  (503 355)  (503 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_39
 (12 3)  (504 355)  (504 355)  routing T_10_22.sp4_v_b_11 <X> T_10_22.sp4_v_t_39
 (13 3)  (505 355)  (505 355)  routing T_10_22.sp4_h_r_6 <X> T_10_22.sp4_h_l_39
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 355)  (525 355)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_1
 (34 3)  (526 355)  (526 355)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.input_2_1
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (38 3)  (530 355)  (530 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (47 3)  (539 355)  (539 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (505 356)  (505 356)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_b_5
 (15 4)  (507 356)  (507 356)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g1_1
 (16 4)  (508 356)  (508 356)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g1_1
 (17 4)  (509 356)  (509 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (12 5)  (504 357)  (504 357)  routing T_10_22.sp4_h_l_40 <X> T_10_22.sp4_v_b_5
 (18 5)  (510 357)  (510 357)  routing T_10_22.sp4_h_r_1 <X> T_10_22.lc_trk_g1_1
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (515 357)  (515 357)  routing T_10_22.sp12_h_l_17 <X> T_10_22.lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp12_h_l_17 <X> T_10_22.lc_trk_g1_2
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 358)  (527 358)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (38 6)  (530 358)  (530 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (14 7)  (506 359)  (506 359)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g1_4
 (15 7)  (507 359)  (507 359)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 359)  (516 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (25 7)  (517 359)  (517 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (26 7)  (518 359)  (518 359)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 359)  (525 359)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_3
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (46 7)  (538 359)  (538 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_v_b_42 <X> T_10_22.lc_trk_g2_2
 (24 9)  (516 361)  (516 361)  routing T_10_22.sp4_v_b_42 <X> T_10_22.lc_trk_g2_2
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (48 9)  (540 361)  (540 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (507 362)  (507 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (18 11)  (510 363)  (510 363)  routing T_10_22.sp4_h_r_45 <X> T_10_22.lc_trk_g2_5
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (25 12)  (517 364)  (517 364)  routing T_10_22.rgt_op_2 <X> T_10_22.lc_trk_g3_2
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 364)  (525 364)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (38 12)  (530 364)  (530 364)  LC_6 Logic Functioning bit
 (41 12)  (533 364)  (533 364)  LC_6 Logic Functioning bit
 (10 13)  (502 365)  (502 365)  routing T_10_22.sp4_h_r_5 <X> T_10_22.sp4_v_b_10
 (22 13)  (514 365)  (514 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 365)  (516 365)  routing T_10_22.rgt_op_2 <X> T_10_22.lc_trk_g3_2
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 365)  (520 365)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g3_2 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 365)  (524 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 365)  (526 365)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.input_2_6
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (51 13)  (543 365)  (543 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (507 366)  (507 366)  routing T_10_22.sp4_v_t_32 <X> T_10_22.lc_trk_g3_5
 (16 14)  (508 366)  (508 366)  routing T_10_22.sp4_v_t_32 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (513 366)  (513 366)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (516 366)  (516 366)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7
 (14 15)  (506 367)  (506 367)  routing T_10_22.sp4_r_v_b_44 <X> T_10_22.lc_trk_g3_4
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (513 367)  (513 367)  routing T_10_22.sp12_v_b_7 <X> T_10_22.lc_trk_g3_7


LogicTile_11_22

 (11 0)  (557 352)  (557 352)  routing T_11_22.sp4_v_t_43 <X> T_11_22.sp4_v_b_2
 (13 0)  (559 352)  (559 352)  routing T_11_22.sp4_v_t_43 <X> T_11_22.sp4_v_b_2
 (14 0)  (560 352)  (560 352)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g0_0
 (21 0)  (567 352)  (567 352)  routing T_11_22.sp4_v_b_3 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (569 352)  (569 352)  routing T_11_22.sp4_v_b_3 <X> T_11_22.lc_trk_g0_3
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (45 0)  (591 352)  (591 352)  LC_0 Logic Functioning bit
 (51 0)  (597 352)  (597 352)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 353)  (570 353)  routing T_11_22.bot_op_2 <X> T_11_22.lc_trk_g0_2
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (40 1)  (586 353)  (586 353)  LC_0 Logic Functioning bit
 (42 1)  (588 353)  (588 353)  LC_0 Logic Functioning bit
 (48 1)  (594 353)  (594 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 354)  (560 354)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (21 2)  (567 354)  (567 354)  routing T_11_22.sp4_v_b_15 <X> T_11_22.lc_trk_g0_7
 (22 2)  (568 354)  (568 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 354)  (569 354)  routing T_11_22.sp4_v_b_15 <X> T_11_22.lc_trk_g0_7
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 354)  (580 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (0 3)  (546 355)  (546 355)  routing T_11_22.glb_netwk_3 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (13 3)  (559 355)  (559 355)  routing T_11_22.sp4_v_b_9 <X> T_11_22.sp4_h_l_39
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (16 3)  (562 355)  (562 355)  routing T_11_22.sp4_h_l_1 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (567 355)  (567 355)  routing T_11_22.sp4_v_b_15 <X> T_11_22.lc_trk_g0_7
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.bot_op_6 <X> T_11_22.lc_trk_g0_6
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g0_7 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 355)  (576 355)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 355)  (578 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 355)  (579 355)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_1
 (34 3)  (580 355)  (580 355)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_1
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 356)  (576 356)  routing T_11_22.lc_trk_g2_5 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (50 4)  (596 356)  (596 356)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (14 6)  (560 358)  (560 358)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g1_4
 (15 6)  (561 358)  (561 358)  routing T_11_22.sp4_h_r_13 <X> T_11_22.lc_trk_g1_5
 (16 6)  (562 358)  (562 358)  routing T_11_22.sp4_h_r_13 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.sp4_h_r_13 <X> T_11_22.lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.sp4_v_b_7 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (569 358)  (569 358)  routing T_11_22.sp4_v_b_7 <X> T_11_22.lc_trk_g1_7
 (27 6)  (573 358)  (573 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 358)  (574 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (38 6)  (584 358)  (584 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 359)  (576 359)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 359)  (579 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_3
 (34 7)  (580 359)  (580 359)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (40 7)  (586 359)  (586 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 360)  (574 360)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_h_r_8 <X> T_11_22.sp4_v_b_8
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_v_t_29 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 361)  (564 361)  routing T_11_22.sp4_r_v_b_33 <X> T_11_22.lc_trk_g2_1
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (569 361)  (569 361)  routing T_11_22.sp12_v_b_18 <X> T_11_22.lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.sp12_v_b_18 <X> T_11_22.lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (37 9)  (583 361)  (583 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (43 9)  (589 361)  (589 361)  LC_4 Logic Functioning bit
 (8 10)  (554 362)  (554 362)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_h_l_42
 (9 10)  (555 362)  (555 362)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_h_l_42
 (10 10)  (556 362)  (556 362)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_h_l_42
 (15 10)  (561 362)  (561 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (16 10)  (562 362)  (562 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (17 10)  (563 362)  (563 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 362)  (564 362)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 362)  (581 362)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_5
 (36 10)  (582 362)  (582 362)  LC_5 Logic Functioning bit
 (38 10)  (584 362)  (584 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (51 10)  (597 362)  (597 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (564 363)  (564 363)  routing T_11_22.sp4_h_r_45 <X> T_11_22.lc_trk_g2_5
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 363)  (579 363)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_5
 (35 11)  (581 363)  (581 363)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.input_2_5
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (39 11)  (585 363)  (585 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (13 12)  (559 364)  (559 364)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11
 (14 12)  (560 364)  (560 364)  routing T_11_22.sp4_v_b_24 <X> T_11_22.lc_trk_g3_0
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 364)  (574 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (9 13)  (555 365)  (555 365)  routing T_11_22.sp4_v_t_39 <X> T_11_22.sp4_v_b_10
 (10 13)  (556 365)  (556 365)  routing T_11_22.sp4_v_t_39 <X> T_11_22.sp4_v_b_10
 (11 13)  (557 365)  (557 365)  routing T_11_22.sp4_h_l_38 <X> T_11_22.sp4_h_r_11
 (12 13)  (558 365)  (558 365)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_11
 (13 13)  (559 365)  (559 365)  routing T_11_22.sp4_h_l_38 <X> T_11_22.sp4_h_r_11
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_v_b_24 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (567 365)  (567 365)  routing T_11_22.sp4_r_v_b_43 <X> T_11_22.lc_trk_g3_3
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 365)  (577 365)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (51 13)  (597 365)  (597 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g3_5
 (25 14)  (571 366)  (571 366)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g3_6
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (48 14)  (594 366)  (594 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (9 15)  (555 367)  (555 367)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_v_t_47
 (10 15)  (556 367)  (556 367)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_v_t_47
 (13 15)  (559 367)  (559 367)  routing T_11_22.sp4_v_b_6 <X> T_11_22.sp4_h_l_46
 (15 15)  (561 367)  (561 367)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_h_r_36 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (21 0)  (621 352)  (621 352)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 352)  (623 352)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g0_3
 (21 1)  (621 353)  (621 353)  routing T_12_22.sp4_v_b_11 <X> T_12_22.lc_trk_g0_3
 (25 2)  (625 354)  (625 354)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 355)  (623 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.sp4_h_l_11 <X> T_12_22.lc_trk_g0_6
 (5 4)  (605 356)  (605 356)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (4 5)  (604 357)  (604 357)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (6 5)  (606 357)  (606 357)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_r_3
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.bot_op_2 <X> T_12_22.lc_trk_g1_2
 (12 6)  (612 358)  (612 358)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_h_l_40
 (26 6)  (626 358)  (626 358)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (41 6)  (641 358)  (641 358)  LC_3 Logic Functioning bit
 (42 6)  (642 358)  (642 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (48 6)  (648 358)  (648 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (604 359)  (604 359)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_h_l_38
 (27 7)  (627 359)  (627 359)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 359)  (633 359)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.input_2_3
 (34 7)  (634 359)  (634 359)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.input_2_3
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (37 7)  (637 359)  (637 359)  LC_3 Logic Functioning bit
 (38 7)  (638 359)  (638 359)  LC_3 Logic Functioning bit
 (39 7)  (639 359)  (639 359)  LC_3 Logic Functioning bit
 (40 7)  (640 359)  (640 359)  LC_3 Logic Functioning bit
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (25 10)  (625 362)  (625 362)  routing T_12_22.sp4_h_r_38 <X> T_12_22.lc_trk_g2_6
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_h_r_38 <X> T_12_22.lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.sp4_h_r_38 <X> T_12_22.lc_trk_g2_6
 (16 12)  (616 364)  (616 364)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g3_1
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g3_1
 (21 12)  (621 364)  (621 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 364)  (623 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (25 12)  (625 364)  (625 364)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g3_2
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 364)  (635 364)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.input_2_6
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (43 12)  (643 364)  (643 364)  LC_6 Logic Functioning bit
 (48 12)  (648 364)  (648 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (618 365)  (618 365)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g3_1
 (21 13)  (621 365)  (621 365)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g3_2
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 365)  (628 365)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 365)  (635 365)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (40 13)  (640 365)  (640 365)  LC_6 Logic Functioning bit
 (5 14)  (605 366)  (605 366)  routing T_12_22.sp4_v_b_9 <X> T_12_22.sp4_h_l_44
 (14 15)  (614 367)  (614 367)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g3_4
 (15 15)  (615 367)  (615 367)  routing T_12_22.tnl_op_4 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_13_22

 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (47 1)  (701 353)  (701 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (702 353)  (702 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (663 354)  (663 354)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_l_36
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_5
 (14 4)  (668 356)  (668 356)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g1_0
 (21 4)  (675 356)  (675 356)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g1_3
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (53 5)  (707 357)  (707 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (9 6)  (663 358)  (663 358)  routing T_13_22.sp4_v_b_4 <X> T_13_22.sp4_h_l_41
 (14 6)  (668 358)  (668 358)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g1_4
 (25 6)  (679 358)  (679 358)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g1_6
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (51 6)  (705 358)  (705 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 359)  (677 359)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g1_6
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (48 7)  (702 359)  (702 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (665 360)  (665 360)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (13 8)  (667 360)  (667 360)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (15 8)  (669 360)  (669 360)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g2_1
 (16 8)  (670 360)  (670 360)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g2_1
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (675 360)  (675 360)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g2_3
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (681 360)  (681 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (12 9)  (666 361)  (666 361)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_v_b_8
 (21 9)  (675 361)  (675 361)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g2_3
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 361)  (682 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g3_2 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (47 9)  (701 361)  (701 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (705 361)  (705 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 12)  (669 364)  (669 364)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g3_1
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (679 364)  (679 364)  routing T_13_22.wire_logic_cluster/lc_2/out <X> T_13_22.lc_trk_g3_2
 (22 13)  (676 365)  (676 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_1_21

 (5 0)  (23 336)  (23 336)  routing T_1_21.sp4_v_t_37 <X> T_1_21.sp4_h_r_0
 (15 0)  (33 336)  (33 336)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g0_1
 (17 0)  (35 336)  (35 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (36 336)  (36 336)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g0_1
 (25 0)  (43 336)  (43 336)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (18 1)  (36 337)  (36 337)  routing T_1_21.sp12_h_r_1 <X> T_1_21.lc_trk_g0_1
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (41 337)  (41 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (25 1)  (43 337)  (43 337)  routing T_1_21.sp4_h_l_7 <X> T_1_21.lc_trk_g0_2
 (11 2)  (29 338)  (29 338)  routing T_1_21.sp4_h_r_8 <X> T_1_21.sp4_v_t_39
 (13 2)  (31 338)  (31 338)  routing T_1_21.sp4_h_r_8 <X> T_1_21.sp4_v_t_39
 (15 2)  (33 338)  (33 338)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (16 2)  (34 338)  (34 338)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (17 2)  (35 338)  (35 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (12 3)  (30 339)  (30 339)  routing T_1_21.sp4_h_r_8 <X> T_1_21.sp4_v_t_39
 (16 3)  (34 339)  (34 339)  routing T_1_21.sp12_h_r_12 <X> T_1_21.lc_trk_g0_4
 (17 3)  (35 339)  (35 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (36 339)  (36 339)  routing T_1_21.sp4_h_r_5 <X> T_1_21.lc_trk_g0_5
 (22 4)  (40 340)  (40 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (41 340)  (41 340)  routing T_1_21.sp4_v_b_19 <X> T_1_21.lc_trk_g1_3
 (24 4)  (42 340)  (42 340)  routing T_1_21.sp4_v_b_19 <X> T_1_21.lc_trk_g1_3
 (26 4)  (44 340)  (44 340)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 340)  (47 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 340)  (49 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 340)  (50 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 340)  (51 340)  routing T_1_21.lc_trk_g2_5 <X> T_1_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 340)  (54 340)  LC_2 Logic Functioning bit
 (37 4)  (55 340)  (55 340)  LC_2 Logic Functioning bit
 (38 4)  (56 340)  (56 340)  LC_2 Logic Functioning bit
 (41 4)  (59 340)  (59 340)  LC_2 Logic Functioning bit
 (43 4)  (61 340)  (61 340)  LC_2 Logic Functioning bit
 (28 5)  (46 341)  (46 341)  routing T_1_21.lc_trk_g2_4 <X> T_1_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 341)  (47 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 341)  (50 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (52 341)  (52 341)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.input_2_2
 (35 5)  (53 341)  (53 341)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.input_2_2
 (36 5)  (54 341)  (54 341)  LC_2 Logic Functioning bit
 (39 5)  (57 341)  (57 341)  LC_2 Logic Functioning bit
 (40 5)  (58 341)  (58 341)  LC_2 Logic Functioning bit
 (14 6)  (32 342)  (32 342)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (15 7)  (33 343)  (33 343)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (16 7)  (34 343)  (34 343)  routing T_1_21.sp4_h_l_1 <X> T_1_21.lc_trk_g1_4
 (17 7)  (35 343)  (35 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 8)  (40 344)  (40 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (41 344)  (41 344)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g2_3
 (24 8)  (42 344)  (42 344)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g2_3
 (27 8)  (45 344)  (45 344)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 344)  (47 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 344)  (48 344)  routing T_1_21.lc_trk_g1_4 <X> T_1_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 344)  (50 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 344)  (51 344)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 344)  (53 344)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_4
 (36 8)  (54 344)  (54 344)  LC_4 Logic Functioning bit
 (39 8)  (57 344)  (57 344)  LC_4 Logic Functioning bit
 (43 8)  (61 344)  (61 344)  LC_4 Logic Functioning bit
 (21 9)  (39 345)  (39 345)  routing T_1_21.sp4_h_r_27 <X> T_1_21.lc_trk_g2_3
 (26 9)  (44 345)  (44 345)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 345)  (45 345)  routing T_1_21.lc_trk_g1_3 <X> T_1_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 345)  (47 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 345)  (49 345)  routing T_1_21.lc_trk_g2_3 <X> T_1_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 345)  (50 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (51 345)  (51 345)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_4
 (35 9)  (53 345)  (53 345)  routing T_1_21.lc_trk_g2_6 <X> T_1_21.input_2_4
 (36 9)  (54 345)  (54 345)  LC_4 Logic Functioning bit
 (37 9)  (55 345)  (55 345)  LC_4 Logic Functioning bit
 (38 9)  (56 345)  (56 345)  LC_4 Logic Functioning bit
 (42 9)  (60 345)  (60 345)  LC_4 Logic Functioning bit
 (43 9)  (61 345)  (61 345)  LC_4 Logic Functioning bit
 (46 9)  (64 345)  (64 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (33 346)  (33 346)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (16 10)  (34 346)  (34 346)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (17 10)  (35 346)  (35 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (40 346)  (40 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (44 346)  (44 346)  routing T_1_21.lc_trk_g0_5 <X> T_1_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 346)  (47 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 346)  (49 346)  routing T_1_21.lc_trk_g0_4 <X> T_1_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 346)  (50 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 346)  (53 346)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.input_2_5
 (38 10)  (56 346)  (56 346)  LC_5 Logic Functioning bit
 (39 10)  (57 346)  (57 346)  LC_5 Logic Functioning bit
 (42 10)  (60 346)  (60 346)  LC_5 Logic Functioning bit
 (43 10)  (61 346)  (61 346)  LC_5 Logic Functioning bit
 (17 11)  (35 347)  (35 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (36 347)  (36 347)  routing T_1_21.sp4_h_l_16 <X> T_1_21.lc_trk_g2_5
 (21 11)  (39 347)  (39 347)  routing T_1_21.sp4_r_v_b_39 <X> T_1_21.lc_trk_g2_7
 (22 11)  (40 347)  (40 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (41 347)  (41 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (24 11)  (42 347)  (42 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (25 11)  (43 347)  (43 347)  routing T_1_21.sp4_h_r_30 <X> T_1_21.lc_trk_g2_6
 (29 11)  (47 347)  (47 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 347)  (48 347)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 347)  (50 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (51 347)  (51 347)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.input_2_5
 (35 11)  (53 347)  (53 347)  routing T_1_21.lc_trk_g2_7 <X> T_1_21.input_2_5
 (36 11)  (54 347)  (54 347)  LC_5 Logic Functioning bit
 (37 11)  (55 347)  (55 347)  LC_5 Logic Functioning bit
 (40 11)  (58 347)  (58 347)  LC_5 Logic Functioning bit
 (41 11)  (59 347)  (59 347)  LC_5 Logic Functioning bit


LogicTile_2_21

 (14 0)  (86 336)  (86 336)  routing T_2_21.sp12_h_r_0 <X> T_2_21.lc_trk_g0_0
 (15 0)  (87 336)  (87 336)  routing T_2_21.sp4_h_r_9 <X> T_2_21.lc_trk_g0_1
 (16 0)  (88 336)  (88 336)  routing T_2_21.sp4_h_r_9 <X> T_2_21.lc_trk_g0_1
 (17 0)  (89 336)  (89 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (90 336)  (90 336)  routing T_2_21.sp4_h_r_9 <X> T_2_21.lc_trk_g0_1
 (8 1)  (80 337)  (80 337)  routing T_2_21.sp4_h_r_1 <X> T_2_21.sp4_v_b_1
 (14 1)  (86 337)  (86 337)  routing T_2_21.sp12_h_r_0 <X> T_2_21.lc_trk_g0_0
 (15 1)  (87 337)  (87 337)  routing T_2_21.sp12_h_r_0 <X> T_2_21.lc_trk_g0_0
 (17 1)  (89 337)  (89 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (11 2)  (83 338)  (83 338)  routing T_2_21.sp4_v_b_6 <X> T_2_21.sp4_v_t_39
 (13 2)  (85 338)  (85 338)  routing T_2_21.sp4_v_b_6 <X> T_2_21.sp4_v_t_39
 (22 2)  (94 338)  (94 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 338)  (96 338)  routing T_2_21.bot_op_7 <X> T_2_21.lc_trk_g0_7
 (26 2)  (98 338)  (98 338)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 338)  (99 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 338)  (101 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 338)  (102 338)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 338)  (104 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 338)  (106 338)  routing T_2_21.lc_trk_g1_1 <X> T_2_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 338)  (108 338)  LC_1 Logic Functioning bit
 (37 2)  (109 338)  (109 338)  LC_1 Logic Functioning bit
 (38 2)  (110 338)  (110 338)  LC_1 Logic Functioning bit
 (41 2)  (113 338)  (113 338)  LC_1 Logic Functioning bit
 (43 2)  (115 338)  (115 338)  LC_1 Logic Functioning bit
 (9 3)  (81 339)  (81 339)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_v_t_36
 (10 3)  (82 339)  (82 339)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_v_t_36
 (27 3)  (99 339)  (99 339)  routing T_2_21.lc_trk_g1_4 <X> T_2_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 339)  (101 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 339)  (102 339)  routing T_2_21.lc_trk_g1_7 <X> T_2_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 339)  (104 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (105 339)  (105 339)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.input_2_1
 (34 3)  (106 339)  (106 339)  routing T_2_21.lc_trk_g3_0 <X> T_2_21.input_2_1
 (36 3)  (108 339)  (108 339)  LC_1 Logic Functioning bit
 (39 3)  (111 339)  (111 339)  LC_1 Logic Functioning bit
 (40 3)  (112 339)  (112 339)  LC_1 Logic Functioning bit
 (12 4)  (84 340)  (84 340)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_5
 (17 4)  (89 340)  (89 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (90 340)  (90 340)  routing T_2_21.bnr_op_1 <X> T_2_21.lc_trk_g1_1
 (25 4)  (97 340)  (97 340)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g1_2
 (26 4)  (98 340)  (98 340)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 340)  (99 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 340)  (100 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 340)  (101 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 340)  (102 340)  routing T_2_21.lc_trk_g3_4 <X> T_2_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 340)  (104 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 340)  (105 340)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 340)  (108 340)  LC_2 Logic Functioning bit
 (37 4)  (109 340)  (109 340)  LC_2 Logic Functioning bit
 (43 4)  (115 340)  (115 340)  LC_2 Logic Functioning bit
 (50 4)  (122 340)  (122 340)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (82 341)  (82 341)  routing T_2_21.sp4_h_r_11 <X> T_2_21.sp4_v_b_4
 (11 5)  (83 341)  (83 341)  routing T_2_21.sp4_v_b_5 <X> T_2_21.sp4_h_r_5
 (18 5)  (90 341)  (90 341)  routing T_2_21.bnr_op_1 <X> T_2_21.lc_trk_g1_1
 (22 5)  (94 341)  (94 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (95 341)  (95 341)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g1_2
 (24 5)  (96 341)  (96 341)  routing T_2_21.sp4_h_r_10 <X> T_2_21.lc_trk_g1_2
 (28 5)  (100 341)  (100 341)  routing T_2_21.lc_trk_g2_4 <X> T_2_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 341)  (101 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 341)  (103 341)  routing T_2_21.lc_trk_g2_3 <X> T_2_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 341)  (108 341)  LC_2 Logic Functioning bit
 (37 5)  (109 341)  (109 341)  LC_2 Logic Functioning bit
 (38 5)  (110 341)  (110 341)  LC_2 Logic Functioning bit
 (41 5)  (113 341)  (113 341)  LC_2 Logic Functioning bit
 (42 5)  (114 341)  (114 341)  LC_2 Logic Functioning bit
 (4 6)  (76 342)  (76 342)  routing T_2_21.sp4_v_b_3 <X> T_2_21.sp4_v_t_38
 (14 6)  (86 342)  (86 342)  routing T_2_21.sp4_v_t_1 <X> T_2_21.lc_trk_g1_4
 (16 6)  (88 342)  (88 342)  routing T_2_21.sp12_h_l_18 <X> T_2_21.lc_trk_g1_5
 (17 6)  (89 342)  (89 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (93 342)  (93 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (22 6)  (94 342)  (94 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (96 342)  (96 342)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (14 7)  (86 343)  (86 343)  routing T_2_21.sp4_v_t_1 <X> T_2_21.lc_trk_g1_4
 (16 7)  (88 343)  (88 343)  routing T_2_21.sp4_v_t_1 <X> T_2_21.lc_trk_g1_4
 (17 7)  (89 343)  (89 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (90 343)  (90 343)  routing T_2_21.sp12_h_l_18 <X> T_2_21.lc_trk_g1_5
 (21 7)  (93 343)  (93 343)  routing T_2_21.sp12_h_l_4 <X> T_2_21.lc_trk_g1_7
 (3 8)  (75 344)  (75 344)  routing T_2_21.sp12_v_t_22 <X> T_2_21.sp12_v_b_1
 (22 8)  (94 344)  (94 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 344)  (95 344)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (24 8)  (96 344)  (96 344)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (29 8)  (101 344)  (101 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 344)  (102 344)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 344)  (103 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 344)  (104 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 344)  (105 344)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 344)  (109 344)  LC_4 Logic Functioning bit
 (39 8)  (111 344)  (111 344)  LC_4 Logic Functioning bit
 (41 8)  (113 344)  (113 344)  LC_4 Logic Functioning bit
 (43 8)  (115 344)  (115 344)  LC_4 Logic Functioning bit
 (21 9)  (93 345)  (93 345)  routing T_2_21.sp4_h_r_27 <X> T_2_21.lc_trk_g2_3
 (30 9)  (102 345)  (102 345)  routing T_2_21.lc_trk_g0_7 <X> T_2_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 345)  (103 345)  routing T_2_21.lc_trk_g2_7 <X> T_2_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (109 345)  (109 345)  LC_4 Logic Functioning bit
 (39 9)  (111 345)  (111 345)  LC_4 Logic Functioning bit
 (41 9)  (113 345)  (113 345)  LC_4 Logic Functioning bit
 (43 9)  (115 345)  (115 345)  LC_4 Logic Functioning bit
 (53 9)  (125 345)  (125 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (94 346)  (94 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (96 346)  (96 346)  routing T_2_21.tnr_op_7 <X> T_2_21.lc_trk_g2_7
 (29 10)  (101 346)  (101 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 346)  (103 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 346)  (104 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 346)  (106 346)  routing T_2_21.lc_trk_g1_5 <X> T_2_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 346)  (110 346)  LC_5 Logic Functioning bit
 (39 10)  (111 346)  (111 346)  LC_5 Logic Functioning bit
 (42 10)  (114 346)  (114 346)  LC_5 Logic Functioning bit
 (43 10)  (115 346)  (115 346)  LC_5 Logic Functioning bit
 (50 10)  (122 346)  (122 346)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 346)  (123 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (86 347)  (86 347)  routing T_2_21.sp4_r_v_b_36 <X> T_2_21.lc_trk_g2_4
 (17 11)  (89 347)  (89 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (101 347)  (101 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 347)  (108 347)  LC_5 Logic Functioning bit
 (37 11)  (109 347)  (109 347)  LC_5 Logic Functioning bit
 (40 11)  (112 347)  (112 347)  LC_5 Logic Functioning bit
 (41 11)  (113 347)  (113 347)  LC_5 Logic Functioning bit
 (27 12)  (99 348)  (99 348)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 348)  (100 348)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 348)  (101 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 348)  (102 348)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 348)  (104 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 348)  (106 348)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 348)  (109 348)  LC_6 Logic Functioning bit
 (39 12)  (111 348)  (111 348)  LC_6 Logic Functioning bit
 (41 12)  (113 348)  (113 348)  LC_6 Logic Functioning bit
 (43 12)  (115 348)  (115 348)  LC_6 Logic Functioning bit
 (13 13)  (85 349)  (85 349)  routing T_2_21.sp4_v_t_43 <X> T_2_21.sp4_h_r_11
 (17 13)  (89 349)  (89 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (30 13)  (102 349)  (102 349)  routing T_2_21.lc_trk_g3_6 <X> T_2_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 349)  (103 349)  routing T_2_21.lc_trk_g1_2 <X> T_2_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (109 349)  (109 349)  LC_6 Logic Functioning bit
 (39 13)  (111 349)  (111 349)  LC_6 Logic Functioning bit
 (41 13)  (113 349)  (113 349)  LC_6 Logic Functioning bit
 (43 13)  (115 349)  (115 349)  LC_6 Logic Functioning bit
 (25 14)  (97 350)  (97 350)  routing T_2_21.sp4_h_r_46 <X> T_2_21.lc_trk_g3_6
 (17 15)  (89 351)  (89 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (94 351)  (94 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (95 351)  (95 351)  routing T_2_21.sp4_h_r_46 <X> T_2_21.lc_trk_g3_6
 (24 15)  (96 351)  (96 351)  routing T_2_21.sp4_h_r_46 <X> T_2_21.lc_trk_g3_6
 (25 15)  (97 351)  (97 351)  routing T_2_21.sp4_h_r_46 <X> T_2_21.lc_trk_g3_6


LogicTile_3_21

 (6 0)  (132 336)  (132 336)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_v_b_0
 (22 0)  (148 336)  (148 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (149 336)  (149 336)  routing T_3_21.sp4_v_b_19 <X> T_3_21.lc_trk_g0_3
 (24 0)  (150 336)  (150 336)  routing T_3_21.sp4_v_b_19 <X> T_3_21.lc_trk_g0_3
 (26 0)  (152 336)  (152 336)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 336)  (153 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 336)  (155 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 336)  (156 336)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 336)  (157 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 336)  (158 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 336)  (159 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 336)  (160 336)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (164 336)  (164 336)  LC_0 Logic Functioning bit
 (39 0)  (165 336)  (165 336)  LC_0 Logic Functioning bit
 (42 0)  (168 336)  (168 336)  LC_0 Logic Functioning bit
 (43 0)  (169 336)  (169 336)  LC_0 Logic Functioning bit
 (5 1)  (131 337)  (131 337)  routing T_3_21.sp4_v_t_44 <X> T_3_21.sp4_v_b_0
 (10 1)  (136 337)  (136 337)  routing T_3_21.sp4_h_r_8 <X> T_3_21.sp4_v_b_1
 (14 1)  (140 337)  (140 337)  routing T_3_21.sp4_r_v_b_35 <X> T_3_21.lc_trk_g0_0
 (17 1)  (143 337)  (143 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (152 337)  (152 337)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 337)  (154 337)  routing T_3_21.lc_trk_g2_6 <X> T_3_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 337)  (155 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 337)  (156 337)  routing T_3_21.lc_trk_g1_6 <X> T_3_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 337)  (157 337)  routing T_3_21.lc_trk_g3_6 <X> T_3_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 337)  (158 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (159 337)  (159 337)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.input_2_0
 (34 1)  (160 337)  (160 337)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.input_2_0
 (35 1)  (161 337)  (161 337)  routing T_3_21.lc_trk_g3_3 <X> T_3_21.input_2_0
 (36 1)  (162 337)  (162 337)  LC_0 Logic Functioning bit
 (37 1)  (163 337)  (163 337)  LC_0 Logic Functioning bit
 (40 1)  (166 337)  (166 337)  LC_0 Logic Functioning bit
 (41 1)  (167 337)  (167 337)  LC_0 Logic Functioning bit
 (13 2)  (139 338)  (139 338)  routing T_3_21.sp4_v_b_2 <X> T_3_21.sp4_v_t_39
 (15 2)  (141 338)  (141 338)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g0_5
 (17 2)  (143 338)  (143 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (144 338)  (144 338)  routing T_3_21.lft_op_5 <X> T_3_21.lc_trk_g0_5
 (29 2)  (155 338)  (155 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 338)  (158 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 338)  (159 338)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 338)  (160 338)  routing T_3_21.lc_trk_g3_1 <X> T_3_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 338)  (162 338)  LC_1 Logic Functioning bit
 (39 2)  (165 338)  (165 338)  LC_1 Logic Functioning bit
 (41 2)  (167 338)  (167 338)  LC_1 Logic Functioning bit
 (42 2)  (168 338)  (168 338)  LC_1 Logic Functioning bit
 (50 2)  (176 338)  (176 338)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (139 339)  (139 339)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_h_l_39
 (22 3)  (148 339)  (148 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (149 339)  (149 339)  routing T_3_21.sp12_h_r_14 <X> T_3_21.lc_trk_g0_6
 (36 3)  (162 339)  (162 339)  LC_1 Logic Functioning bit
 (39 3)  (165 339)  (165 339)  LC_1 Logic Functioning bit
 (41 3)  (167 339)  (167 339)  LC_1 Logic Functioning bit
 (42 3)  (168 339)  (168 339)  LC_1 Logic Functioning bit
 (22 4)  (148 340)  (148 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (149 340)  (149 340)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (24 4)  (150 340)  (150 340)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (26 4)  (152 340)  (152 340)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 340)  (155 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 340)  (157 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 340)  (158 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 340)  (159 340)  routing T_3_21.lc_trk_g2_5 <X> T_3_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (164 340)  (164 340)  LC_2 Logic Functioning bit
 (39 4)  (165 340)  (165 340)  LC_2 Logic Functioning bit
 (42 4)  (168 340)  (168 340)  LC_2 Logic Functioning bit
 (43 4)  (169 340)  (169 340)  LC_2 Logic Functioning bit
 (50 4)  (176 340)  (176 340)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (131 341)  (131 341)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_b_3
 (15 5)  (141 341)  (141 341)  routing T_3_21.bot_op_0 <X> T_3_21.lc_trk_g1_0
 (17 5)  (143 341)  (143 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (147 341)  (147 341)  routing T_3_21.sp4_h_r_3 <X> T_3_21.lc_trk_g1_3
 (26 5)  (152 341)  (152 341)  routing T_3_21.lc_trk_g0_6 <X> T_3_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 341)  (155 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 341)  (156 341)  routing T_3_21.lc_trk_g0_3 <X> T_3_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (162 341)  (162 341)  LC_2 Logic Functioning bit
 (37 5)  (163 341)  (163 341)  LC_2 Logic Functioning bit
 (40 5)  (166 341)  (166 341)  LC_2 Logic Functioning bit
 (41 5)  (167 341)  (167 341)  LC_2 Logic Functioning bit
 (3 6)  (129 342)  (129 342)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_t_23
 (5 6)  (131 342)  (131 342)  routing T_3_21.sp4_h_r_0 <X> T_3_21.sp4_h_l_38
 (12 6)  (138 342)  (138 342)  routing T_3_21.sp4_v_t_46 <X> T_3_21.sp4_h_l_40
 (15 6)  (141 342)  (141 342)  routing T_3_21.bot_op_5 <X> T_3_21.lc_trk_g1_5
 (17 6)  (143 342)  (143 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (148 342)  (148 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (151 342)  (151 342)  routing T_3_21.sp12_h_l_5 <X> T_3_21.lc_trk_g1_6
 (27 6)  (153 342)  (153 342)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 342)  (154 342)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 342)  (155 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 342)  (156 342)  routing T_3_21.lc_trk_g3_5 <X> T_3_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (158 342)  (158 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 342)  (159 342)  routing T_3_21.lc_trk_g2_0 <X> T_3_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (164 342)  (164 342)  LC_3 Logic Functioning bit
 (39 6)  (165 342)  (165 342)  LC_3 Logic Functioning bit
 (42 6)  (168 342)  (168 342)  LC_3 Logic Functioning bit
 (43 6)  (169 342)  (169 342)  LC_3 Logic Functioning bit
 (3 7)  (129 343)  (129 343)  routing T_3_21.sp12_h_r_0 <X> T_3_21.sp12_v_t_23
 (4 7)  (130 343)  (130 343)  routing T_3_21.sp4_h_r_0 <X> T_3_21.sp4_h_l_38
 (11 7)  (137 343)  (137 343)  routing T_3_21.sp4_v_t_46 <X> T_3_21.sp4_h_l_40
 (13 7)  (139 343)  (139 343)  routing T_3_21.sp4_v_t_46 <X> T_3_21.sp4_h_l_40
 (22 7)  (148 343)  (148 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (150 343)  (150 343)  routing T_3_21.sp12_h_l_5 <X> T_3_21.lc_trk_g1_6
 (25 7)  (151 343)  (151 343)  routing T_3_21.sp12_h_l_5 <X> T_3_21.lc_trk_g1_6
 (27 7)  (153 343)  (153 343)  routing T_3_21.lc_trk_g1_0 <X> T_3_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 343)  (155 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 343)  (158 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (159 343)  (159 343)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.input_2_3
 (34 7)  (160 343)  (160 343)  routing T_3_21.lc_trk_g3_0 <X> T_3_21.input_2_3
 (36 7)  (162 343)  (162 343)  LC_3 Logic Functioning bit
 (37 7)  (163 343)  (163 343)  LC_3 Logic Functioning bit
 (40 7)  (166 343)  (166 343)  LC_3 Logic Functioning bit
 (41 7)  (167 343)  (167 343)  LC_3 Logic Functioning bit
 (6 8)  (132 344)  (132 344)  routing T_3_21.sp4_h_r_1 <X> T_3_21.sp4_v_b_6
 (9 8)  (135 344)  (135 344)  routing T_3_21.sp4_v_t_42 <X> T_3_21.sp4_h_r_7
 (11 8)  (137 344)  (137 344)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (13 8)  (139 344)  (139 344)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (14 8)  (140 344)  (140 344)  routing T_3_21.wire_logic_cluster/lc_0/out <X> T_3_21.lc_trk_g2_0
 (12 9)  (138 345)  (138 345)  routing T_3_21.sp4_h_l_39 <X> T_3_21.sp4_v_b_8
 (17 9)  (143 345)  (143 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (5 10)  (131 346)  (131 346)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (14 10)  (140 346)  (140 346)  routing T_3_21.rgt_op_4 <X> T_3_21.lc_trk_g2_4
 (17 10)  (143 346)  (143 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (153 346)  (153 346)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 346)  (155 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 346)  (156 346)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 346)  (158 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 346)  (160 346)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (163 346)  (163 346)  LC_5 Logic Functioning bit
 (39 10)  (165 346)  (165 346)  LC_5 Logic Functioning bit
 (41 10)  (167 346)  (167 346)  LC_5 Logic Functioning bit
 (43 10)  (169 346)  (169 346)  LC_5 Logic Functioning bit
 (4 11)  (130 347)  (130 347)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (6 11)  (132 347)  (132 347)  routing T_3_21.sp4_v_t_37 <X> T_3_21.sp4_h_l_43
 (15 11)  (141 347)  (141 347)  routing T_3_21.rgt_op_4 <X> T_3_21.lc_trk_g2_4
 (17 11)  (143 347)  (143 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (148 347)  (148 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (156 347)  (156 347)  routing T_3_21.lc_trk_g1_7 <X> T_3_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 347)  (157 347)  routing T_3_21.lc_trk_g1_3 <X> T_3_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (163 347)  (163 347)  LC_5 Logic Functioning bit
 (39 11)  (165 347)  (165 347)  LC_5 Logic Functioning bit
 (41 11)  (167 347)  (167 347)  LC_5 Logic Functioning bit
 (43 11)  (169 347)  (169 347)  LC_5 Logic Functioning bit
 (5 12)  (131 348)  (131 348)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_h_r_9
 (10 12)  (136 348)  (136 348)  routing T_3_21.sp4_v_t_40 <X> T_3_21.sp4_h_r_10
 (11 12)  (137 348)  (137 348)  routing T_3_21.sp4_v_t_45 <X> T_3_21.sp4_v_b_11
 (15 12)  (141 348)  (141 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (16 12)  (142 348)  (142 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (17 12)  (143 348)  (143 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (144 348)  (144 348)  routing T_3_21.sp4_h_r_33 <X> T_3_21.lc_trk_g3_1
 (21 12)  (147 348)  (147 348)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g3_3
 (22 12)  (148 348)  (148 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (149 348)  (149 348)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g3_3
 (24 12)  (150 348)  (150 348)  routing T_3_21.sp4_h_r_35 <X> T_3_21.lc_trk_g3_3
 (26 12)  (152 348)  (152 348)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 348)  (153 348)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 348)  (154 348)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 348)  (155 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 348)  (157 348)  routing T_3_21.lc_trk_g0_5 <X> T_3_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 348)  (158 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 348)  (161 348)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_6
 (38 12)  (164 348)  (164 348)  LC_6 Logic Functioning bit
 (39 12)  (165 348)  (165 348)  LC_6 Logic Functioning bit
 (42 12)  (168 348)  (168 348)  LC_6 Logic Functioning bit
 (43 12)  (169 348)  (169 348)  LC_6 Logic Functioning bit
 (6 13)  (132 349)  (132 349)  routing T_3_21.sp4_v_b_9 <X> T_3_21.sp4_h_r_9
 (9 13)  (135 349)  (135 349)  routing T_3_21.sp4_v_t_47 <X> T_3_21.sp4_v_b_10
 (12 13)  (138 349)  (138 349)  routing T_3_21.sp4_v_t_45 <X> T_3_21.sp4_v_b_11
 (15 13)  (141 349)  (141 349)  routing T_3_21.sp4_v_t_29 <X> T_3_21.lc_trk_g3_0
 (16 13)  (142 349)  (142 349)  routing T_3_21.sp4_v_t_29 <X> T_3_21.lc_trk_g3_0
 (17 13)  (143 349)  (143 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (148 349)  (148 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (149 349)  (149 349)  routing T_3_21.sp12_v_t_9 <X> T_3_21.lc_trk_g3_2
 (27 13)  (153 349)  (153 349)  routing T_3_21.lc_trk_g1_5 <X> T_3_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 349)  (155 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 349)  (156 349)  routing T_3_21.lc_trk_g3_2 <X> T_3_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 349)  (158 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (159 349)  (159 349)  routing T_3_21.lc_trk_g2_4 <X> T_3_21.input_2_6
 (36 13)  (162 349)  (162 349)  LC_6 Logic Functioning bit
 (37 13)  (163 349)  (163 349)  LC_6 Logic Functioning bit
 (40 13)  (166 349)  (166 349)  LC_6 Logic Functioning bit
 (41 13)  (167 349)  (167 349)  LC_6 Logic Functioning bit
 (17 14)  (143 350)  (143 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (144 350)  (144 350)  routing T_3_21.wire_logic_cluster/lc_5/out <X> T_3_21.lc_trk_g3_5
 (25 14)  (151 350)  (151 350)  routing T_3_21.wire_logic_cluster/lc_6/out <X> T_3_21.lc_trk_g3_6
 (11 15)  (137 351)  (137 351)  routing T_3_21.sp4_h_r_11 <X> T_3_21.sp4_h_l_46
 (22 15)  (148 351)  (148 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_4_21

 (14 0)  (194 336)  (194 336)  routing T_4_21.sp4_h_l_5 <X> T_4_21.lc_trk_g0_0
 (15 0)  (195 336)  (195 336)  routing T_4_21.sp4_v_b_17 <X> T_4_21.lc_trk_g0_1
 (16 0)  (196 336)  (196 336)  routing T_4_21.sp4_v_b_17 <X> T_4_21.lc_trk_g0_1
 (17 0)  (197 336)  (197 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (201 336)  (201 336)  routing T_4_21.sp4_v_b_11 <X> T_4_21.lc_trk_g0_3
 (22 0)  (202 336)  (202 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (203 336)  (203 336)  routing T_4_21.sp4_v_b_11 <X> T_4_21.lc_trk_g0_3
 (27 0)  (207 336)  (207 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 336)  (208 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 336)  (209 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 336)  (210 336)  routing T_4_21.lc_trk_g3_4 <X> T_4_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (211 336)  (211 336)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 336)  (212 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 336)  (214 336)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 336)  (215 336)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.input_2_0
 (36 0)  (216 336)  (216 336)  LC_0 Logic Functioning bit
 (37 0)  (217 336)  (217 336)  LC_0 Logic Functioning bit
 (38 0)  (218 336)  (218 336)  LC_0 Logic Functioning bit
 (41 0)  (221 336)  (221 336)  LC_0 Logic Functioning bit
 (43 0)  (223 336)  (223 336)  LC_0 Logic Functioning bit
 (8 1)  (188 337)  (188 337)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_v_b_1
 (10 1)  (190 337)  (190 337)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_v_b_1
 (14 1)  (194 337)  (194 337)  routing T_4_21.sp4_h_l_5 <X> T_4_21.lc_trk_g0_0
 (15 1)  (195 337)  (195 337)  routing T_4_21.sp4_h_l_5 <X> T_4_21.lc_trk_g0_0
 (16 1)  (196 337)  (196 337)  routing T_4_21.sp4_h_l_5 <X> T_4_21.lc_trk_g0_0
 (17 1)  (197 337)  (197 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (201 337)  (201 337)  routing T_4_21.sp4_v_b_11 <X> T_4_21.lc_trk_g0_3
 (22 1)  (202 337)  (202 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 337)  (203 337)  routing T_4_21.sp4_v_b_18 <X> T_4_21.lc_trk_g0_2
 (24 1)  (204 337)  (204 337)  routing T_4_21.sp4_v_b_18 <X> T_4_21.lc_trk_g0_2
 (29 1)  (209 337)  (209 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 337)  (211 337)  routing T_4_21.lc_trk_g1_6 <X> T_4_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 337)  (212 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (213 337)  (213 337)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.input_2_0
 (37 1)  (217 337)  (217 337)  LC_0 Logic Functioning bit
 (38 1)  (218 337)  (218 337)  LC_0 Logic Functioning bit
 (41 1)  (221 337)  (221 337)  LC_0 Logic Functioning bit
 (0 2)  (180 338)  (180 338)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (2 2)  (182 338)  (182 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (15 2)  (195 338)  (195 338)  routing T_4_21.sp4_v_b_21 <X> T_4_21.lc_trk_g0_5
 (16 2)  (196 338)  (196 338)  routing T_4_21.sp4_v_b_21 <X> T_4_21.lc_trk_g0_5
 (17 2)  (197 338)  (197 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (208 338)  (208 338)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 338)  (209 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 338)  (211 338)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 338)  (212 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 338)  (213 338)  routing T_4_21.lc_trk_g2_4 <X> T_4_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 338)  (216 338)  LC_1 Logic Functioning bit
 (37 2)  (217 338)  (217 338)  LC_1 Logic Functioning bit
 (41 2)  (221 338)  (221 338)  LC_1 Logic Functioning bit
 (43 2)  (223 338)  (223 338)  LC_1 Logic Functioning bit
 (50 2)  (230 338)  (230 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 339)  (180 339)  routing T_4_21.glb_netwk_3 <X> T_4_21.wire_logic_cluster/lc_7/clk
 (27 3)  (207 339)  (207 339)  routing T_4_21.lc_trk_g1_0 <X> T_4_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 339)  (209 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 339)  (210 339)  routing T_4_21.lc_trk_g2_2 <X> T_4_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (216 339)  (216 339)  LC_1 Logic Functioning bit
 (37 3)  (217 339)  (217 339)  LC_1 Logic Functioning bit
 (40 3)  (220 339)  (220 339)  LC_1 Logic Functioning bit
 (43 3)  (223 339)  (223 339)  LC_1 Logic Functioning bit
 (29 4)  (209 340)  (209 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 340)  (210 340)  routing T_4_21.lc_trk_g0_5 <X> T_4_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 340)  (212 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 340)  (213 340)  routing T_4_21.lc_trk_g2_1 <X> T_4_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (216 340)  (216 340)  LC_2 Logic Functioning bit
 (38 4)  (218 340)  (218 340)  LC_2 Logic Functioning bit
 (50 4)  (230 340)  (230 340)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (195 341)  (195 341)  routing T_4_21.sp4_v_t_5 <X> T_4_21.lc_trk_g1_0
 (16 5)  (196 341)  (196 341)  routing T_4_21.sp4_v_t_5 <X> T_4_21.lc_trk_g1_0
 (17 5)  (197 341)  (197 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (206 341)  (206 341)  routing T_4_21.lc_trk_g0_2 <X> T_4_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 341)  (209 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 341)  (216 341)  LC_2 Logic Functioning bit
 (37 5)  (217 341)  (217 341)  LC_2 Logic Functioning bit
 (38 5)  (218 341)  (218 341)  LC_2 Logic Functioning bit
 (41 5)  (221 341)  (221 341)  LC_2 Logic Functioning bit
 (42 5)  (222 341)  (222 341)  LC_2 Logic Functioning bit
 (43 5)  (223 341)  (223 341)  LC_2 Logic Functioning bit
 (51 5)  (231 341)  (231 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (183 342)  (183 342)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_v_t_23
 (4 6)  (184 342)  (184 342)  routing T_4_21.sp4_h_r_3 <X> T_4_21.sp4_v_t_38
 (5 6)  (185 342)  (185 342)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_h_l_38
 (11 6)  (191 342)  (191 342)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_v_t_40
 (13 6)  (193 342)  (193 342)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_v_t_40
 (15 6)  (195 342)  (195 342)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g1_5
 (16 6)  (196 342)  (196 342)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g1_5
 (17 6)  (197 342)  (197 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 342)  (198 342)  routing T_4_21.sp4_h_r_13 <X> T_4_21.lc_trk_g1_5
 (21 6)  (201 342)  (201 342)  routing T_4_21.wire_logic_cluster/lc_7/out <X> T_4_21.lc_trk_g1_7
 (22 6)  (202 342)  (202 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (184 343)  (184 343)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_h_l_38
 (5 7)  (185 343)  (185 343)  routing T_4_21.sp4_h_r_3 <X> T_4_21.sp4_v_t_38
 (6 7)  (186 343)  (186 343)  routing T_4_21.sp4_v_t_44 <X> T_4_21.sp4_h_l_38
 (12 7)  (192 343)  (192 343)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_v_t_40
 (22 7)  (202 343)  (202 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (205 343)  (205 343)  routing T_4_21.sp4_r_v_b_30 <X> T_4_21.lc_trk_g1_6
 (4 8)  (184 344)  (184 344)  routing T_4_21.sp4_v_t_43 <X> T_4_21.sp4_v_b_6
 (15 8)  (195 344)  (195 344)  routing T_4_21.sp4_h_r_41 <X> T_4_21.lc_trk_g2_1
 (16 8)  (196 344)  (196 344)  routing T_4_21.sp4_h_r_41 <X> T_4_21.lc_trk_g2_1
 (17 8)  (197 344)  (197 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 344)  (198 344)  routing T_4_21.sp4_h_r_41 <X> T_4_21.lc_trk_g2_1
 (26 8)  (206 344)  (206 344)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (209 344)  (209 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 344)  (211 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 344)  (212 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 344)  (213 344)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (218 344)  (218 344)  LC_4 Logic Functioning bit
 (39 8)  (219 344)  (219 344)  LC_4 Logic Functioning bit
 (42 8)  (222 344)  (222 344)  LC_4 Logic Functioning bit
 (43 8)  (223 344)  (223 344)  LC_4 Logic Functioning bit
 (18 9)  (198 345)  (198 345)  routing T_4_21.sp4_h_r_41 <X> T_4_21.lc_trk_g2_1
 (22 9)  (202 345)  (202 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (203 345)  (203 345)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g2_2
 (24 9)  (204 345)  (204 345)  routing T_4_21.sp4_v_b_42 <X> T_4_21.lc_trk_g2_2
 (27 9)  (207 345)  (207 345)  routing T_4_21.lc_trk_g1_5 <X> T_4_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 345)  (209 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 345)  (211 345)  routing T_4_21.lc_trk_g2_7 <X> T_4_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 345)  (212 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (216 345)  (216 345)  LC_4 Logic Functioning bit
 (37 9)  (217 345)  (217 345)  LC_4 Logic Functioning bit
 (40 9)  (220 345)  (220 345)  LC_4 Logic Functioning bit
 (41 9)  (221 345)  (221 345)  LC_4 Logic Functioning bit
 (3 10)  (183 346)  (183 346)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_h_l_22
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_v_b_2 <X> T_4_21.sp4_h_l_42
 (13 10)  (193 346)  (193 346)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_v_t_45
 (15 10)  (195 346)  (195 346)  routing T_4_21.sp4_h_l_16 <X> T_4_21.lc_trk_g2_5
 (16 10)  (196 346)  (196 346)  routing T_4_21.sp4_h_l_16 <X> T_4_21.lc_trk_g2_5
 (17 10)  (197 346)  (197 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (202 346)  (202 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (203 346)  (203 346)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (24 10)  (204 346)  (204 346)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (3 11)  (183 347)  (183 347)  routing T_4_21.sp12_h_r_1 <X> T_4_21.sp12_h_l_22
 (8 11)  (188 347)  (188 347)  routing T_4_21.sp4_v_b_4 <X> T_4_21.sp4_v_t_42
 (10 11)  (190 347)  (190 347)  routing T_4_21.sp4_v_b_4 <X> T_4_21.sp4_v_t_42
 (12 11)  (192 347)  (192 347)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_v_t_45
 (17 11)  (197 347)  (197 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (198 347)  (198 347)  routing T_4_21.sp4_h_l_16 <X> T_4_21.lc_trk_g2_5
 (21 11)  (201 347)  (201 347)  routing T_4_21.sp4_h_r_31 <X> T_4_21.lc_trk_g2_7
 (9 12)  (189 348)  (189 348)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_h_r_10
 (21 12)  (201 348)  (201 348)  routing T_4_21.sp4_h_r_35 <X> T_4_21.lc_trk_g3_3
 (22 12)  (202 348)  (202 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (203 348)  (203 348)  routing T_4_21.sp4_h_r_35 <X> T_4_21.lc_trk_g3_3
 (24 12)  (204 348)  (204 348)  routing T_4_21.sp4_h_r_35 <X> T_4_21.lc_trk_g3_3
 (11 14)  (191 350)  (191 350)  routing T_4_21.sp4_v_b_3 <X> T_4_21.sp4_v_t_46
 (13 14)  (193 350)  (193 350)  routing T_4_21.sp4_v_b_3 <X> T_4_21.sp4_v_t_46
 (26 14)  (206 350)  (206 350)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 350)  (207 350)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 350)  (208 350)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 350)  (209 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 350)  (211 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 350)  (212 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 350)  (214 350)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 350)  (216 350)  LC_7 Logic Functioning bit
 (37 14)  (217 350)  (217 350)  LC_7 Logic Functioning bit
 (38 14)  (218 350)  (218 350)  LC_7 Logic Functioning bit
 (42 14)  (222 350)  (222 350)  LC_7 Logic Functioning bit
 (45 14)  (225 350)  (225 350)  LC_7 Logic Functioning bit
 (47 14)  (227 350)  (227 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (231 350)  (231 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (233 350)  (233 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (195 351)  (195 351)  routing T_4_21.sp4_v_t_33 <X> T_4_21.lc_trk_g3_4
 (16 15)  (196 351)  (196 351)  routing T_4_21.sp4_v_t_33 <X> T_4_21.lc_trk_g3_4
 (17 15)  (197 351)  (197 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (28 15)  (208 351)  (208 351)  routing T_4_21.lc_trk_g2_5 <X> T_4_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 351)  (209 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 351)  (210 351)  routing T_4_21.lc_trk_g3_3 <X> T_4_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 351)  (211 351)  routing T_4_21.lc_trk_g1_7 <X> T_4_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 351)  (212 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (215 351)  (215 351)  routing T_4_21.lc_trk_g0_3 <X> T_4_21.input_2_7
 (36 15)  (216 351)  (216 351)  LC_7 Logic Functioning bit
 (37 15)  (217 351)  (217 351)  LC_7 Logic Functioning bit
 (38 15)  (218 351)  (218 351)  LC_7 Logic Functioning bit
 (39 15)  (219 351)  (219 351)  LC_7 Logic Functioning bit


LogicTile_5_21

 (14 0)  (248 336)  (248 336)  routing T_5_21.sp12_h_r_0 <X> T_5_21.lc_trk_g0_0
 (17 0)  (251 336)  (251 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 336)  (252 336)  routing T_5_21.wire_logic_cluster/lc_1/out <X> T_5_21.lc_trk_g0_1
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 336)  (262 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 336)  (269 336)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_0
 (36 0)  (270 336)  (270 336)  LC_0 Logic Functioning bit
 (37 0)  (271 336)  (271 336)  LC_0 Logic Functioning bit
 (38 0)  (272 336)  (272 336)  LC_0 Logic Functioning bit
 (45 0)  (279 336)  (279 336)  LC_0 Logic Functioning bit
 (47 0)  (281 336)  (281 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (285 336)  (285 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (240 337)  (240 337)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_h_r_0
 (14 1)  (248 337)  (248 337)  routing T_5_21.sp12_h_r_0 <X> T_5_21.lc_trk_g0_0
 (15 1)  (249 337)  (249 337)  routing T_5_21.sp12_h_r_0 <X> T_5_21.lc_trk_g0_0
 (17 1)  (251 337)  (251 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (260 337)  (260 337)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 337)  (266 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (267 337)  (267 337)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_0
 (35 1)  (269 337)  (269 337)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_0
 (36 1)  (270 337)  (270 337)  LC_0 Logic Functioning bit
 (37 1)  (271 337)  (271 337)  LC_0 Logic Functioning bit
 (38 1)  (272 337)  (272 337)  LC_0 Logic Functioning bit
 (39 1)  (273 337)  (273 337)  LC_0 Logic Functioning bit
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 338)  (248 338)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g0_4
 (22 2)  (256 338)  (256 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (257 338)  (257 338)  routing T_5_21.sp4_h_r_7 <X> T_5_21.lc_trk_g0_7
 (24 2)  (258 338)  (258 338)  routing T_5_21.sp4_h_r_7 <X> T_5_21.lc_trk_g0_7
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 338)  (264 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (45 2)  (279 338)  (279 338)  LC_1 Logic Functioning bit
 (0 3)  (234 339)  (234 339)  routing T_5_21.glb_netwk_3 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (15 3)  (249 339)  (249 339)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_h_l_1 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (255 339)  (255 339)  routing T_5_21.sp4_h_r_7 <X> T_5_21.lc_trk_g0_7
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 339)  (262 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (270 339)  (270 339)  LC_1 Logic Functioning bit
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (46 3)  (280 339)  (280 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (285 339)  (285 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (248 340)  (248 340)  routing T_5_21.wire_logic_cluster/lc_0/out <X> T_5_21.lc_trk_g1_0
 (21 4)  (255 340)  (255 340)  routing T_5_21.bnr_op_3 <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (259 340)  (259 340)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 340)  (261 340)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 340)  (269 340)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_2
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (37 4)  (271 340)  (271 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (42 4)  (276 340)  (276 340)  LC_2 Logic Functioning bit
 (45 4)  (279 340)  (279 340)  LC_2 Logic Functioning bit
 (10 5)  (244 341)  (244 341)  routing T_5_21.sp4_h_r_11 <X> T_5_21.sp4_v_b_4
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (255 341)  (255 341)  routing T_5_21.bnr_op_3 <X> T_5_21.lc_trk_g1_3
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 341)  (257 341)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.sp4_h_r_10 <X> T_5_21.lc_trk_g1_2
 (26 5)  (260 341)  (260 341)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 341)  (262 341)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 341)  (266 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (267 341)  (267 341)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_2
 (34 5)  (268 341)  (268 341)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_2
 (36 5)  (270 341)  (270 341)  LC_2 Logic Functioning bit
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (38 5)  (272 341)  (272 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (46 5)  (280 341)  (280 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (281 341)  (281 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (238 342)  (238 342)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_t_38
 (9 6)  (243 342)  (243 342)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_h_l_41
 (10 6)  (244 342)  (244 342)  routing T_5_21.sp4_h_r_1 <X> T_5_21.sp4_h_l_41
 (11 6)  (245 342)  (245 342)  routing T_5_21.sp4_v_b_2 <X> T_5_21.sp4_v_t_40
 (12 6)  (246 342)  (246 342)  routing T_5_21.sp4_v_b_5 <X> T_5_21.sp4_h_l_40
 (14 6)  (248 342)  (248 342)  routing T_5_21.lft_op_4 <X> T_5_21.lc_trk_g1_4
 (21 6)  (255 342)  (255 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (239 343)  (239 343)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_t_38
 (12 7)  (246 343)  (246 343)  routing T_5_21.sp4_v_b_2 <X> T_5_21.sp4_v_t_40
 (15 7)  (249 343)  (249 343)  routing T_5_21.lft_op_4 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (256 343)  (256 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (257 343)  (257 343)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g1_6
 (24 7)  (258 343)  (258 343)  routing T_5_21.sp4_v_b_22 <X> T_5_21.lc_trk_g1_6
 (14 8)  (248 344)  (248 344)  routing T_5_21.sp4_h_l_21 <X> T_5_21.lc_trk_g2_0
 (16 8)  (250 344)  (250 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (17 8)  (251 344)  (251 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 344)  (252 344)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (25 8)  (259 344)  (259 344)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 344)  (261 344)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 344)  (265 344)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 344)  (272 344)  LC_4 Logic Functioning bit
 (39 8)  (273 344)  (273 344)  LC_4 Logic Functioning bit
 (42 8)  (276 344)  (276 344)  LC_4 Logic Functioning bit
 (43 8)  (277 344)  (277 344)  LC_4 Logic Functioning bit
 (11 9)  (245 345)  (245 345)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_h_r_8
 (12 9)  (246 345)  (246 345)  routing T_5_21.sp4_h_r_8 <X> T_5_21.sp4_v_b_8
 (13 9)  (247 345)  (247 345)  routing T_5_21.sp4_h_l_37 <X> T_5_21.sp4_h_r_8
 (15 9)  (249 345)  (249 345)  routing T_5_21.sp4_h_l_21 <X> T_5_21.lc_trk_g2_0
 (16 9)  (250 345)  (250 345)  routing T_5_21.sp4_h_l_21 <X> T_5_21.lc_trk_g2_0
 (17 9)  (251 345)  (251 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (252 345)  (252 345)  routing T_5_21.sp4_v_b_33 <X> T_5_21.lc_trk_g2_1
 (22 9)  (256 345)  (256 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 345)  (257 345)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (24 9)  (258 345)  (258 345)  routing T_5_21.sp4_h_r_34 <X> T_5_21.lc_trk_g2_2
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 345)  (264 345)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 345)  (267 345)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.input_2_4
 (36 9)  (270 345)  (270 345)  LC_4 Logic Functioning bit
 (37 9)  (271 345)  (271 345)  LC_4 Logic Functioning bit
 (40 9)  (274 345)  (274 345)  LC_4 Logic Functioning bit
 (41 9)  (275 345)  (275 345)  LC_4 Logic Functioning bit
 (25 10)  (259 346)  (259 346)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g2_6
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 346)  (262 346)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 346)  (268 346)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (272 346)  (272 346)  LC_5 Logic Functioning bit
 (39 10)  (273 346)  (273 346)  LC_5 Logic Functioning bit
 (42 10)  (276 346)  (276 346)  LC_5 Logic Functioning bit
 (43 10)  (277 346)  (277 346)  LC_5 Logic Functioning bit
 (50 10)  (284 346)  (284 346)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g2_6
 (24 11)  (258 347)  (258 347)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g2_6
 (25 11)  (259 347)  (259 347)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g2_6
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g2_1 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 347)  (265 347)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 347)  (270 347)  LC_5 Logic Functioning bit
 (37 11)  (271 347)  (271 347)  LC_5 Logic Functioning bit
 (40 11)  (274 347)  (274 347)  LC_5 Logic Functioning bit
 (41 11)  (275 347)  (275 347)  LC_5 Logic Functioning bit
 (14 12)  (248 348)  (248 348)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (16 12)  (250 348)  (250 348)  routing T_5_21.sp12_v_t_6 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (25 12)  (259 348)  (259 348)  routing T_5_21.wire_logic_cluster/lc_2/out <X> T_5_21.lc_trk_g3_2
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 348)  (267 348)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (272 348)  (272 348)  LC_6 Logic Functioning bit
 (39 12)  (273 348)  (273 348)  LC_6 Logic Functioning bit
 (42 12)  (276 348)  (276 348)  LC_6 Logic Functioning bit
 (43 12)  (277 348)  (277 348)  LC_6 Logic Functioning bit
 (50 12)  (284 348)  (284 348)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (242 349)  (242 349)  routing T_5_21.sp4_h_r_10 <X> T_5_21.sp4_v_b_10
 (14 13)  (248 349)  (248 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (15 13)  (249 349)  (249 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g1_6 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (270 349)  (270 349)  LC_6 Logic Functioning bit
 (37 13)  (271 349)  (271 349)  LC_6 Logic Functioning bit
 (40 13)  (274 349)  (274 349)  LC_6 Logic Functioning bit
 (41 13)  (275 349)  (275 349)  LC_6 Logic Functioning bit
 (5 14)  (239 350)  (239 350)  routing T_5_21.sp4_v_b_9 <X> T_5_21.sp4_h_l_44
 (14 14)  (248 350)  (248 350)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (16 14)  (250 350)  (250 350)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 350)  (252 350)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (28 14)  (262 350)  (262 350)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 350)  (264 350)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 350)  (265 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 350)  (268 350)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 350)  (269 350)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.input_2_7
 (36 14)  (270 350)  (270 350)  LC_7 Logic Functioning bit
 (37 14)  (271 350)  (271 350)  LC_7 Logic Functioning bit
 (38 14)  (272 350)  (272 350)  LC_7 Logic Functioning bit
 (42 14)  (276 350)  (276 350)  LC_7 Logic Functioning bit
 (45 14)  (279 350)  (279 350)  LC_7 Logic Functioning bit
 (47 14)  (281 350)  (281 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (13 15)  (247 351)  (247 351)  routing T_5_21.sp4_v_b_6 <X> T_5_21.sp4_h_l_46
 (14 15)  (248 351)  (248 351)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (16 15)  (250 351)  (250 351)  routing T_5_21.sp4_v_b_36 <X> T_5_21.lc_trk_g3_4
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (252 351)  (252 351)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g3_5
 (27 15)  (261 351)  (261 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 351)  (262 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 351)  (263 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 351)  (266 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (269 351)  (269 351)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.input_2_7
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (37 15)  (271 351)  (271 351)  LC_7 Logic Functioning bit
 (38 15)  (272 351)  (272 351)  LC_7 Logic Functioning bit
 (39 15)  (273 351)  (273 351)  LC_7 Logic Functioning bit
 (53 15)  (287 351)  (287 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_21

 (14 0)  (302 336)  (302 336)  routing T_6_21.sp4_v_b_0 <X> T_6_21.lc_trk_g0_0
 (15 0)  (303 336)  (303 336)  routing T_6_21.bot_op_1 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (310 336)  (310 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (314 336)  (314 336)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 336)  (315 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g3_4 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (39 0)  (327 336)  (327 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (16 1)  (304 337)  (304 337)  routing T_6_21.sp4_v_b_0 <X> T_6_21.lc_trk_g0_0
 (17 1)  (305 337)  (305 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (309 337)  (309 337)  routing T_6_21.sp4_r_v_b_32 <X> T_6_21.lc_trk_g0_3
 (22 1)  (310 337)  (310 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 337)  (311 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (24 1)  (312 337)  (312 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (25 1)  (313 337)  (313 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (27 1)  (315 337)  (315 337)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 337)  (316 337)  routing T_6_21.lc_trk_g3_5 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 337)  (321 337)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_0
 (35 1)  (323 337)  (323 337)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_0
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (40 1)  (328 337)  (328 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (47 1)  (335 337)  (335 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (299 338)  (299 338)  routing T_6_21.sp4_h_r_8 <X> T_6_21.sp4_v_t_39
 (13 2)  (301 338)  (301 338)  routing T_6_21.sp4_h_r_8 <X> T_6_21.sp4_v_t_39
 (17 2)  (305 338)  (305 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 338)  (306 338)  routing T_6_21.bnr_op_5 <X> T_6_21.lc_trk_g0_5
 (25 2)  (313 338)  (313 338)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (26 2)  (314 338)  (314 338)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 338)  (326 338)  LC_1 Logic Functioning bit
 (39 2)  (327 338)  (327 338)  LC_1 Logic Functioning bit
 (42 2)  (330 338)  (330 338)  LC_1 Logic Functioning bit
 (43 2)  (331 338)  (331 338)  LC_1 Logic Functioning bit
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (8 3)  (296 339)  (296 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (9 3)  (297 339)  (297 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (10 3)  (298 339)  (298 339)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_v_t_36
 (12 3)  (300 339)  (300 339)  routing T_6_21.sp4_h_r_8 <X> T_6_21.sp4_v_t_39
 (18 3)  (306 339)  (306 339)  routing T_6_21.bnr_op_5 <X> T_6_21.lc_trk_g0_5
 (22 3)  (310 339)  (310 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 339)  (311 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (24 3)  (312 339)  (312 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (25 3)  (313 339)  (313 339)  routing T_6_21.sp4_h_l_11 <X> T_6_21.lc_trk_g0_6
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 339)  (320 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 339)  (321 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.input_2_1
 (34 3)  (322 339)  (322 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.input_2_1
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (37 3)  (325 339)  (325 339)  LC_1 Logic Functioning bit
 (40 3)  (328 339)  (328 339)  LC_1 Logic Functioning bit
 (41 3)  (329 339)  (329 339)  LC_1 Logic Functioning bit
 (12 4)  (300 340)  (300 340)  routing T_6_21.sp4_v_t_40 <X> T_6_21.sp4_h_r_5
 (5 5)  (293 341)  (293 341)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_3
 (15 5)  (303 341)  (303 341)  routing T_6_21.bot_op_0 <X> T_6_21.lc_trk_g1_0
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (3 6)  (291 342)  (291 342)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_v_t_23
 (4 6)  (292 342)  (292 342)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_t_38
 (14 6)  (302 342)  (302 342)  routing T_6_21.wire_logic_cluster/lc_4/out <X> T_6_21.lc_trk_g1_4
 (15 6)  (303 342)  (303 342)  routing T_6_21.top_op_5 <X> T_6_21.lc_trk_g1_5
 (17 6)  (305 342)  (305 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (309 342)  (309 342)  routing T_6_21.wire_logic_cluster/lc_7/out <X> T_6_21.lc_trk_g1_7
 (22 6)  (310 342)  (310 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 342)  (313 342)  routing T_6_21.sp4_v_b_6 <X> T_6_21.lc_trk_g1_6
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 342)  (318 342)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 342)  (319 342)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (323 342)  (323 342)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (45 6)  (333 342)  (333 342)  LC_3 Logic Functioning bit
 (46 6)  (334 342)  (334 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (341 342)  (341 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (291 343)  (291 343)  routing T_6_21.sp12_h_r_0 <X> T_6_21.sp12_v_t_23
 (5 7)  (293 343)  (293 343)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_t_38
 (10 7)  (298 343)  (298 343)  routing T_6_21.sp4_h_l_46 <X> T_6_21.sp4_v_t_41
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (306 343)  (306 343)  routing T_6_21.top_op_5 <X> T_6_21.lc_trk_g1_5
 (22 7)  (310 343)  (310 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (311 343)  (311 343)  routing T_6_21.sp4_v_b_6 <X> T_6_21.lc_trk_g1_6
 (26 7)  (314 343)  (314 343)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 343)  (317 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g0_6 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (322 343)  (322 343)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_3
 (35 7)  (323 343)  (323 343)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_3
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (38 7)  (326 343)  (326 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (41 7)  (329 343)  (329 343)  LC_3 Logic Functioning bit
 (3 8)  (291 344)  (291 344)  routing T_6_21.sp12_v_t_22 <X> T_6_21.sp12_v_b_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 344)  (319 344)  routing T_6_21.lc_trk_g0_5 <X> T_6_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (325 344)  (325 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (43 8)  (331 344)  (331 344)  LC_4 Logic Functioning bit
 (14 9)  (302 345)  (302 345)  routing T_6_21.tnl_op_0 <X> T_6_21.lc_trk_g2_0
 (15 9)  (303 345)  (303 345)  routing T_6_21.tnl_op_0 <X> T_6_21.lc_trk_g2_0
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (37 9)  (325 345)  (325 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (41 9)  (329 345)  (329 345)  LC_4 Logic Functioning bit
 (43 9)  (331 345)  (331 345)  LC_4 Logic Functioning bit
 (8 10)  (296 346)  (296 346)  routing T_6_21.sp4_v_t_42 <X> T_6_21.sp4_h_l_42
 (9 10)  (297 346)  (297 346)  routing T_6_21.sp4_v_t_42 <X> T_6_21.sp4_h_l_42
 (14 10)  (302 346)  (302 346)  routing T_6_21.sp4_v_t_17 <X> T_6_21.lc_trk_g2_4
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.bnl_op_5 <X> T_6_21.lc_trk_g2_5
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 346)  (318 346)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 346)  (321 346)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 346)  (322 346)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (326 346)  (326 346)  LC_5 Logic Functioning bit
 (39 10)  (327 346)  (327 346)  LC_5 Logic Functioning bit
 (42 10)  (330 346)  (330 346)  LC_5 Logic Functioning bit
 (43 10)  (331 346)  (331 346)  LC_5 Logic Functioning bit
 (47 10)  (335 346)  (335 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (338 346)  (338 346)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (304 347)  (304 347)  routing T_6_21.sp4_v_t_17 <X> T_6_21.lc_trk_g2_4
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (306 347)  (306 347)  routing T_6_21.bnl_op_5 <X> T_6_21.lc_trk_g2_5
 (27 11)  (315 347)  (315 347)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 347)  (317 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 347)  (318 347)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (37 11)  (325 347)  (325 347)  LC_5 Logic Functioning bit
 (40 11)  (328 347)  (328 347)  LC_5 Logic Functioning bit
 (41 11)  (329 347)  (329 347)  LC_5 Logic Functioning bit
 (15 12)  (303 348)  (303 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (16 12)  (304 348)  (304 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (17 12)  (305 348)  (305 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 348)  (306 348)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (21 12)  (309 348)  (309 348)  routing T_6_21.rgt_op_3 <X> T_6_21.lc_trk_g3_3
 (22 12)  (310 348)  (310 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 348)  (312 348)  routing T_6_21.rgt_op_3 <X> T_6_21.lc_trk_g3_3
 (25 12)  (313 348)  (313 348)  routing T_6_21.sp4_h_r_42 <X> T_6_21.lc_trk_g3_2
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 348)  (319 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 348)  (321 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (50 12)  (338 348)  (338 348)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (299 349)  (299 349)  routing T_6_21.sp4_h_l_46 <X> T_6_21.sp4_h_r_11
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp12_v_b_16 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp12_v_b_16 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (306 349)  (306 349)  routing T_6_21.sp4_h_r_41 <X> T_6_21.lc_trk_g3_1
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (311 349)  (311 349)  routing T_6_21.sp4_h_r_42 <X> T_6_21.lc_trk_g3_2
 (24 13)  (312 349)  (312 349)  routing T_6_21.sp4_h_r_42 <X> T_6_21.lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.sp4_h_r_42 <X> T_6_21.lc_trk_g3_2
 (28 13)  (316 349)  (316 349)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 349)  (318 349)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (48 13)  (336 349)  (336 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (297 350)  (297 350)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_h_l_47
 (10 14)  (298 350)  (298 350)  routing T_6_21.sp4_h_r_7 <X> T_6_21.sp4_h_l_47
 (13 14)  (301 350)  (301 350)  routing T_6_21.sp4_v_b_11 <X> T_6_21.sp4_v_t_46
 (14 14)  (302 350)  (302 350)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (15 14)  (303 350)  (303 350)  routing T_6_21.tnr_op_5 <X> T_6_21.lc_trk_g3_5
 (17 14)  (305 350)  (305 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 350)  (319 350)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 350)  (322 350)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 350)  (323 350)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_7
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (37 14)  (325 350)  (325 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (4 15)  (292 351)  (292 351)  routing T_6_21.sp4_v_b_4 <X> T_6_21.sp4_h_l_44
 (14 15)  (302 351)  (302 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (15 15)  (303 351)  (303 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (16 15)  (304 351)  (304 351)  routing T_6_21.sp4_h_r_44 <X> T_6_21.lc_trk_g3_4
 (17 15)  (305 351)  (305 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (314 351)  (314 351)  routing T_6_21.lc_trk_g0_3 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 351)  (318 351)  routing T_6_21.lc_trk_g0_2 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 351)  (319 351)  routing T_6_21.lc_trk_g1_7 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 351)  (320 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (322 351)  (322 351)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_7
 (35 15)  (323 351)  (323 351)  routing T_6_21.lc_trk_g1_6 <X> T_6_21.input_2_7
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (38 15)  (326 351)  (326 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (41 15)  (329 351)  (329 351)  LC_7 Logic Functioning bit
 (48 15)  (336 351)  (336 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (339 351)  (339 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_21

 (15 0)  (357 336)  (357 336)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g0_1
 (16 0)  (358 336)  (358 336)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g0_1
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (25 0)  (367 336)  (367 336)  routing T_7_21.sp4_h_l_7 <X> T_7_21.lc_trk_g0_2
 (27 0)  (369 336)  (369 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 336)  (370 336)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 336)  (371 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 336)  (373 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 336)  (374 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 336)  (376 336)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 336)  (377 336)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_0
 (36 0)  (378 336)  (378 336)  LC_0 Logic Functioning bit
 (38 0)  (380 336)  (380 336)  LC_0 Logic Functioning bit
 (41 0)  (383 336)  (383 336)  LC_0 Logic Functioning bit
 (42 0)  (384 336)  (384 336)  LC_0 Logic Functioning bit
 (43 0)  (385 336)  (385 336)  LC_0 Logic Functioning bit
 (45 0)  (387 336)  (387 336)  LC_0 Logic Functioning bit
 (5 1)  (347 337)  (347 337)  routing T_7_21.sp4_h_r_0 <X> T_7_21.sp4_v_b_0
 (18 1)  (360 337)  (360 337)  routing T_7_21.sp4_h_r_1 <X> T_7_21.lc_trk_g0_1
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_h_l_7 <X> T_7_21.lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.sp4_h_l_7 <X> T_7_21.lc_trk_g0_2
 (25 1)  (367 337)  (367 337)  routing T_7_21.sp4_h_l_7 <X> T_7_21.lc_trk_g0_2
 (28 1)  (370 337)  (370 337)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 337)  (371 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 337)  (373 337)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 337)  (374 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 337)  (377 337)  routing T_7_21.lc_trk_g0_6 <X> T_7_21.input_2_0
 (36 1)  (378 337)  (378 337)  LC_0 Logic Functioning bit
 (38 1)  (380 337)  (380 337)  LC_0 Logic Functioning bit
 (43 1)  (385 337)  (385 337)  LC_0 Logic Functioning bit
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (345 338)  (345 338)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23
 (8 2)  (350 338)  (350 338)  routing T_7_21.sp4_v_t_36 <X> T_7_21.sp4_h_l_36
 (9 2)  (351 338)  (351 338)  routing T_7_21.sp4_v_t_36 <X> T_7_21.sp4_h_l_36
 (26 2)  (368 338)  (368 338)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (377 338)  (377 338)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.input_2_1
 (36 2)  (378 338)  (378 338)  LC_1 Logic Functioning bit
 (37 2)  (379 338)  (379 338)  LC_1 Logic Functioning bit
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (42 2)  (384 338)  (384 338)  LC_1 Logic Functioning bit
 (45 2)  (387 338)  (387 338)  LC_1 Logic Functioning bit
 (46 2)  (388 338)  (388 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 339)  (342 339)  routing T_7_21.glb_netwk_3 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (3 3)  (345 339)  (345 339)  routing T_7_21.sp12_h_r_0 <X> T_7_21.sp12_h_l_23
 (4 3)  (346 339)  (346 339)  routing T_7_21.sp4_v_b_7 <X> T_7_21.sp4_h_l_37
 (8 3)  (350 339)  (350 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_36
 (9 3)  (351 339)  (351 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_36
 (10 3)  (352 339)  (352 339)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_36
 (14 3)  (356 339)  (356 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (15 3)  (357 339)  (357 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (16 3)  (358 339)  (358 339)  routing T_7_21.sp4_h_r_4 <X> T_7_21.lc_trk_g0_4
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (364 339)  (364 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 339)  (365 339)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g0_6
 (24 3)  (366 339)  (366 339)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g0_6
 (25 3)  (367 339)  (367 339)  routing T_7_21.sp4_h_r_6 <X> T_7_21.lc_trk_g0_6
 (26 3)  (368 339)  (368 339)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 339)  (369 339)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 339)  (373 339)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (375 339)  (375 339)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.input_2_1
 (36 3)  (378 339)  (378 339)  LC_1 Logic Functioning bit
 (37 3)  (379 339)  (379 339)  LC_1 Logic Functioning bit
 (38 3)  (380 339)  (380 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (21 4)  (363 340)  (363 340)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g1_3
 (22 4)  (364 340)  (364 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (368 340)  (368 340)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 340)  (378 340)  LC_2 Logic Functioning bit
 (37 4)  (379 340)  (379 340)  LC_2 Logic Functioning bit
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (39 4)  (381 340)  (381 340)  LC_2 Logic Functioning bit
 (46 4)  (388 340)  (388 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (346 341)  (346 341)  routing T_7_21.sp4_h_l_42 <X> T_7_21.sp4_h_r_3
 (6 5)  (348 341)  (348 341)  routing T_7_21.sp4_h_l_42 <X> T_7_21.sp4_h_r_3
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (41 5)  (383 341)  (383 341)  LC_2 Logic Functioning bit
 (42 5)  (384 341)  (384 341)  LC_2 Logic Functioning bit
 (43 5)  (385 341)  (385 341)  LC_2 Logic Functioning bit
 (47 5)  (389 341)  (389 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (347 342)  (347 342)  routing T_7_21.sp4_v_t_44 <X> T_7_21.sp4_h_l_38
 (9 6)  (351 342)  (351 342)  routing T_7_21.sp4_v_b_4 <X> T_7_21.sp4_h_l_41
 (12 6)  (354 342)  (354 342)  routing T_7_21.sp4_v_b_5 <X> T_7_21.sp4_h_l_40
 (13 6)  (355 342)  (355 342)  routing T_7_21.sp4_v_b_5 <X> T_7_21.sp4_v_t_40
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (367 342)  (367 342)  routing T_7_21.sp4_h_l_11 <X> T_7_21.lc_trk_g1_6
 (26 6)  (368 342)  (368 342)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (37 6)  (379 342)  (379 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (45 6)  (387 342)  (387 342)  LC_3 Logic Functioning bit
 (4 7)  (346 343)  (346 343)  routing T_7_21.sp4_v_t_44 <X> T_7_21.sp4_h_l_38
 (6 7)  (348 343)  (348 343)  routing T_7_21.sp4_v_t_44 <X> T_7_21.sp4_h_l_38
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp4_h_l_11 <X> T_7_21.lc_trk_g1_6
 (24 7)  (366 343)  (366 343)  routing T_7_21.sp4_h_l_11 <X> T_7_21.lc_trk_g1_6
 (25 7)  (367 343)  (367 343)  routing T_7_21.sp4_h_l_11 <X> T_7_21.lc_trk_g1_6
 (26 7)  (368 343)  (368 343)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 343)  (369 343)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 343)  (374 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (375 343)  (375 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_3
 (34 7)  (376 343)  (376 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_3
 (35 7)  (377 343)  (377 343)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.input_2_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (37 7)  (379 343)  (379 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (39 7)  (381 343)  (381 343)  LC_3 Logic Functioning bit
 (47 7)  (389 343)  (389 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (52 7)  (394 343)  (394 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (356 344)  (356 344)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g2_0
 (26 8)  (368 344)  (368 344)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 344)  (370 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 344)  (372 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 344)  (378 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (41 8)  (383 344)  (383 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (45 8)  (387 344)  (387 344)  LC_4 Logic Functioning bit
 (51 8)  (393 344)  (393 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (356 345)  (356 345)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g2_0
 (16 9)  (358 345)  (358 345)  routing T_7_21.sp4_v_t_21 <X> T_7_21.lc_trk_g2_0
 (17 9)  (359 345)  (359 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 345)  (373 345)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (375 345)  (375 345)  routing T_7_21.lc_trk_g2_0 <X> T_7_21.input_2_4
 (37 9)  (379 345)  (379 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (41 9)  (383 345)  (383 345)  LC_4 Logic Functioning bit
 (42 9)  (384 345)  (384 345)  LC_4 Logic Functioning bit
 (47 9)  (389 345)  (389 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (390 345)  (390 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (393 345)  (393 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (356 346)  (356 346)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g2_4
 (16 10)  (358 346)  (358 346)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g2_5
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 346)  (360 346)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g2_5
 (21 10)  (363 346)  (363 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (24 10)  (366 346)  (366 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (27 10)  (369 346)  (369 346)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 346)  (375 346)  routing T_7_21.lc_trk_g2_4 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (11 11)  (353 347)  (353 347)  routing T_7_21.sp4_h_r_8 <X> T_7_21.sp4_h_l_45
 (17 11)  (359 347)  (359 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (360 347)  (360 347)  routing T_7_21.sp4_v_b_37 <X> T_7_21.lc_trk_g2_5
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (30 11)  (372 347)  (372 347)  routing T_7_21.lc_trk_g1_3 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (379 347)  (379 347)  LC_5 Logic Functioning bit
 (39 11)  (381 347)  (381 347)  LC_5 Logic Functioning bit
 (41 11)  (383 347)  (383 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (11 12)  (353 348)  (353 348)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_v_b_11
 (13 12)  (355 348)  (355 348)  routing T_7_21.sp4_v_t_38 <X> T_7_21.sp4_v_b_11
 (14 12)  (356 348)  (356 348)  routing T_7_21.wire_logic_cluster/lc_0/out <X> T_7_21.lc_trk_g3_0
 (15 12)  (357 348)  (357 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (16 12)  (358 348)  (358 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 348)  (360 348)  routing T_7_21.sp4_h_r_33 <X> T_7_21.lc_trk_g3_1
 (26 12)  (368 348)  (368 348)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 348)  (370 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 348)  (372 348)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 348)  (375 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 348)  (376 348)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (39 12)  (381 348)  (381 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (47 12)  (389 348)  (389 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (392 348)  (392 348)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 349)  (372 349)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 349)  (378 349)  LC_6 Logic Functioning bit
 (37 13)  (379 349)  (379 349)  LC_6 Logic Functioning bit
 (40 13)  (382 349)  (382 349)  LC_6 Logic Functioning bit
 (41 13)  (383 349)  (383 349)  LC_6 Logic Functioning bit
 (12 14)  (354 350)  (354 350)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_h_l_46
 (14 14)  (356 350)  (356 350)  routing T_7_21.sp4_v_b_36 <X> T_7_21.lc_trk_g3_4
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (368 350)  (368 350)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 350)  (369 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 350)  (370 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 350)  (371 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 350)  (372 350)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 350)  (374 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 350)  (375 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 350)  (376 350)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (380 350)  (380 350)  LC_7 Logic Functioning bit
 (39 14)  (381 350)  (381 350)  LC_7 Logic Functioning bit
 (42 14)  (384 350)  (384 350)  LC_7 Logic Functioning bit
 (43 14)  (385 350)  (385 350)  LC_7 Logic Functioning bit
 (48 14)  (390 350)  (390 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (392 350)  (392 350)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 350)  (393 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (353 351)  (353 351)  routing T_7_21.sp4_v_t_46 <X> T_7_21.sp4_h_l_46
 (14 15)  (356 351)  (356 351)  routing T_7_21.sp4_v_b_36 <X> T_7_21.lc_trk_g3_4
 (16 15)  (358 351)  (358 351)  routing T_7_21.sp4_v_b_36 <X> T_7_21.lc_trk_g3_4
 (17 15)  (359 351)  (359 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 351)  (367 351)  routing T_7_21.sp4_r_v_b_46 <X> T_7_21.lc_trk_g3_6
 (27 15)  (369 351)  (369 351)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 351)  (370 351)  routing T_7_21.lc_trk_g3_4 <X> T_7_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 351)  (371 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (378 351)  (378 351)  LC_7 Logic Functioning bit
 (37 15)  (379 351)  (379 351)  LC_7 Logic Functioning bit
 (40 15)  (382 351)  (382 351)  LC_7 Logic Functioning bit
 (41 15)  (383 351)  (383 351)  LC_7 Logic Functioning bit


RAM_Tile_8_21

 (9 0)  (405 336)  (405 336)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_1
 (10 0)  (406 336)  (406 336)  routing T_8_21.sp4_h_l_47 <X> T_8_21.sp4_h_r_1
 (19 7)  (415 343)  (415 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_b_13 sp4_v_t_7
 (11 8)  (407 344)  (407 344)  routing T_8_21.sp4_h_r_3 <X> T_8_21.sp4_v_b_8
 (8 11)  (404 347)  (404 347)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_42
 (10 11)  (406 347)  (406 347)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_42
 (12 14)  (408 350)  (408 350)  routing T_8_21.sp4_v_b_11 <X> T_8_21.sp4_h_l_46


LogicTile_9_21

 (12 0)  (450 336)  (450 336)  routing T_9_21.sp4_h_l_46 <X> T_9_21.sp4_h_r_2
 (15 0)  (453 336)  (453 336)  routing T_9_21.bot_op_1 <X> T_9_21.lc_trk_g0_1
 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_v_b_19 <X> T_9_21.lc_trk_g0_3
 (25 0)  (463 336)  (463 336)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g0_2
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 336)  (468 336)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 336)  (473 336)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.input_2_0
 (38 0)  (476 336)  (476 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (42 0)  (480 336)  (480 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (13 1)  (451 337)  (451 337)  routing T_9_21.sp4_h_l_46 <X> T_9_21.sp4_h_r_2
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 337)  (469 337)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.input_2_0
 (35 1)  (473 337)  (473 337)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (40 1)  (478 337)  (478 337)  LC_0 Logic Functioning bit
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 338)  (446 338)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_36
 (9 2)  (447 338)  (447 338)  routing T_9_21.sp4_v_t_36 <X> T_9_21.sp4_h_l_36
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 338)  (461 338)  routing T_9_21.sp4_v_b_23 <X> T_9_21.lc_trk_g0_7
 (24 2)  (462 338)  (462 338)  routing T_9_21.sp4_v_b_23 <X> T_9_21.lc_trk_g0_7
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 338)  (473 338)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_1
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (47 2)  (485 338)  (485 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (486 338)  (486 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (491 338)  (491 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (18 3)  (456 339)  (456 339)  routing T_9_21.sp4_r_v_b_29 <X> T_9_21.lc_trk_g0_5
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 339)  (461 339)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g0_6
 (24 3)  (462 339)  (462 339)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g0_6
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 339)  (471 339)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_1
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (8 4)  (446 340)  (446 340)  routing T_9_21.sp4_h_l_41 <X> T_9_21.sp4_h_r_4
 (12 4)  (450 340)  (450 340)  routing T_9_21.sp4_h_l_39 <X> T_9_21.sp4_h_r_5
 (25 4)  (463 340)  (463 340)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g1_2
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (51 4)  (489 340)  (489 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (13 5)  (451 341)  (451 341)  routing T_9_21.sp4_h_l_39 <X> T_9_21.sp4_h_r_5
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 341)  (461 341)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g1_2
 (24 5)  (462 341)  (462 341)  routing T_9_21.sp4_h_r_10 <X> T_9_21.lc_trk_g1_2
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (39 5)  (477 341)  (477 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (47 5)  (485 341)  (485 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (452 342)  (452 342)  routing T_9_21.sp4_v_b_4 <X> T_9_21.lc_trk_g1_4
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 342)  (459 342)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g1_7
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (6 7)  (444 343)  (444 343)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_h_l_38
 (16 7)  (454 343)  (454 343)  routing T_9_21.sp4_v_b_4 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (456 343)  (456 343)  routing T_9_21.sp4_r_v_b_29 <X> T_9_21.lc_trk_g1_5
 (21 7)  (459 343)  (459 343)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g1_7
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp12_h_r_14 <X> T_9_21.lc_trk_g1_6
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g3_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 343)  (478 343)  LC_3 Logic Functioning bit
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (42 7)  (480 343)  (480 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (2 8)  (440 344)  (440 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (444 344)  (444 344)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_b_6
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 344)  (475 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (11 9)  (449 345)  (449 345)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_h_r_8
 (13 9)  (451 345)  (451 345)  routing T_9_21.sp4_h_l_37 <X> T_9_21.sp4_h_r_8
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (43 9)  (481 345)  (481 345)  LC_4 Logic Functioning bit
 (48 9)  (486 345)  (486 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (446 346)  (446 346)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_h_l_42
 (10 10)  (448 346)  (448 346)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_h_l_42
 (14 10)  (452 346)  (452 346)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 346)  (456 346)  routing T_9_21.wire_logic_cluster/lc_5/out <X> T_9_21.lc_trk_g2_5
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 346)  (464 346)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (41 10)  (479 346)  (479 346)  LC_5 Logic Functioning bit
 (42 10)  (480 346)  (480 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (45 10)  (483 346)  (483 346)  LC_5 Logic Functioning bit
 (51 10)  (489 346)  (489 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (491 346)  (491 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (15 11)  (453 347)  (453 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_h_r_44 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (459 347)  (459 347)  routing T_9_21.sp4_r_v_b_39 <X> T_9_21.lc_trk_g2_7
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 347)  (463 347)  routing T_9_21.sp4_r_v_b_38 <X> T_9_21.lc_trk_g2_6
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 347)  (469 347)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 347)  (470 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (21 12)  (459 348)  (459 348)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (22 12)  (460 348)  (460 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 348)  (461 348)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 348)  (468 348)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 348)  (472 348)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 348)  (473 348)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (46 12)  (484 348)  (484 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (486 348)  (486 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (8 13)  (446 349)  (446 349)  routing T_9_21.sp4_h_l_41 <X> T_9_21.sp4_v_b_10
 (9 13)  (447 349)  (447 349)  routing T_9_21.sp4_h_l_41 <X> T_9_21.sp4_v_b_10
 (10 13)  (448 349)  (448 349)  routing T_9_21.sp4_h_l_41 <X> T_9_21.sp4_v_b_10
 (21 13)  (459 349)  (459 349)  routing T_9_21.sp4_v_t_22 <X> T_9_21.lc_trk_g3_3
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 349)  (468 349)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 349)  (470 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 349)  (471 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (35 13)  (473 349)  (473 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.input_2_6
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (5 14)  (443 350)  (443 350)  routing T_9_21.sp4_v_b_9 <X> T_9_21.sp4_h_l_44
 (8 14)  (446 350)  (446 350)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_h_l_47
 (25 14)  (463 350)  (463 350)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g3_6
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_21

 (8 0)  (500 336)  (500 336)  routing T_10_21.sp4_h_l_36 <X> T_10_21.sp4_h_r_1
 (11 0)  (503 336)  (503 336)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_v_b_2
 (13 0)  (505 336)  (505 336)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_v_b_2
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 336)  (510 336)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g0_1
 (25 0)  (517 336)  (517 336)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g0_2
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 336)  (527 336)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_0
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (47 0)  (539 336)  (539 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (500 337)  (500 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (9 1)  (501 337)  (501 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (10 1)  (502 337)  (502 337)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_v_b_1
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (41 1)  (533 337)  (533 337)  LC_0 Logic Functioning bit
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 338)  (504 338)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_h_l_39
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 338)  (510 338)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 338)  (515 338)  routing T_10_21.sp4_h_r_7 <X> T_10_21.lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.sp4_h_r_7 <X> T_10_21.lc_trk_g0_7
 (25 2)  (517 338)  (517 338)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g0_6
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 338)  (526 338)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (51 2)  (543 338)  (543 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (545 338)  (545 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 339)  (492 339)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (11 3)  (503 339)  (503 339)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_h_l_39
 (15 3)  (507 339)  (507 339)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g0_4
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (510 339)  (510 339)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (21 3)  (513 339)  (513 339)  routing T_10_21.sp4_h_r_7 <X> T_10_21.lc_trk_g0_7
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 339)  (516 339)  routing T_10_21.lft_op_6 <X> T_10_21.lc_trk_g0_6
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 339)  (523 339)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (526 339)  (526 339)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.input_2_1
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (41 3)  (533 339)  (533 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (13 4)  (505 340)  (505 340)  routing T_10_21.sp4_h_l_40 <X> T_10_21.sp4_v_b_5
 (16 4)  (508 340)  (508 340)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 340)  (510 340)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 340)  (515 340)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (25 4)  (517 340)  (517 340)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g1_2
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 340)  (527 340)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (52 4)  (544 340)  (544 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_l_40 <X> T_10_21.sp4_v_b_5
 (18 5)  (510 341)  (510 341)  routing T_10_21.sp4_v_b_9 <X> T_10_21.lc_trk_g1_1
 (21 5)  (513 341)  (513 341)  routing T_10_21.sp4_h_r_3 <X> T_10_21.lc_trk_g1_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (515 341)  (515 341)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g1_2
 (25 5)  (517 341)  (517 341)  routing T_10_21.sp4_v_b_10 <X> T_10_21.lc_trk_g1_2
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (47 5)  (539 341)  (539 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (497 342)  (497 342)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_h_l_38
 (14 6)  (506 342)  (506 342)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g1_4
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g1_5
 (21 6)  (513 342)  (513 342)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (48 6)  (540 342)  (540 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (496 343)  (496 343)  routing T_10_21.sp4_h_r_0 <X> T_10_21.sp4_h_l_38
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (515 343)  (515 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (25 7)  (517 343)  (517 343)  routing T_10_21.sp4_h_r_6 <X> T_10_21.lc_trk_g1_6
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (8 8)  (500 344)  (500 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (10 8)  (502 344)  (502 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (25 8)  (517 344)  (517 344)  routing T_10_21.sp4_v_b_26 <X> T_10_21.lc_trk_g2_2
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 344)  (527 344)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.input_2_4
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (46 8)  (538 344)  (538 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (540 344)  (540 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp4_v_b_26 <X> T_10_21.lc_trk_g2_2
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (52 9)  (544 345)  (544 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (504 346)  (504 346)  routing T_10_21.sp4_v_b_8 <X> T_10_21.sp4_h_l_45
 (13 10)  (505 346)  (505 346)  routing T_10_21.sp4_v_b_8 <X> T_10_21.sp4_v_t_45
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 346)  (510 346)  routing T_10_21.wire_logic_cluster/lc_5/out <X> T_10_21.lc_trk_g2_5
 (25 10)  (517 346)  (517 346)  routing T_10_21.sp4_v_b_30 <X> T_10_21.lc_trk_g2_6
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 346)  (527 346)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (51 10)  (543 346)  (543 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (544 346)  (544 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (501 347)  (501 347)  routing T_10_21.sp4_v_b_7 <X> T_10_21.sp4_v_t_42
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_v_b_30 <X> T_10_21.lc_trk_g2_6
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 347)  (525 347)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.input_2_5
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (52 11)  (544 347)  (544 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (6 12)  (498 348)  (498 348)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_b_9
 (8 12)  (500 348)  (500 348)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_h_r_10
 (9 12)  (501 348)  (501 348)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_h_r_10
 (11 12)  (503 348)  (503 348)  routing T_10_21.sp4_v_t_38 <X> T_10_21.sp4_v_b_11
 (13 12)  (505 348)  (505 348)  routing T_10_21.sp4_v_t_38 <X> T_10_21.sp4_v_b_11
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (4 13)  (496 349)  (496 349)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_r_9
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (51 13)  (543 349)  (543 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (544 349)  (544 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (517 350)  (517 350)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g3_6
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 350)  (527 350)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.input_2_7
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (51 14)  (543 350)  (543 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (497 351)  (497 351)  routing T_10_21.sp4_h_l_44 <X> T_10_21.sp4_v_t_44
 (8 15)  (500 351)  (500 351)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_t_47
 (9 15)  (501 351)  (501 351)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_t_47
 (10 15)  (502 351)  (502 351)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_t_47
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 351)  (526 351)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.input_2_7
 (35 15)  (527 351)  (527 351)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.input_2_7
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (37 15)  (529 351)  (529 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (46 15)  (538 351)  (538 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_21

 (10 0)  (556 336)  (556 336)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_h_r_1
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (41 0)  (587 336)  (587 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (47 0)  (593 336)  (593 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (594 336)  (594 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (43 1)  (589 337)  (589 337)  LC_0 Logic Functioning bit
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (562 338)  (562 338)  routing T_11_21.sp12_h_r_13 <X> T_11_21.lc_trk_g0_5
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (567 338)  (567 338)  routing T_11_21.sp4_v_b_7 <X> T_11_21.lc_trk_g0_7
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp4_v_b_7 <X> T_11_21.lc_trk_g0_7
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (6 3)  (552 339)  (552 339)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_h_l_37
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g0_6
 (25 3)  (571 339)  (571 339)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g0_6
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 339)  (578 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 339)  (579 339)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.input_2_1
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (47 3)  (593 339)  (593 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (597 339)  (597 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (550 340)  (550 340)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (21 4)  (567 340)  (567 340)  routing T_11_21.wire_logic_cluster/lc_3/out <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 340)  (571 340)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.input_2_2
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (5 5)  (551 341)  (551 341)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_3
 (8 5)  (554 341)  (554 341)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_v_b_4
 (10 5)  (556 341)  (556 341)  routing T_11_21.sp4_v_t_36 <X> T_11_21.sp4_v_b_4
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 341)  (569 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 341)  (581 341)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (48 5)  (594 341)  (594 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (557 342)  (557 342)  routing T_11_21.sp4_h_l_37 <X> T_11_21.sp4_v_t_40
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g1_5
 (21 6)  (567 342)  (567 342)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g1_7
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 342)  (569 342)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g1_7
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 342)  (581 342)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.input_2_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (45 6)  (591 342)  (591 342)  LC_3 Logic Functioning bit
 (51 6)  (597 342)  (597 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (567 343)  (567 343)  routing T_11_21.sp4_h_l_10 <X> T_11_21.lc_trk_g1_7
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 343)  (581 343)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.input_2_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (47 7)  (593 343)  (593 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g2_1
 (5 10)  (551 346)  (551 346)  routing T_11_21.sp4_v_t_37 <X> T_11_21.sp4_h_l_43
 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_h_l_42
 (9 10)  (555 346)  (555 346)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_h_l_42
 (12 10)  (558 346)  (558 346)  routing T_11_21.sp4_v_b_8 <X> T_11_21.sp4_h_l_45
 (15 10)  (561 346)  (561 346)  routing T_11_21.sp4_v_t_32 <X> T_11_21.lc_trk_g2_5
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_v_t_32 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (573 346)  (573 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 346)  (576 346)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 346)  (581 346)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (42 10)  (588 346)  (588 346)  LC_5 Logic Functioning bit
 (45 10)  (591 346)  (591 346)  LC_5 Logic Functioning bit
 (47 10)  (593 346)  (593 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (598 346)  (598 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (550 347)  (550 347)  routing T_11_21.sp4_v_t_37 <X> T_11_21.sp4_h_l_43
 (6 11)  (552 347)  (552 347)  routing T_11_21.sp4_v_t_37 <X> T_11_21.sp4_h_l_43
 (15 11)  (561 347)  (561 347)  routing T_11_21.sp4_v_t_33 <X> T_11_21.lc_trk_g2_4
 (16 11)  (562 347)  (562 347)  routing T_11_21.sp4_v_t_33 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (569 347)  (569 347)  routing T_11_21.sp12_v_b_14 <X> T_11_21.lc_trk_g2_6
 (26 11)  (572 347)  (572 347)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 347)  (573 347)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 347)  (578 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 347)  (579 347)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.input_2_5
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (2 12)  (548 348)  (548 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (560 348)  (560 348)  routing T_11_21.rgt_op_0 <X> T_11_21.lc_trk_g3_0
 (19 12)  (565 348)  (565 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (25 12)  (571 348)  (571 348)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g3_2
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_6
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (15 13)  (561 349)  (561 349)  routing T_11_21.rgt_op_0 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (572 349)  (572 349)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 349)  (573 349)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (51 13)  (597 349)  (597 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (550 350)  (550 350)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_v_t_44
 (6 14)  (552 350)  (552 350)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_v_t_44
 (25 14)  (571 350)  (571 350)  routing T_11_21.wire_logic_cluster/lc_6/out <X> T_11_21.lc_trk_g3_6
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 350)  (576 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (48 14)  (594 350)  (594 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 351)  (574 351)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 351)  (586 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit
 (51 15)  (597 351)  (597 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_21

 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_0
 (14 0)  (614 336)  (614 336)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g0_0
 (15 0)  (615 336)  (615 336)  routing T_12_21.lft_op_1 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.lft_op_1 <X> T_12_21.lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.lft_op_3 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.lft_op_3 <X> T_12_21.lc_trk_g0_3
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 336)  (631 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (5 1)  (605 337)  (605 337)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_v_b_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 337)  (627 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.input_2_0
 (35 1)  (635 337)  (635 337)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (48 1)  (648 337)  (648 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 337)  (651 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (652 337)  (652 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_v_b_4 <X> T_12_21.lc_trk_g0_4
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_3 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_v_b_4 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (4 4)  (604 340)  (604 340)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_v_b_3
 (6 4)  (606 340)  (606 340)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_v_b_3
 (14 4)  (614 340)  (614 340)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (5 5)  (605 341)  (605 341)  routing T_12_21.sp4_h_l_44 <X> T_12_21.sp4_v_b_3
 (14 5)  (614 341)  (614 341)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 341)  (633 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.input_2_2
 (34 5)  (634 341)  (634 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.input_2_2
 (35 5)  (635 341)  (635 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.input_2_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (25 6)  (625 342)  (625 342)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (35 6)  (635 342)  (635 342)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.input_2_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (37 6)  (637 342)  (637 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (46 6)  (646 342)  (646 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (25 7)  (625 343)  (625 343)  routing T_12_21.sp4_h_l_11 <X> T_12_21.lc_trk_g1_6
 (28 7)  (628 343)  (628 343)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 343)  (632 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 343)  (634 343)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.input_2_3
 (35 7)  (635 343)  (635 343)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.input_2_3
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (16 8)  (616 344)  (616 344)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 344)  (618 344)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (21 8)  (621 344)  (621 344)  routing T_12_21.bnl_op_3 <X> T_12_21.lc_trk_g2_3
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (625 344)  (625 344)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (13 9)  (613 345)  (613 345)  routing T_12_21.sp4_v_t_38 <X> T_12_21.sp4_h_r_8
 (18 9)  (618 345)  (618 345)  routing T_12_21.sp4_v_b_33 <X> T_12_21.lc_trk_g2_1
 (21 9)  (621 345)  (621 345)  routing T_12_21.bnl_op_3 <X> T_12_21.lc_trk_g2_3
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 345)  (623 345)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (24 9)  (624 345)  (624 345)  routing T_12_21.sp4_h_r_34 <X> T_12_21.lc_trk_g2_2
 (6 10)  (606 346)  (606 346)  routing T_12_21.sp4_h_l_36 <X> T_12_21.sp4_v_t_43
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 346)  (624 346)  routing T_12_21.tnl_op_7 <X> T_12_21.lc_trk_g2_7
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 346)  (635 346)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.input_2_5
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (21 11)  (621 347)  (621 347)  routing T_12_21.tnl_op_7 <X> T_12_21.lc_trk_g2_7
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (48 11)  (648 347)  (648 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (614 348)  (614 348)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g3_0
 (15 12)  (615 348)  (615 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (25 12)  (625 348)  (625 348)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g3_2
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp4_h_r_27 <X> T_12_21.lc_trk_g3_3
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (15 14)  (615 350)  (615 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (21 14)  (621 350)  (621 350)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 350)  (623 350)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g3_7
 (24 14)  (624 350)  (624 350)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g3_7
 (25 14)  (625 350)  (625 350)  routing T_12_21.sp4_h_r_38 <X> T_12_21.lc_trk_g3_6
 (26 14)  (626 350)  (626 350)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (42 14)  (642 350)  (642 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (50 14)  (650 350)  (650 350)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (618 351)  (618 351)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_h_r_38 <X> T_12_21.lc_trk_g3_6
 (24 15)  (624 351)  (624 351)  routing T_12_21.sp4_h_r_38 <X> T_12_21.lc_trk_g3_6
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 351)  (628 351)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (40 15)  (640 351)  (640 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (52 15)  (652 351)  (652 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_13_21

 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.bot_op_3 <X> T_13_21.lc_trk_g0_3
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 336)  (687 336)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 336)  (690 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (31 1)  (685 337)  (685 337)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (53 1)  (707 337)  (707 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (663 338)  (663 338)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_h_l_36
 (10 2)  (664 338)  (664 338)  routing T_13_21.sp4_h_r_10 <X> T_13_21.sp4_h_l_36
 (15 2)  (669 338)  (669 338)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g0_5
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g0_5
 (0 3)  (654 339)  (654 339)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (14 3)  (668 339)  (668 339)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g0_4
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_h_r_4 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (672 339)  (672 339)  routing T_13_21.sp4_h_r_21 <X> T_13_21.lc_trk_g0_5
 (8 4)  (662 340)  (662 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_r_4
 (9 4)  (663 340)  (663 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_r_4
 (10 4)  (664 340)  (664 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.sp4_h_r_4
 (13 4)  (667 340)  (667 340)  routing T_13_21.sp4_h_l_40 <X> T_13_21.sp4_v_b_5
 (25 4)  (679 340)  (679 340)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 340)  (688 340)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (41 4)  (695 340)  (695 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (8 5)  (662 341)  (662 341)  routing T_13_21.sp4_h_l_41 <X> T_13_21.sp4_v_b_4
 (9 5)  (663 341)  (663 341)  routing T_13_21.sp4_h_l_41 <X> T_13_21.sp4_v_b_4
 (12 5)  (666 341)  (666 341)  routing T_13_21.sp4_h_l_40 <X> T_13_21.sp4_v_b_5
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (25 5)  (679 341)  (679 341)  routing T_13_21.sp4_v_b_10 <X> T_13_21.lc_trk_g1_2
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 341)  (685 341)  routing T_13_21.lc_trk_g3_6 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (41 5)  (695 341)  (695 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (14 6)  (668 342)  (668 342)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g1_4
 (21 6)  (675 342)  (675 342)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g1_7
 (22 6)  (676 342)  (676 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 342)  (679 342)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g1_6
 (8 7)  (662 343)  (662 343)  routing T_13_21.sp4_h_r_4 <X> T_13_21.sp4_v_t_41
 (9 7)  (663 343)  (663 343)  routing T_13_21.sp4_h_r_4 <X> T_13_21.sp4_v_t_41
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (12 8)  (666 344)  (666 344)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_r_8
 (15 8)  (669 344)  (669 344)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g2_1
 (16 8)  (670 344)  (670 344)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g2_1
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (679 344)  (679 344)  routing T_13_21.bnl_op_2 <X> T_13_21.lc_trk_g2_2
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 344)  (682 344)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (41 8)  (695 344)  (695 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (46 8)  (700 344)  (700 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (662 345)  (662 345)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_v_b_7
 (10 9)  (664 345)  (664 345)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_v_b_7
 (11 9)  (665 345)  (665 345)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_r_8
 (18 9)  (672 345)  (672 345)  routing T_13_21.sp4_h_r_25 <X> T_13_21.lc_trk_g2_1
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 345)  (679 345)  routing T_13_21.bnl_op_2 <X> T_13_21.lc_trk_g2_2
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g2_5
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 346)  (682 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 346)  (684 346)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 346)  (689 346)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_5
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (39 10)  (693 346)  (693 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (15 11)  (669 347)  (669 347)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_h_r_36 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_r_v_b_39 <X> T_13_21.lc_trk_g2_7
 (26 11)  (680 347)  (680 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 347)  (681 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 347)  (682 347)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 347)  (683 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 347)  (686 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 347)  (687 347)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_5
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (42 11)  (696 347)  (696 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (46 11)  (700 347)  (700 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (706 347)  (706 347)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (25 12)  (679 348)  (679 348)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g3_2
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (48 12)  (702 348)  (702 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (669 349)  (669 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (16 13)  (670 349)  (670 349)  routing T_13_21.sp4_v_t_29 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 349)  (677 349)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g3_2
 (24 13)  (678 349)  (678 349)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g3_2
 (25 13)  (679 349)  (679 349)  routing T_13_21.sp4_h_r_42 <X> T_13_21.lc_trk_g3_2
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 349)  (684 349)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (41 13)  (695 349)  (695 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (12 14)  (666 350)  (666 350)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_h_l_46
 (21 14)  (675 350)  (675 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 350)  (677 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (24 14)  (678 350)  (678 350)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (25 14)  (679 350)  (679 350)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g3_6
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (39 14)  (693 350)  (693 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (53 14)  (707 350)  (707 350)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (13 15)  (667 351)  (667 351)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_h_l_46
 (21 15)  (675 351)  (675 351)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g3_7
 (22 15)  (676 351)  (676 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 351)  (677 351)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g3_6
 (24 15)  (678 351)  (678 351)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g3_6
 (25 15)  (679 351)  (679 351)  routing T_13_21.sp4_h_r_46 <X> T_13_21.lc_trk_g3_6
 (26 15)  (680 351)  (680 351)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g1_7 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (38 15)  (692 351)  (692 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (729 338)  (729 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.lft_op_7 <X> T_14_21.lc_trk_g0_7
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (15 4)  (723 340)  (723 340)  routing T_14_21.sp4_h_l_4 <X> T_14_21.lc_trk_g1_1
 (16 4)  (724 340)  (724 340)  routing T_14_21.sp4_h_l_4 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.sp4_h_l_4 <X> T_14_21.lc_trk_g1_1
 (4 5)  (712 341)  (712 341)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_3
 (6 5)  (714 341)  (714 341)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_3
 (18 5)  (726 341)  (726 341)  routing T_14_21.sp4_h_l_4 <X> T_14_21.lc_trk_g1_1
 (9 6)  (717 342)  (717 342)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_l_41
 (14 6)  (722 342)  (722 342)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g1_4
 (6 7)  (714 343)  (714 343)  routing T_14_21.sp4_h_r_3 <X> T_14_21.sp4_h_l_38
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (51 8)  (759 344)  (759 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (716 345)  (716 345)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_v_b_7
 (9 9)  (717 345)  (717 345)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_v_b_7
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (5 10)  (713 346)  (713 346)  routing T_14_21.sp4_v_t_37 <X> T_14_21.sp4_h_l_43
 (4 11)  (712 347)  (712 347)  routing T_14_21.sp4_v_t_37 <X> T_14_21.sp4_h_l_43
 (6 11)  (714 347)  (714 347)  routing T_14_21.sp4_v_t_37 <X> T_14_21.sp4_h_l_43


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_v_b_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 340)  (780 340)  routing T_15_21.sp4_v_b_1 <X> T_15_21.lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (51 7)  (813 343)  (813 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g3_4
 (15 15)  (777 351)  (777 351)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp4_h_l_17 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


LogicTile_1_20

 (22 0)  (40 320)  (40 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (44 320)  (44 320)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 320)  (45 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 320)  (46 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 320)  (47 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 320)  (48 320)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 320)  (50 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (53 320)  (53 320)  routing T_1_20.lc_trk_g0_4 <X> T_1_20.input_2_0
 (36 0)  (54 320)  (54 320)  LC_0 Logic Functioning bit
 (37 0)  (55 320)  (55 320)  LC_0 Logic Functioning bit
 (39 0)  (57 320)  (57 320)  LC_0 Logic Functioning bit
 (41 0)  (59 320)  (59 320)  LC_0 Logic Functioning bit
 (43 0)  (61 320)  (61 320)  LC_0 Logic Functioning bit
 (17 1)  (35 321)  (35 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (39 321)  (39 321)  routing T_1_20.sp4_r_v_b_32 <X> T_1_20.lc_trk_g0_3
 (27 1)  (45 321)  (45 321)  routing T_1_20.lc_trk_g1_5 <X> T_1_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 321)  (47 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 321)  (48 321)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 321)  (49 321)  routing T_1_20.lc_trk_g0_3 <X> T_1_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 321)  (50 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (54 321)  (54 321)  LC_0 Logic Functioning bit
 (37 1)  (55 321)  (55 321)  LC_0 Logic Functioning bit
 (39 1)  (57 321)  (57 321)  LC_0 Logic Functioning bit
 (0 2)  (18 322)  (18 322)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (2 2)  (20 322)  (20 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 322)  (33 322)  routing T_1_20.bot_op_5 <X> T_1_20.lc_trk_g0_5
 (17 2)  (35 322)  (35 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (44 322)  (44 322)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 322)  (46 322)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 322)  (47 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 322)  (48 322)  routing T_1_20.lc_trk_g2_4 <X> T_1_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 322)  (49 322)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 322)  (50 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 322)  (51 322)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 322)  (52 322)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 322)  (54 322)  LC_1 Logic Functioning bit
 (39 2)  (57 322)  (57 322)  LC_1 Logic Functioning bit
 (43 2)  (61 322)  (61 322)  LC_1 Logic Functioning bit
 (50 2)  (68 322)  (68 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 323)  (18 323)  routing T_1_20.glb_netwk_3 <X> T_1_20.wire_logic_cluster/lc_7/clk
 (15 3)  (33 323)  (33 323)  routing T_1_20.sp4_v_t_9 <X> T_1_20.lc_trk_g0_4
 (16 3)  (34 323)  (34 323)  routing T_1_20.sp4_v_t_9 <X> T_1_20.lc_trk_g0_4
 (17 3)  (35 323)  (35 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (44 323)  (44 323)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 323)  (45 323)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 323)  (46 323)  routing T_1_20.lc_trk_g3_6 <X> T_1_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 323)  (47 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 323)  (49 323)  routing T_1_20.lc_trk_g3_7 <X> T_1_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 323)  (54 323)  LC_1 Logic Functioning bit
 (37 3)  (55 323)  (55 323)  LC_1 Logic Functioning bit
 (38 3)  (56 323)  (56 323)  LC_1 Logic Functioning bit
 (42 3)  (60 323)  (60 323)  LC_1 Logic Functioning bit
 (43 3)  (61 323)  (61 323)  LC_1 Logic Functioning bit
 (0 4)  (18 324)  (18 324)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 4)  (19 324)  (19 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (32 324)  (32 324)  routing T_1_20.bnr_op_0 <X> T_1_20.lc_trk_g1_0
 (27 4)  (45 324)  (45 324)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 324)  (46 324)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 324)  (47 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 324)  (50 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 324)  (52 324)  routing T_1_20.lc_trk_g1_0 <X> T_1_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 324)  (54 324)  LC_2 Logic Functioning bit
 (38 4)  (56 324)  (56 324)  LC_2 Logic Functioning bit
 (41 4)  (59 324)  (59 324)  LC_2 Logic Functioning bit
 (0 5)  (18 325)  (18 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (1 5)  (19 325)  (19 325)  routing T_1_20.lc_trk_g3_3 <X> T_1_20.wire_logic_cluster/lc_7/cen
 (14 5)  (32 325)  (32 325)  routing T_1_20.bnr_op_0 <X> T_1_20.lc_trk_g1_0
 (17 5)  (35 325)  (35 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (40 325)  (40 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (41 325)  (41 325)  routing T_1_20.sp4_h_r_2 <X> T_1_20.lc_trk_g1_2
 (24 5)  (42 325)  (42 325)  routing T_1_20.sp4_h_r_2 <X> T_1_20.lc_trk_g1_2
 (25 5)  (43 325)  (43 325)  routing T_1_20.sp4_h_r_2 <X> T_1_20.lc_trk_g1_2
 (26 5)  (44 325)  (44 325)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 325)  (46 325)  routing T_1_20.lc_trk_g2_2 <X> T_1_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 325)  (47 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 325)  (48 325)  routing T_1_20.lc_trk_g3_2 <X> T_1_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 325)  (50 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (54 325)  (54 325)  LC_2 Logic Functioning bit
 (37 5)  (55 325)  (55 325)  LC_2 Logic Functioning bit
 (39 5)  (57 325)  (57 325)  LC_2 Logic Functioning bit
 (40 5)  (58 325)  (58 325)  LC_2 Logic Functioning bit
 (43 5)  (61 325)  (61 325)  LC_2 Logic Functioning bit
 (16 6)  (34 326)  (34 326)  routing T_1_20.sp4_v_b_5 <X> T_1_20.lc_trk_g1_5
 (17 6)  (35 326)  (35 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (36 326)  (36 326)  routing T_1_20.sp4_v_b_5 <X> T_1_20.lc_trk_g1_5
 (29 6)  (47 326)  (47 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 326)  (49 326)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 326)  (50 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 326)  (51 326)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 326)  (54 326)  LC_3 Logic Functioning bit
 (37 6)  (55 326)  (55 326)  LC_3 Logic Functioning bit
 (43 6)  (61 326)  (61 326)  LC_3 Logic Functioning bit
 (50 6)  (68 326)  (68 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (44 327)  (44 327)  routing T_1_20.lc_trk_g1_2 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 327)  (45 327)  routing T_1_20.lc_trk_g1_2 <X> T_1_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 327)  (47 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 327)  (49 327)  routing T_1_20.lc_trk_g2_6 <X> T_1_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 327)  (54 327)  LC_3 Logic Functioning bit
 (37 7)  (55 327)  (55 327)  LC_3 Logic Functioning bit
 (39 7)  (57 327)  (57 327)  LC_3 Logic Functioning bit
 (40 7)  (58 327)  (58 327)  LC_3 Logic Functioning bit
 (43 7)  (61 327)  (61 327)  LC_3 Logic Functioning bit
 (28 8)  (46 328)  (46 328)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 328)  (47 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 328)  (48 328)  routing T_1_20.lc_trk_g2_5 <X> T_1_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 328)  (49 328)  routing T_1_20.lc_trk_g0_5 <X> T_1_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 328)  (50 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (55 328)  (55 328)  LC_4 Logic Functioning bit
 (41 8)  (59 328)  (59 328)  LC_4 Logic Functioning bit
 (42 8)  (60 328)  (60 328)  LC_4 Logic Functioning bit
 (43 8)  (61 328)  (61 328)  LC_4 Logic Functioning bit
 (45 8)  (63 328)  (63 328)  LC_4 Logic Functioning bit
 (50 8)  (68 328)  (68 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (69 328)  (69 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (40 329)  (40 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (43 329)  (43 329)  routing T_1_20.sp4_r_v_b_34 <X> T_1_20.lc_trk_g2_2
 (27 9)  (45 329)  (45 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 329)  (46 329)  routing T_1_20.lc_trk_g3_1 <X> T_1_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 329)  (47 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (55 329)  (55 329)  LC_4 Logic Functioning bit
 (42 9)  (60 329)  (60 329)  LC_4 Logic Functioning bit
 (16 10)  (34 330)  (34 330)  routing T_1_20.sp4_v_t_16 <X> T_1_20.lc_trk_g2_5
 (17 10)  (35 330)  (35 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (36 330)  (36 330)  routing T_1_20.sp4_v_t_16 <X> T_1_20.lc_trk_g2_5
 (17 11)  (35 331)  (35 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (40 331)  (40 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (41 331)  (41 331)  routing T_1_20.sp12_v_t_21 <X> T_1_20.lc_trk_g2_6
 (25 11)  (43 331)  (43 331)  routing T_1_20.sp12_v_t_21 <X> T_1_20.lc_trk_g2_6
 (17 12)  (35 332)  (35 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 332)  (36 332)  routing T_1_20.wire_logic_cluster/lc_1/out <X> T_1_20.lc_trk_g3_1
 (21 12)  (39 332)  (39 332)  routing T_1_20.sp4_h_r_43 <X> T_1_20.lc_trk_g3_3
 (22 12)  (40 332)  (40 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 332)  (41 332)  routing T_1_20.sp4_h_r_43 <X> T_1_20.lc_trk_g3_3
 (24 12)  (42 332)  (42 332)  routing T_1_20.sp4_h_r_43 <X> T_1_20.lc_trk_g3_3
 (21 13)  (39 333)  (39 333)  routing T_1_20.sp4_h_r_43 <X> T_1_20.lc_trk_g3_3
 (22 13)  (40 333)  (40 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 333)  (42 333)  routing T_1_20.tnr_op_2 <X> T_1_20.lc_trk_g3_2
 (22 14)  (40 334)  (40 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (43 334)  (43 334)  routing T_1_20.sp4_v_b_30 <X> T_1_20.lc_trk_g3_6
 (21 15)  (39 335)  (39 335)  routing T_1_20.sp4_r_v_b_47 <X> T_1_20.lc_trk_g3_7
 (22 15)  (40 335)  (40 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (41 335)  (41 335)  routing T_1_20.sp4_v_b_30 <X> T_1_20.lc_trk_g3_6


LogicTile_2_20

 (26 0)  (98 320)  (98 320)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (31 0)  (103 320)  (103 320)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 320)  (104 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 320)  (105 320)  routing T_2_20.lc_trk_g2_5 <X> T_2_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (109 320)  (109 320)  LC_0 Logic Functioning bit
 (39 0)  (111 320)  (111 320)  LC_0 Logic Functioning bit
 (41 0)  (113 320)  (113 320)  LC_0 Logic Functioning bit
 (43 0)  (115 320)  (115 320)  LC_0 Logic Functioning bit
 (4 1)  (76 321)  (76 321)  routing T_2_20.sp4_v_t_42 <X> T_2_20.sp4_h_r_0
 (15 1)  (87 321)  (87 321)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g0_0
 (16 1)  (88 321)  (88 321)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g0_0
 (17 1)  (89 321)  (89 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (99 321)  (99 321)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 321)  (100 321)  routing T_2_20.lc_trk_g3_5 <X> T_2_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 321)  (101 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 321)  (108 321)  LC_0 Logic Functioning bit
 (38 1)  (110 321)  (110 321)  LC_0 Logic Functioning bit
 (40 1)  (112 321)  (112 321)  LC_0 Logic Functioning bit
 (42 1)  (114 321)  (114 321)  LC_0 Logic Functioning bit
 (0 2)  (72 322)  (72 322)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (2 2)  (74 322)  (74 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (83 322)  (83 322)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (13 2)  (85 322)  (85 322)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (14 2)  (86 322)  (86 322)  routing T_2_20.bnr_op_4 <X> T_2_20.lc_trk_g0_4
 (17 2)  (89 322)  (89 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (90 322)  (90 322)  routing T_2_20.wire_logic_cluster/lc_5/out <X> T_2_20.lc_trk_g0_5
 (21 2)  (93 322)  (93 322)  routing T_2_20.wire_logic_cluster/lc_7/out <X> T_2_20.lc_trk_g0_7
 (22 2)  (94 322)  (94 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (101 322)  (101 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 322)  (102 322)  routing T_2_20.lc_trk_g0_4 <X> T_2_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 322)  (103 322)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 322)  (104 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 322)  (105 322)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 322)  (106 322)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (110 322)  (110 322)  LC_1 Logic Functioning bit
 (39 2)  (111 322)  (111 322)  LC_1 Logic Functioning bit
 (42 2)  (114 322)  (114 322)  LC_1 Logic Functioning bit
 (43 2)  (115 322)  (115 322)  LC_1 Logic Functioning bit
 (50 2)  (122 322)  (122 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 323)  (72 323)  routing T_2_20.glb_netwk_3 <X> T_2_20.wire_logic_cluster/lc_7/clk
 (12 3)  (84 323)  (84 323)  routing T_2_20.sp4_h_r_8 <X> T_2_20.sp4_v_t_39
 (14 3)  (86 323)  (86 323)  routing T_2_20.bnr_op_4 <X> T_2_20.lc_trk_g0_4
 (17 3)  (89 323)  (89 323)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (98 323)  (98 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 323)  (99 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 323)  (100 323)  routing T_2_20.lc_trk_g3_2 <X> T_2_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 323)  (101 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 323)  (103 323)  routing T_2_20.lc_trk_g3_7 <X> T_2_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 323)  (108 323)  LC_1 Logic Functioning bit
 (37 3)  (109 323)  (109 323)  LC_1 Logic Functioning bit
 (40 3)  (112 323)  (112 323)  LC_1 Logic Functioning bit
 (41 3)  (113 323)  (113 323)  LC_1 Logic Functioning bit
 (53 3)  (125 323)  (125 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (77 324)  (77 324)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (21 4)  (93 324)  (93 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (22 4)  (94 324)  (94 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (95 324)  (95 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (24 4)  (96 324)  (96 324)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (4 5)  (76 325)  (76 325)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (6 5)  (78 325)  (78 325)  routing T_2_20.sp4_v_b_9 <X> T_2_20.sp4_h_r_3
 (15 5)  (87 325)  (87 325)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g1_0
 (16 5)  (88 325)  (88 325)  routing T_2_20.sp4_v_t_5 <X> T_2_20.lc_trk_g1_0
 (17 5)  (89 325)  (89 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (93 325)  (93 325)  routing T_2_20.sp4_h_r_19 <X> T_2_20.lc_trk_g1_3
 (4 6)  (76 326)  (76 326)  routing T_2_20.sp4_h_r_9 <X> T_2_20.sp4_v_t_38
 (6 6)  (78 326)  (78 326)  routing T_2_20.sp4_h_r_9 <X> T_2_20.sp4_v_t_38
 (16 6)  (88 326)  (88 326)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g1_5
 (17 6)  (89 326)  (89 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (90 326)  (90 326)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g1_5
 (26 6)  (98 326)  (98 326)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 326)  (99 326)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 326)  (100 326)  routing T_2_20.lc_trk_g3_1 <X> T_2_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 326)  (101 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 326)  (104 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 326)  (106 326)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 326)  (107 326)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (36 6)  (108 326)  (108 326)  LC_3 Logic Functioning bit
 (39 6)  (111 326)  (111 326)  LC_3 Logic Functioning bit
 (43 6)  (115 326)  (115 326)  LC_3 Logic Functioning bit
 (5 7)  (77 327)  (77 327)  routing T_2_20.sp4_h_r_9 <X> T_2_20.sp4_v_t_38
 (17 7)  (89 327)  (89 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (90 327)  (90 327)  routing T_2_20.sp4_v_b_13 <X> T_2_20.lc_trk_g1_5
 (27 7)  (99 327)  (99 327)  routing T_2_20.lc_trk_g1_4 <X> T_2_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 327)  (101 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 327)  (103 327)  routing T_2_20.lc_trk_g1_3 <X> T_2_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 327)  (104 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 327)  (105 327)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (35 7)  (107 327)  (107 327)  routing T_2_20.lc_trk_g2_7 <X> T_2_20.input_2_3
 (36 7)  (108 327)  (108 327)  LC_3 Logic Functioning bit
 (37 7)  (109 327)  (109 327)  LC_3 Logic Functioning bit
 (38 7)  (110 327)  (110 327)  LC_3 Logic Functioning bit
 (42 7)  (114 327)  (114 327)  LC_3 Logic Functioning bit
 (43 7)  (115 327)  (115 327)  LC_3 Logic Functioning bit
 (48 7)  (120 327)  (120 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 10)  (77 330)  (77 330)  routing T_2_20.sp4_v_t_43 <X> T_2_20.sp4_h_l_43
 (15 10)  (87 330)  (87 330)  routing T_2_20.sp12_v_t_2 <X> T_2_20.lc_trk_g2_5
 (17 10)  (89 330)  (89 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (90 330)  (90 330)  routing T_2_20.sp12_v_t_2 <X> T_2_20.lc_trk_g2_5
 (22 10)  (94 330)  (94 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (95 330)  (95 330)  routing T_2_20.sp12_v_t_12 <X> T_2_20.lc_trk_g2_7
 (26 10)  (98 330)  (98 330)  routing T_2_20.lc_trk_g0_5 <X> T_2_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 330)  (99 330)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 330)  (101 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 330)  (102 330)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 330)  (104 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 330)  (105 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 330)  (106 330)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 330)  (108 330)  LC_5 Logic Functioning bit
 (38 10)  (110 330)  (110 330)  LC_5 Logic Functioning bit
 (39 10)  (111 330)  (111 330)  LC_5 Logic Functioning bit
 (41 10)  (113 330)  (113 330)  LC_5 Logic Functioning bit
 (43 10)  (115 330)  (115 330)  LC_5 Logic Functioning bit
 (45 10)  (117 330)  (117 330)  LC_5 Logic Functioning bit
 (6 11)  (78 331)  (78 331)  routing T_2_20.sp4_v_t_43 <X> T_2_20.sp4_h_l_43
 (18 11)  (90 331)  (90 331)  routing T_2_20.sp12_v_t_2 <X> T_2_20.lc_trk_g2_5
 (29 11)  (101 331)  (101 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 331)  (103 331)  routing T_2_20.lc_trk_g3_3 <X> T_2_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 331)  (104 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (106 331)  (106 331)  routing T_2_20.lc_trk_g1_0 <X> T_2_20.input_2_5
 (37 11)  (109 331)  (109 331)  LC_5 Logic Functioning bit
 (39 11)  (111 331)  (111 331)  LC_5 Logic Functioning bit
 (42 11)  (114 331)  (114 331)  LC_5 Logic Functioning bit
 (46 11)  (118 331)  (118 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (89 332)  (89 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (94 332)  (94 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (10 13)  (82 333)  (82 333)  routing T_2_20.sp4_h_r_5 <X> T_2_20.sp4_v_b_10
 (18 13)  (90 333)  (90 333)  routing T_2_20.sp4_r_v_b_41 <X> T_2_20.lc_trk_g3_1
 (22 13)  (94 333)  (94 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (3 14)  (75 334)  (75 334)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (16 14)  (88 334)  (88 334)  routing T_2_20.sp4_v_t_16 <X> T_2_20.lc_trk_g3_5
 (17 14)  (89 334)  (89 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (90 334)  (90 334)  routing T_2_20.sp4_v_t_16 <X> T_2_20.lc_trk_g3_5
 (21 14)  (93 334)  (93 334)  routing T_2_20.rgt_op_7 <X> T_2_20.lc_trk_g3_7
 (22 14)  (94 334)  (94 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (96 334)  (96 334)  routing T_2_20.rgt_op_7 <X> T_2_20.lc_trk_g3_7
 (26 14)  (98 334)  (98 334)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 334)  (101 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 334)  (103 334)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 334)  (104 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 334)  (106 334)  routing T_2_20.lc_trk_g1_5 <X> T_2_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 334)  (107 334)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.input_2_7
 (36 14)  (108 334)  (108 334)  LC_7 Logic Functioning bit
 (37 14)  (109 334)  (109 334)  LC_7 Logic Functioning bit
 (43 14)  (115 334)  (115 334)  LC_7 Logic Functioning bit
 (45 14)  (117 334)  (117 334)  LC_7 Logic Functioning bit
 (47 14)  (119 334)  (119 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (75 335)  (75 335)  routing T_2_20.sp12_h_r_1 <X> T_2_20.sp12_v_t_22
 (8 15)  (80 335)  (80 335)  routing T_2_20.sp4_h_r_10 <X> T_2_20.sp4_v_t_47
 (9 15)  (81 335)  (81 335)  routing T_2_20.sp4_h_r_10 <X> T_2_20.sp4_v_t_47
 (22 15)  (94 335)  (94 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (98 335)  (98 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 335)  (99 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 335)  (100 335)  routing T_2_20.lc_trk_g3_6 <X> T_2_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 335)  (101 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (104 335)  (104 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 335)  (107 335)  routing T_2_20.lc_trk_g0_7 <X> T_2_20.input_2_7
 (36 15)  (108 335)  (108 335)  LC_7 Logic Functioning bit
 (37 15)  (109 335)  (109 335)  LC_7 Logic Functioning bit
 (40 15)  (112 335)  (112 335)  LC_7 Logic Functioning bit
 (42 15)  (114 335)  (114 335)  LC_7 Logic Functioning bit
 (43 15)  (115 335)  (115 335)  LC_7 Logic Functioning bit
 (53 15)  (125 335)  (125 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_3_20

 (21 0)  (147 320)  (147 320)  routing T_3_20.wire_logic_cluster/lc_3/out <X> T_3_20.lc_trk_g0_3
 (22 0)  (148 320)  (148 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (151 320)  (151 320)  routing T_3_20.sp4_h_l_7 <X> T_3_20.lc_trk_g0_2
 (26 0)  (152 320)  (152 320)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 320)  (153 320)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 320)  (154 320)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 320)  (155 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 320)  (156 320)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 320)  (157 320)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 320)  (158 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (161 320)  (161 320)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.input_2_0
 (38 0)  (164 320)  (164 320)  LC_0 Logic Functioning bit
 (39 0)  (165 320)  (165 320)  LC_0 Logic Functioning bit
 (42 0)  (168 320)  (168 320)  LC_0 Logic Functioning bit
 (43 0)  (169 320)  (169 320)  LC_0 Logic Functioning bit
 (8 1)  (134 321)  (134 321)  routing T_3_20.sp4_h_r_1 <X> T_3_20.sp4_v_b_1
 (22 1)  (148 321)  (148 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (149 321)  (149 321)  routing T_3_20.sp4_h_l_7 <X> T_3_20.lc_trk_g0_2
 (24 1)  (150 321)  (150 321)  routing T_3_20.sp4_h_l_7 <X> T_3_20.lc_trk_g0_2
 (25 1)  (151 321)  (151 321)  routing T_3_20.sp4_h_l_7 <X> T_3_20.lc_trk_g0_2
 (27 1)  (153 321)  (153 321)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 321)  (154 321)  routing T_3_20.lc_trk_g3_5 <X> T_3_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 321)  (155 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 321)  (156 321)  routing T_3_20.lc_trk_g3_6 <X> T_3_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 321)  (157 321)  routing T_3_20.lc_trk_g0_7 <X> T_3_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 321)  (158 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (159 321)  (159 321)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.input_2_0
 (35 1)  (161 321)  (161 321)  routing T_3_20.lc_trk_g2_6 <X> T_3_20.input_2_0
 (36 1)  (162 321)  (162 321)  LC_0 Logic Functioning bit
 (37 1)  (163 321)  (163 321)  LC_0 Logic Functioning bit
 (40 1)  (166 321)  (166 321)  LC_0 Logic Functioning bit
 (41 1)  (167 321)  (167 321)  LC_0 Logic Functioning bit
 (0 2)  (126 322)  (126 322)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (2 2)  (128 322)  (128 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 322)  (130 322)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_v_t_37
 (11 2)  (137 322)  (137 322)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_t_39
 (13 2)  (139 322)  (139 322)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_t_39
 (14 2)  (140 322)  (140 322)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (22 2)  (148 322)  (148 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 322)  (149 322)  routing T_3_20.sp4_h_r_7 <X> T_3_20.lc_trk_g0_7
 (24 2)  (150 322)  (150 322)  routing T_3_20.sp4_h_r_7 <X> T_3_20.lc_trk_g0_7
 (28 2)  (154 322)  (154 322)  routing T_3_20.lc_trk_g2_0 <X> T_3_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 322)  (155 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 322)  (158 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 322)  (159 322)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 322)  (160 322)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 322)  (161 322)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_1
 (36 2)  (162 322)  (162 322)  LC_1 Logic Functioning bit
 (37 2)  (163 322)  (163 322)  LC_1 Logic Functioning bit
 (38 2)  (164 322)  (164 322)  LC_1 Logic Functioning bit
 (45 2)  (171 322)  (171 322)  LC_1 Logic Functioning bit
 (0 3)  (126 323)  (126 323)  routing T_3_20.glb_netwk_3 <X> T_3_20.wire_logic_cluster/lc_7/clk
 (5 3)  (131 323)  (131 323)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_v_t_37
 (12 3)  (138 323)  (138 323)  routing T_3_20.sp4_h_r_8 <X> T_3_20.sp4_v_t_39
 (14 3)  (140 323)  (140 323)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (15 3)  (141 323)  (141 323)  routing T_3_20.sp12_h_l_3 <X> T_3_20.lc_trk_g0_4
 (17 3)  (143 323)  (143 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (147 323)  (147 323)  routing T_3_20.sp4_h_r_7 <X> T_3_20.lc_trk_g0_7
 (26 3)  (152 323)  (152 323)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 323)  (154 323)  routing T_3_20.lc_trk_g2_3 <X> T_3_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 323)  (155 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 323)  (158 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (159 323)  (159 323)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_1
 (34 3)  (160 323)  (160 323)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_1
 (36 3)  (162 323)  (162 323)  LC_1 Logic Functioning bit
 (37 3)  (163 323)  (163 323)  LC_1 Logic Functioning bit
 (38 3)  (164 323)  (164 323)  LC_1 Logic Functioning bit
 (39 3)  (165 323)  (165 323)  LC_1 Logic Functioning bit
 (41 3)  (167 323)  (167 323)  LC_1 Logic Functioning bit
 (9 4)  (135 324)  (135 324)  routing T_3_20.sp4_v_t_41 <X> T_3_20.sp4_h_r_4
 (25 4)  (151 324)  (151 324)  routing T_3_20.sp4_h_r_10 <X> T_3_20.lc_trk_g1_2
 (26 4)  (152 324)  (152 324)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 324)  (154 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 324)  (155 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 324)  (156 324)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 324)  (157 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 324)  (158 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 324)  (159 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 324)  (160 324)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 324)  (162 324)  LC_2 Logic Functioning bit
 (38 4)  (164 324)  (164 324)  LC_2 Logic Functioning bit
 (41 4)  (167 324)  (167 324)  LC_2 Logic Functioning bit
 (43 4)  (169 324)  (169 324)  LC_2 Logic Functioning bit
 (45 4)  (171 324)  (171 324)  LC_2 Logic Functioning bit
 (5 5)  (131 325)  (131 325)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_v_b_3
 (8 5)  (134 325)  (134 325)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_v_b_4
 (10 5)  (136 325)  (136 325)  routing T_3_20.sp4_v_t_36 <X> T_3_20.sp4_v_b_4
 (22 5)  (148 325)  (148 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (149 325)  (149 325)  routing T_3_20.sp4_h_r_10 <X> T_3_20.lc_trk_g1_2
 (24 5)  (150 325)  (150 325)  routing T_3_20.sp4_h_r_10 <X> T_3_20.lc_trk_g1_2
 (27 5)  (153 325)  (153 325)  routing T_3_20.lc_trk_g1_5 <X> T_3_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 325)  (155 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 325)  (156 325)  routing T_3_20.lc_trk_g2_7 <X> T_3_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (158 325)  (158 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (159 325)  (159 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.input_2_2
 (34 5)  (160 325)  (160 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.input_2_2
 (35 5)  (161 325)  (161 325)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.input_2_2
 (37 5)  (163 325)  (163 325)  LC_2 Logic Functioning bit
 (39 5)  (165 325)  (165 325)  LC_2 Logic Functioning bit
 (41 5)  (167 325)  (167 325)  LC_2 Logic Functioning bit
 (42 5)  (168 325)  (168 325)  LC_2 Logic Functioning bit
 (48 5)  (174 325)  (174 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (179 325)  (179 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (137 326)  (137 326)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_40
 (15 6)  (141 326)  (141 326)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g1_5
 (16 6)  (142 326)  (142 326)  routing T_3_20.sp4_v_b_21 <X> T_3_20.lc_trk_g1_5
 (17 6)  (143 326)  (143 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (154 326)  (154 326)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 326)  (155 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 326)  (158 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 326)  (159 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (160 326)  (160 326)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 326)  (161 326)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_3
 (36 6)  (162 326)  (162 326)  LC_3 Logic Functioning bit
 (38 6)  (164 326)  (164 326)  LC_3 Logic Functioning bit
 (41 6)  (167 326)  (167 326)  LC_3 Logic Functioning bit
 (43 6)  (169 326)  (169 326)  LC_3 Logic Functioning bit
 (45 6)  (171 326)  (171 326)  LC_3 Logic Functioning bit
 (46 6)  (172 326)  (172 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (178 326)  (178 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (138 327)  (138 327)  routing T_3_20.sp4_v_b_2 <X> T_3_20.sp4_v_t_40
 (22 7)  (148 327)  (148 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (150 327)  (150 327)  routing T_3_20.bot_op_6 <X> T_3_20.lc_trk_g1_6
 (26 7)  (152 327)  (152 327)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 327)  (155 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 327)  (156 327)  routing T_3_20.lc_trk_g2_2 <X> T_3_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (157 327)  (157 327)  routing T_3_20.lc_trk_g3_3 <X> T_3_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 327)  (158 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (159 327)  (159 327)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_3
 (34 7)  (160 327)  (160 327)  routing T_3_20.lc_trk_g3_4 <X> T_3_20.input_2_3
 (37 7)  (163 327)  (163 327)  LC_3 Logic Functioning bit
 (39 7)  (165 327)  (165 327)  LC_3 Logic Functioning bit
 (41 7)  (167 327)  (167 327)  LC_3 Logic Functioning bit
 (42 7)  (168 327)  (168 327)  LC_3 Logic Functioning bit
 (14 8)  (140 328)  (140 328)  routing T_3_20.sp4_v_b_24 <X> T_3_20.lc_trk_g2_0
 (22 8)  (148 328)  (148 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (149 328)  (149 328)  routing T_3_20.sp12_v_b_19 <X> T_3_20.lc_trk_g2_3
 (25 8)  (151 328)  (151 328)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (16 9)  (142 329)  (142 329)  routing T_3_20.sp4_v_b_24 <X> T_3_20.lc_trk_g2_0
 (17 9)  (143 329)  (143 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (147 329)  (147 329)  routing T_3_20.sp12_v_b_19 <X> T_3_20.lc_trk_g2_3
 (22 9)  (148 329)  (148 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (149 329)  (149 329)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (25 9)  (151 329)  (151 329)  routing T_3_20.sp4_v_t_23 <X> T_3_20.lc_trk_g2_2
 (21 10)  (147 330)  (147 330)  routing T_3_20.sp4_v_t_26 <X> T_3_20.lc_trk_g2_7
 (22 10)  (148 330)  (148 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (149 330)  (149 330)  routing T_3_20.sp4_v_t_26 <X> T_3_20.lc_trk_g2_7
 (25 10)  (151 330)  (151 330)  routing T_3_20.rgt_op_6 <X> T_3_20.lc_trk_g2_6
 (27 10)  (153 330)  (153 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 330)  (154 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 330)  (155 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 330)  (156 330)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (158 330)  (158 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 330)  (159 330)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 330)  (160 330)  routing T_3_20.lc_trk_g3_1 <X> T_3_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 330)  (162 330)  LC_5 Logic Functioning bit
 (37 10)  (163 330)  (163 330)  LC_5 Logic Functioning bit
 (38 10)  (164 330)  (164 330)  LC_5 Logic Functioning bit
 (39 10)  (165 330)  (165 330)  LC_5 Logic Functioning bit
 (17 11)  (143 331)  (143 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (147 331)  (147 331)  routing T_3_20.sp4_v_t_26 <X> T_3_20.lc_trk_g2_7
 (22 11)  (148 331)  (148 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (150 331)  (150 331)  routing T_3_20.rgt_op_6 <X> T_3_20.lc_trk_g2_6
 (26 11)  (152 331)  (152 331)  routing T_3_20.lc_trk_g0_3 <X> T_3_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 331)  (155 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 331)  (156 331)  routing T_3_20.lc_trk_g3_7 <X> T_3_20.wire_logic_cluster/lc_5/in_1
 (40 11)  (166 331)  (166 331)  LC_5 Logic Functioning bit
 (41 11)  (167 331)  (167 331)  LC_5 Logic Functioning bit
 (42 11)  (168 331)  (168 331)  LC_5 Logic Functioning bit
 (43 11)  (169 331)  (169 331)  LC_5 Logic Functioning bit
 (17 12)  (143 332)  (143 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 332)  (144 332)  routing T_3_20.wire_logic_cluster/lc_1/out <X> T_3_20.lc_trk_g3_1
 (22 12)  (148 332)  (148 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (149 332)  (149 332)  routing T_3_20.sp12_v_b_19 <X> T_3_20.lc_trk_g3_3
 (26 12)  (152 332)  (152 332)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 332)  (153 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 332)  (154 332)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 332)  (155 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 332)  (158 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 332)  (160 332)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 332)  (164 332)  LC_6 Logic Functioning bit
 (39 12)  (165 332)  (165 332)  LC_6 Logic Functioning bit
 (42 12)  (168 332)  (168 332)  LC_6 Logic Functioning bit
 (43 12)  (169 332)  (169 332)  LC_6 Logic Functioning bit
 (50 12)  (176 332)  (176 332)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (147 333)  (147 333)  routing T_3_20.sp12_v_b_19 <X> T_3_20.lc_trk_g3_3
 (22 13)  (148 333)  (148 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (154 333)  (154 333)  routing T_3_20.lc_trk_g2_4 <X> T_3_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 333)  (155 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 333)  (156 333)  routing T_3_20.lc_trk_g3_2 <X> T_3_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 333)  (157 333)  routing T_3_20.lc_trk_g1_2 <X> T_3_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 333)  (162 333)  LC_6 Logic Functioning bit
 (37 13)  (163 333)  (163 333)  LC_6 Logic Functioning bit
 (40 13)  (166 333)  (166 333)  LC_6 Logic Functioning bit
 (41 13)  (167 333)  (167 333)  LC_6 Logic Functioning bit
 (46 13)  (172 333)  (172 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (140 334)  (140 334)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (17 14)  (143 334)  (143 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (147 334)  (147 334)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g3_7
 (22 14)  (148 334)  (148 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (149 334)  (149 334)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g3_7
 (24 14)  (150 334)  (150 334)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g3_7
 (26 14)  (152 334)  (152 334)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 334)  (155 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 334)  (157 334)  routing T_3_20.lc_trk_g0_4 <X> T_3_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 334)  (158 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (164 334)  (164 334)  LC_7 Logic Functioning bit
 (39 14)  (165 334)  (165 334)  LC_7 Logic Functioning bit
 (42 14)  (168 334)  (168 334)  LC_7 Logic Functioning bit
 (43 14)  (169 334)  (169 334)  LC_7 Logic Functioning bit
 (50 14)  (176 334)  (176 334)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (134 335)  (134 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (10 15)  (136 335)  (136 335)  routing T_3_20.sp4_v_b_7 <X> T_3_20.sp4_v_t_47
 (14 15)  (140 335)  (140 335)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (16 15)  (142 335)  (142 335)  routing T_3_20.sp4_v_b_36 <X> T_3_20.lc_trk_g3_4
 (17 15)  (143 335)  (143 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (147 335)  (147 335)  routing T_3_20.sp4_h_l_34 <X> T_3_20.lc_trk_g3_7
 (22 15)  (148 335)  (148 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (150 335)  (150 335)  routing T_3_20.tnl_op_6 <X> T_3_20.lc_trk_g3_6
 (25 15)  (151 335)  (151 335)  routing T_3_20.tnl_op_6 <X> T_3_20.lc_trk_g3_6
 (26 15)  (152 335)  (152 335)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 335)  (153 335)  routing T_3_20.lc_trk_g1_6 <X> T_3_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 335)  (155 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 335)  (156 335)  routing T_3_20.lc_trk_g0_2 <X> T_3_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (162 335)  (162 335)  LC_7 Logic Functioning bit
 (37 15)  (163 335)  (163 335)  LC_7 Logic Functioning bit
 (40 15)  (166 335)  (166 335)  LC_7 Logic Functioning bit
 (41 15)  (167 335)  (167 335)  LC_7 Logic Functioning bit


LogicTile_4_20

 (5 0)  (185 320)  (185 320)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_h_r_0
 (21 0)  (201 320)  (201 320)  routing T_4_20.wire_logic_cluster/lc_3/out <X> T_4_20.lc_trk_g0_3
 (22 0)  (202 320)  (202 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (207 320)  (207 320)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 320)  (209 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 320)  (210 320)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 320)  (212 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (216 320)  (216 320)  LC_0 Logic Functioning bit
 (37 0)  (217 320)  (217 320)  LC_0 Logic Functioning bit
 (38 0)  (218 320)  (218 320)  LC_0 Logic Functioning bit
 (39 0)  (219 320)  (219 320)  LC_0 Logic Functioning bit
 (4 1)  (184 321)  (184 321)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_h_r_0
 (6 1)  (186 321)  (186 321)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_h_r_0
 (12 1)  (192 321)  (192 321)  routing T_4_20.sp4_h_r_2 <X> T_4_20.sp4_v_b_2
 (27 1)  (207 321)  (207 321)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 321)  (208 321)  routing T_4_20.lc_trk_g3_1 <X> T_4_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 321)  (209 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 321)  (210 321)  routing T_4_20.lc_trk_g1_6 <X> T_4_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (211 321)  (211 321)  routing T_4_20.lc_trk_g0_3 <X> T_4_20.wire_logic_cluster/lc_0/in_3
 (40 1)  (220 321)  (220 321)  LC_0 Logic Functioning bit
 (41 1)  (221 321)  (221 321)  LC_0 Logic Functioning bit
 (42 1)  (222 321)  (222 321)  LC_0 Logic Functioning bit
 (43 1)  (223 321)  (223 321)  LC_0 Logic Functioning bit
 (47 1)  (227 321)  (227 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (184 322)  (184 322)  routing T_4_20.sp4_v_b_4 <X> T_4_20.sp4_v_t_37
 (6 2)  (186 322)  (186 322)  routing T_4_20.sp4_v_b_4 <X> T_4_20.sp4_v_t_37
 (14 2)  (194 322)  (194 322)  routing T_4_20.sp4_h_l_9 <X> T_4_20.lc_trk_g0_4
 (17 2)  (197 322)  (197 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (202 322)  (202 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (205 322)  (205 322)  routing T_4_20.wire_logic_cluster/lc_6/out <X> T_4_20.lc_trk_g0_6
 (29 2)  (209 322)  (209 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 322)  (210 322)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 322)  (211 322)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 322)  (212 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (214 322)  (214 322)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 322)  (216 322)  LC_1 Logic Functioning bit
 (39 2)  (219 322)  (219 322)  LC_1 Logic Functioning bit
 (41 2)  (221 322)  (221 322)  LC_1 Logic Functioning bit
 (42 2)  (222 322)  (222 322)  LC_1 Logic Functioning bit
 (50 2)  (230 322)  (230 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 323)  (180 323)  routing T_4_20.glb_netwk_3 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (14 3)  (194 323)  (194 323)  routing T_4_20.sp4_h_l_9 <X> T_4_20.lc_trk_g0_4
 (15 3)  (195 323)  (195 323)  routing T_4_20.sp4_h_l_9 <X> T_4_20.lc_trk_g0_4
 (16 3)  (196 323)  (196 323)  routing T_4_20.sp4_h_l_9 <X> T_4_20.lc_trk_g0_4
 (17 3)  (197 323)  (197 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (198 323)  (198 323)  routing T_4_20.sp4_r_v_b_29 <X> T_4_20.lc_trk_g0_5
 (21 3)  (201 323)  (201 323)  routing T_4_20.sp4_r_v_b_31 <X> T_4_20.lc_trk_g0_7
 (22 3)  (202 323)  (202 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (210 323)  (210 323)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 323)  (211 323)  routing T_4_20.lc_trk_g1_7 <X> T_4_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 323)  (216 323)  LC_1 Logic Functioning bit
 (39 3)  (219 323)  (219 323)  LC_1 Logic Functioning bit
 (41 3)  (221 323)  (221 323)  LC_1 Logic Functioning bit
 (42 3)  (222 323)  (222 323)  LC_1 Logic Functioning bit
 (53 3)  (233 323)  (233 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (188 324)  (188 324)  routing T_4_20.sp4_v_b_10 <X> T_4_20.sp4_h_r_4
 (9 4)  (189 324)  (189 324)  routing T_4_20.sp4_v_b_10 <X> T_4_20.sp4_h_r_4
 (10 4)  (190 324)  (190 324)  routing T_4_20.sp4_v_b_10 <X> T_4_20.sp4_h_r_4
 (15 4)  (195 324)  (195 324)  routing T_4_20.sp4_h_r_9 <X> T_4_20.lc_trk_g1_1
 (16 4)  (196 324)  (196 324)  routing T_4_20.sp4_h_r_9 <X> T_4_20.lc_trk_g1_1
 (17 4)  (197 324)  (197 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (198 324)  (198 324)  routing T_4_20.sp4_h_r_9 <X> T_4_20.lc_trk_g1_1
 (21 4)  (201 324)  (201 324)  routing T_4_20.wire_logic_cluster/lc_3/out <X> T_4_20.lc_trk_g1_3
 (22 4)  (202 324)  (202 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 5)  (185 325)  (185 325)  routing T_4_20.sp4_h_r_3 <X> T_4_20.sp4_v_b_3
 (13 6)  (193 326)  (193 326)  routing T_4_20.sp4_h_r_5 <X> T_4_20.sp4_v_t_40
 (22 6)  (202 326)  (202 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (204 326)  (204 326)  routing T_4_20.top_op_7 <X> T_4_20.lc_trk_g1_7
 (26 6)  (206 326)  (206 326)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 326)  (207 326)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 326)  (209 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 326)  (213 326)  routing T_4_20.lc_trk_g2_0 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 326)  (215 326)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.input_2_3
 (36 6)  (216 326)  (216 326)  LC_3 Logic Functioning bit
 (38 6)  (218 326)  (218 326)  LC_3 Logic Functioning bit
 (39 6)  (219 326)  (219 326)  LC_3 Logic Functioning bit
 (41 6)  (221 326)  (221 326)  LC_3 Logic Functioning bit
 (43 6)  (223 326)  (223 326)  LC_3 Logic Functioning bit
 (45 6)  (225 326)  (225 326)  LC_3 Logic Functioning bit
 (12 7)  (192 327)  (192 327)  routing T_4_20.sp4_h_r_5 <X> T_4_20.sp4_v_t_40
 (21 7)  (201 327)  (201 327)  routing T_4_20.top_op_7 <X> T_4_20.lc_trk_g1_7
 (22 7)  (202 327)  (202 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (203 327)  (203 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (24 7)  (204 327)  (204 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (25 7)  (205 327)  (205 327)  routing T_4_20.sp4_h_r_6 <X> T_4_20.lc_trk_g1_6
 (29 7)  (209 327)  (209 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 327)  (210 327)  routing T_4_20.lc_trk_g1_3 <X> T_4_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 327)  (212 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (213 327)  (213 327)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.input_2_3
 (34 7)  (214 327)  (214 327)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.input_2_3
 (35 7)  (215 327)  (215 327)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.input_2_3
 (36 7)  (216 327)  (216 327)  LC_3 Logic Functioning bit
 (38 7)  (218 327)  (218 327)  LC_3 Logic Functioning bit
 (43 7)  (223 327)  (223 327)  LC_3 Logic Functioning bit
 (51 7)  (231 327)  (231 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (192 328)  (192 328)  routing T_4_20.sp4_v_t_45 <X> T_4_20.sp4_h_r_8
 (15 8)  (195 328)  (195 328)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g2_1
 (16 8)  (196 328)  (196 328)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g2_1
 (17 8)  (197 328)  (197 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (209 328)  (209 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 328)  (210 328)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 328)  (212 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 328)  (213 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 328)  (214 328)  routing T_4_20.lc_trk_g3_0 <X> T_4_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 328)  (215 328)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.input_2_4
 (38 8)  (218 328)  (218 328)  LC_4 Logic Functioning bit
 (39 8)  (219 328)  (219 328)  LC_4 Logic Functioning bit
 (42 8)  (222 328)  (222 328)  LC_4 Logic Functioning bit
 (43 8)  (223 328)  (223 328)  LC_4 Logic Functioning bit
 (17 9)  (197 329)  (197 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (198 329)  (198 329)  routing T_4_20.sp4_h_r_25 <X> T_4_20.lc_trk_g2_1
 (26 9)  (206 329)  (206 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (207 329)  (207 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 329)  (208 329)  routing T_4_20.lc_trk_g3_3 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 329)  (209 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (210 329)  (210 329)  routing T_4_20.lc_trk_g0_7 <X> T_4_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (212 329)  (212 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (213 329)  (213 329)  routing T_4_20.lc_trk_g2_4 <X> T_4_20.input_2_4
 (36 9)  (216 329)  (216 329)  LC_4 Logic Functioning bit
 (37 9)  (217 329)  (217 329)  LC_4 Logic Functioning bit
 (40 9)  (220 329)  (220 329)  LC_4 Logic Functioning bit
 (41 9)  (221 329)  (221 329)  LC_4 Logic Functioning bit
 (4 10)  (184 330)  (184 330)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_v_t_43
 (17 10)  (197 330)  (197 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (198 330)  (198 330)  routing T_4_20.bnl_op_5 <X> T_4_20.lc_trk_g2_5
 (26 10)  (206 330)  (206 330)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 330)  (207 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 330)  (208 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 330)  (209 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 330)  (210 330)  routing T_4_20.lc_trk_g3_5 <X> T_4_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 330)  (211 330)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 330)  (212 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 330)  (213 330)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 330)  (216 330)  LC_5 Logic Functioning bit
 (37 10)  (217 330)  (217 330)  LC_5 Logic Functioning bit
 (40 10)  (220 330)  (220 330)  LC_5 Logic Functioning bit
 (41 10)  (221 330)  (221 330)  LC_5 Logic Functioning bit
 (42 10)  (222 330)  (222 330)  LC_5 Logic Functioning bit
 (43 10)  (223 330)  (223 330)  LC_5 Logic Functioning bit
 (50 10)  (230 330)  (230 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (194 331)  (194 331)  routing T_4_20.sp4_r_v_b_36 <X> T_4_20.lc_trk_g2_4
 (17 11)  (197 331)  (197 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (198 331)  (198 331)  routing T_4_20.bnl_op_5 <X> T_4_20.lc_trk_g2_5
 (22 11)  (202 331)  (202 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (204 331)  (204 331)  routing T_4_20.tnr_op_6 <X> T_4_20.lc_trk_g2_6
 (28 11)  (208 331)  (208 331)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 331)  (209 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 331)  (211 331)  routing T_4_20.lc_trk_g2_6 <X> T_4_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (218 331)  (218 331)  LC_5 Logic Functioning bit
 (39 11)  (219 331)  (219 331)  LC_5 Logic Functioning bit
 (40 11)  (220 331)  (220 331)  LC_5 Logic Functioning bit
 (41 11)  (221 331)  (221 331)  LC_5 Logic Functioning bit
 (42 11)  (222 331)  (222 331)  LC_5 Logic Functioning bit
 (43 11)  (223 331)  (223 331)  LC_5 Logic Functioning bit
 (11 12)  (191 332)  (191 332)  routing T_4_20.sp4_v_t_38 <X> T_4_20.sp4_v_b_11
 (12 12)  (192 332)  (192 332)  routing T_4_20.sp4_v_t_46 <X> T_4_20.sp4_h_r_11
 (13 12)  (193 332)  (193 332)  routing T_4_20.sp4_v_t_38 <X> T_4_20.sp4_v_b_11
 (15 12)  (195 332)  (195 332)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g3_1
 (16 12)  (196 332)  (196 332)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g3_1
 (17 12)  (197 332)  (197 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 332)  (198 332)  routing T_4_20.sp4_h_r_33 <X> T_4_20.lc_trk_g3_1
 (22 12)  (202 332)  (202 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (203 332)  (203 332)  routing T_4_20.sp4_v_t_30 <X> T_4_20.lc_trk_g3_3
 (24 12)  (204 332)  (204 332)  routing T_4_20.sp4_v_t_30 <X> T_4_20.lc_trk_g3_3
 (26 12)  (206 332)  (206 332)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 332)  (209 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 332)  (210 332)  routing T_4_20.lc_trk_g0_5 <X> T_4_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 332)  (211 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 332)  (213 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 332)  (214 332)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 332)  (215 332)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.input_2_6
 (36 12)  (216 332)  (216 332)  LC_6 Logic Functioning bit
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (41 12)  (221 332)  (221 332)  LC_6 Logic Functioning bit
 (42 12)  (222 332)  (222 332)  LC_6 Logic Functioning bit
 (43 12)  (223 332)  (223 332)  LC_6 Logic Functioning bit
 (45 12)  (225 332)  (225 332)  LC_6 Logic Functioning bit
 (14 13)  (194 333)  (194 333)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g3_0
 (15 13)  (195 333)  (195 333)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g3_0
 (16 13)  (196 333)  (196 333)  routing T_4_20.sp4_h_r_24 <X> T_4_20.lc_trk_g3_0
 (17 13)  (197 333)  (197 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (206 333)  (206 333)  routing T_4_20.lc_trk_g0_6 <X> T_4_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 333)  (209 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 333)  (211 333)  routing T_4_20.lc_trk_g3_6 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 333)  (212 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (217 333)  (217 333)  LC_6 Logic Functioning bit
 (39 13)  (219 333)  (219 333)  LC_6 Logic Functioning bit
 (42 13)  (222 333)  (222 333)  LC_6 Logic Functioning bit
 (46 13)  (226 333)  (226 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (188 334)  (188 334)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_h_l_47
 (9 14)  (189 334)  (189 334)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_h_l_47
 (10 14)  (190 334)  (190 334)  routing T_4_20.sp4_v_t_41 <X> T_4_20.sp4_h_l_47
 (15 14)  (195 334)  (195 334)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g3_5
 (17 14)  (197 334)  (197 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (198 334)  (198 334)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g3_5
 (22 14)  (202 334)  (202 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (207 334)  (207 334)  routing T_4_20.lc_trk_g1_1 <X> T_4_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 334)  (209 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 334)  (211 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 334)  (212 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 334)  (213 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 334)  (214 334)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 334)  (216 334)  LC_7 Logic Functioning bit
 (37 14)  (217 334)  (217 334)  LC_7 Logic Functioning bit
 (38 14)  (218 334)  (218 334)  LC_7 Logic Functioning bit
 (39 14)  (219 334)  (219 334)  LC_7 Logic Functioning bit
 (18 15)  (198 335)  (198 335)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g3_5
 (22 15)  (202 335)  (202 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (208 335)  (208 335)  routing T_4_20.lc_trk_g2_1 <X> T_4_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 335)  (209 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 335)  (211 335)  routing T_4_20.lc_trk_g3_7 <X> T_4_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (220 335)  (220 335)  LC_7 Logic Functioning bit
 (41 15)  (221 335)  (221 335)  LC_7 Logic Functioning bit
 (42 15)  (222 335)  (222 335)  LC_7 Logic Functioning bit
 (43 15)  (223 335)  (223 335)  LC_7 Logic Functioning bit


LogicTile_5_20

 (14 0)  (248 320)  (248 320)  routing T_5_20.wire_logic_cluster/lc_0/out <X> T_5_20.lc_trk_g0_0
 (26 0)  (260 320)  (260 320)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 320)  (261 320)  routing T_5_20.lc_trk_g1_0 <X> T_5_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 320)  (263 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 320)  (266 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 320)  (268 320)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 320)  (269 320)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.input_2_0
 (38 0)  (272 320)  (272 320)  LC_0 Logic Functioning bit
 (39 0)  (273 320)  (273 320)  LC_0 Logic Functioning bit
 (42 0)  (276 320)  (276 320)  LC_0 Logic Functioning bit
 (43 0)  (277 320)  (277 320)  LC_0 Logic Functioning bit
 (17 1)  (251 321)  (251 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (28 1)  (262 321)  (262 321)  routing T_5_20.lc_trk_g2_4 <X> T_5_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 321)  (263 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 321)  (265 321)  routing T_5_20.lc_trk_g1_2 <X> T_5_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 321)  (266 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (268 321)  (268 321)  routing T_5_20.lc_trk_g1_5 <X> T_5_20.input_2_0
 (36 1)  (270 321)  (270 321)  LC_0 Logic Functioning bit
 (37 1)  (271 321)  (271 321)  LC_0 Logic Functioning bit
 (40 1)  (274 321)  (274 321)  LC_0 Logic Functioning bit
 (41 1)  (275 321)  (275 321)  LC_0 Logic Functioning bit
 (48 1)  (282 321)  (282 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (238 322)  (238 322)  routing T_5_20.sp4_v_b_4 <X> T_5_20.sp4_v_t_37
 (6 2)  (240 322)  (240 322)  routing T_5_20.sp4_v_b_4 <X> T_5_20.sp4_v_t_37
 (12 2)  (246 322)  (246 322)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (15 2)  (249 322)  (249 322)  routing T_5_20.sp4_h_r_21 <X> T_5_20.lc_trk_g0_5
 (16 2)  (250 322)  (250 322)  routing T_5_20.sp4_h_r_21 <X> T_5_20.lc_trk_g0_5
 (17 2)  (251 322)  (251 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (252 322)  (252 322)  routing T_5_20.sp4_h_r_21 <X> T_5_20.lc_trk_g0_5
 (26 2)  (260 322)  (260 322)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g2_0 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 322)  (265 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (272 322)  (272 322)  LC_1 Logic Functioning bit
 (39 2)  (273 322)  (273 322)  LC_1 Logic Functioning bit
 (42 2)  (276 322)  (276 322)  LC_1 Logic Functioning bit
 (43 2)  (277 322)  (277 322)  LC_1 Logic Functioning bit
 (0 3)  (234 323)  (234 323)  routing T_5_20.glb_netwk_3 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (11 3)  (245 323)  (245 323)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (13 3)  (247 323)  (247 323)  routing T_5_20.sp4_v_t_45 <X> T_5_20.sp4_h_l_39
 (18 3)  (252 323)  (252 323)  routing T_5_20.sp4_h_r_21 <X> T_5_20.lc_trk_g0_5
 (28 3)  (262 323)  (262 323)  routing T_5_20.lc_trk_g2_5 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 323)  (266 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (267 323)  (267 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.input_2_1
 (35 3)  (269 323)  (269 323)  routing T_5_20.lc_trk_g2_3 <X> T_5_20.input_2_1
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (40 3)  (274 323)  (274 323)  LC_1 Logic Functioning bit
 (41 3)  (275 323)  (275 323)  LC_1 Logic Functioning bit
 (25 4)  (259 324)  (259 324)  routing T_5_20.sp4_h_r_10 <X> T_5_20.lc_trk_g1_2
 (27 4)  (261 324)  (261 324)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 324)  (263 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 324)  (264 324)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 324)  (266 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 324)  (267 324)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_2/in_3
 (38 4)  (272 324)  (272 324)  LC_2 Logic Functioning bit
 (39 4)  (273 324)  (273 324)  LC_2 Logic Functioning bit
 (42 4)  (276 324)  (276 324)  LC_2 Logic Functioning bit
 (43 4)  (277 324)  (277 324)  LC_2 Logic Functioning bit
 (50 4)  (284 324)  (284 324)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (248 325)  (248 325)  routing T_5_20.sp12_h_r_16 <X> T_5_20.lc_trk_g1_0
 (16 5)  (250 325)  (250 325)  routing T_5_20.sp12_h_r_16 <X> T_5_20.lc_trk_g1_0
 (17 5)  (251 325)  (251 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (256 325)  (256 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 325)  (257 325)  routing T_5_20.sp4_h_r_10 <X> T_5_20.lc_trk_g1_2
 (24 5)  (258 325)  (258 325)  routing T_5_20.sp4_h_r_10 <X> T_5_20.lc_trk_g1_2
 (29 5)  (263 325)  (263 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 325)  (270 325)  LC_2 Logic Functioning bit
 (37 5)  (271 325)  (271 325)  LC_2 Logic Functioning bit
 (40 5)  (274 325)  (274 325)  LC_2 Logic Functioning bit
 (41 5)  (275 325)  (275 325)  LC_2 Logic Functioning bit
 (4 6)  (238 326)  (238 326)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_38
 (6 6)  (240 326)  (240 326)  routing T_5_20.sp4_v_b_7 <X> T_5_20.sp4_v_t_38
 (14 6)  (248 326)  (248 326)  routing T_5_20.wire_logic_cluster/lc_4/out <X> T_5_20.lc_trk_g1_4
 (16 6)  (250 326)  (250 326)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (17 6)  (251 326)  (251 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 326)  (252 326)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (17 7)  (251 327)  (251 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (252 327)  (252 327)  routing T_5_20.sp4_v_b_13 <X> T_5_20.lc_trk_g1_5
 (11 8)  (245 328)  (245 328)  routing T_5_20.sp4_h_r_3 <X> T_5_20.sp4_v_b_8
 (15 8)  (249 328)  (249 328)  routing T_5_20.tnr_op_1 <X> T_5_20.lc_trk_g2_1
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (255 328)  (255 328)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g2_3
 (22 8)  (256 328)  (256 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (257 328)  (257 328)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g2_3
 (24 8)  (258 328)  (258 328)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g2_3
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 328)  (264 328)  routing T_5_20.lc_trk_g0_5 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (41 8)  (275 328)  (275 328)  LC_4 Logic Functioning bit
 (43 8)  (277 328)  (277 328)  LC_4 Logic Functioning bit
 (46 8)  (280 328)  (280 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (249 329)  (249 329)  routing T_5_20.tnr_op_0 <X> T_5_20.lc_trk_g2_0
 (17 9)  (251 329)  (251 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (255 329)  (255 329)  routing T_5_20.sp4_h_r_43 <X> T_5_20.lc_trk_g2_3
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (265 329)  (265 329)  routing T_5_20.lc_trk_g3_2 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (271 329)  (271 329)  LC_4 Logic Functioning bit
 (39 9)  (273 329)  (273 329)  LC_4 Logic Functioning bit
 (41 9)  (275 329)  (275 329)  LC_4 Logic Functioning bit
 (43 9)  (277 329)  (277 329)  LC_4 Logic Functioning bit
 (15 10)  (249 330)  (249 330)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g2_5
 (16 10)  (250 330)  (250 330)  routing T_5_20.sp4_v_t_32 <X> T_5_20.lc_trk_g2_5
 (17 10)  (251 330)  (251 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (257 330)  (257 330)  routing T_5_20.sp12_v_b_23 <X> T_5_20.lc_trk_g2_7
 (25 10)  (259 330)  (259 330)  routing T_5_20.sp4_h_r_46 <X> T_5_20.lc_trk_g2_6
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 330)  (267 330)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 330)  (271 330)  LC_5 Logic Functioning bit
 (39 10)  (273 330)  (273 330)  LC_5 Logic Functioning bit
 (41 10)  (275 330)  (275 330)  LC_5 Logic Functioning bit
 (43 10)  (277 330)  (277 330)  LC_5 Logic Functioning bit
 (4 11)  (238 331)  (238 331)  routing T_5_20.sp4_h_r_10 <X> T_5_20.sp4_h_l_43
 (6 11)  (240 331)  (240 331)  routing T_5_20.sp4_h_r_10 <X> T_5_20.sp4_h_l_43
 (8 11)  (242 331)  (242 331)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_v_t_42
 (9 11)  (243 331)  (243 331)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_v_t_42
 (10 11)  (244 331)  (244 331)  routing T_5_20.sp4_h_r_1 <X> T_5_20.sp4_v_t_42
 (14 11)  (248 331)  (248 331)  routing T_5_20.sp4_r_v_b_36 <X> T_5_20.lc_trk_g2_4
 (17 11)  (251 331)  (251 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (255 331)  (255 331)  routing T_5_20.sp12_v_b_23 <X> T_5_20.lc_trk_g2_7
 (22 11)  (256 331)  (256 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 331)  (257 331)  routing T_5_20.sp4_h_r_46 <X> T_5_20.lc_trk_g2_6
 (24 11)  (258 331)  (258 331)  routing T_5_20.sp4_h_r_46 <X> T_5_20.lc_trk_g2_6
 (25 11)  (259 331)  (259 331)  routing T_5_20.sp4_h_r_46 <X> T_5_20.lc_trk_g2_6
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g3_0 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g2_6 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 331)  (270 331)  LC_5 Logic Functioning bit
 (38 11)  (272 331)  (272 331)  LC_5 Logic Functioning bit
 (40 11)  (274 331)  (274 331)  LC_5 Logic Functioning bit
 (42 11)  (276 331)  (276 331)  LC_5 Logic Functioning bit
 (25 12)  (259 332)  (259 332)  routing T_5_20.rgt_op_2 <X> T_5_20.lc_trk_g3_2
 (28 12)  (262 332)  (262 332)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 332)  (263 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 332)  (264 332)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 332)  (267 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 332)  (270 332)  LC_6 Logic Functioning bit
 (37 12)  (271 332)  (271 332)  LC_6 Logic Functioning bit
 (38 12)  (272 332)  (272 332)  LC_6 Logic Functioning bit
 (39 12)  (273 332)  (273 332)  LC_6 Logic Functioning bit
 (41 12)  (275 332)  (275 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (45 12)  (279 332)  (279 332)  LC_6 Logic Functioning bit
 (17 13)  (251 333)  (251 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 333)  (256 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (258 333)  (258 333)  routing T_5_20.rgt_op_2 <X> T_5_20.lc_trk_g3_2
 (26 13)  (260 333)  (260 333)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 333)  (262 333)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 333)  (263 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 333)  (264 333)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 333)  (265 333)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (271 333)  (271 333)  LC_6 Logic Functioning bit
 (39 13)  (273 333)  (273 333)  LC_6 Logic Functioning bit
 (46 13)  (280 333)  (280 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (287 333)  (287 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (238 334)  (238 334)  routing T_5_20.sp4_v_b_9 <X> T_5_20.sp4_v_t_44
 (13 14)  (247 334)  (247 334)  routing T_5_20.sp4_v_b_11 <X> T_5_20.sp4_v_t_46
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (259 334)  (259 334)  routing T_5_20.wire_logic_cluster/lc_6/out <X> T_5_20.lc_trk_g3_6
 (8 15)  (242 335)  (242 335)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_t_47
 (9 15)  (243 335)  (243 335)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_t_47
 (10 15)  (244 335)  (244 335)  routing T_5_20.sp4_h_r_4 <X> T_5_20.sp4_v_t_47
 (21 15)  (255 335)  (255 335)  routing T_5_20.sp4_r_v_b_47 <X> T_5_20.lc_trk_g3_7
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_20

 (16 0)  (304 320)  (304 320)  routing T_6_20.sp12_h_r_9 <X> T_6_20.lc_trk_g0_1
 (17 0)  (305 320)  (305 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (314 320)  (314 320)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (45 0)  (333 320)  (333 320)  LC_0 Logic Functioning bit
 (21 1)  (309 321)  (309 321)  routing T_6_20.sp4_r_v_b_32 <X> T_6_20.lc_trk_g0_3
 (27 1)  (315 321)  (315 321)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 321)  (318 321)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 321)  (322 321)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.input_2_0
 (35 1)  (323 321)  (323 321)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.input_2_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (40 1)  (328 321)  (328 321)  LC_0 Logic Functioning bit
 (51 1)  (339 321)  (339 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (294 322)  (294 322)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_37
 (15 2)  (303 322)  (303 322)  routing T_6_20.sp4_v_b_21 <X> T_6_20.lc_trk_g0_5
 (16 2)  (304 322)  (304 322)  routing T_6_20.sp4_v_b_21 <X> T_6_20.lc_trk_g0_5
 (17 2)  (305 322)  (305 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (313 322)  (313 322)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (27 2)  (315 322)  (315 322)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 322)  (317 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 322)  (322 322)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 322)  (323 322)  routing T_6_20.lc_trk_g0_5 <X> T_6_20.input_2_1
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (42 2)  (330 322)  (330 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (5 3)  (293 323)  (293 323)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_37
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 323)  (311 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (24 3)  (312 323)  (312 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.sp4_h_l_11 <X> T_6_20.lc_trk_g0_6
 (26 3)  (314 323)  (314 323)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 323)  (317 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 323)  (318 323)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 323)  (320 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (46 3)  (334 323)  (334 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (299 324)  (299 324)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (13 4)  (301 324)  (301 324)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (14 4)  (302 324)  (302 324)  routing T_6_20.wire_logic_cluster/lc_0/out <X> T_6_20.lc_trk_g1_0
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (311 324)  (311 324)  routing T_6_20.sp4_v_b_19 <X> T_6_20.lc_trk_g1_3
 (24 4)  (312 324)  (312 324)  routing T_6_20.sp4_v_b_19 <X> T_6_20.lc_trk_g1_3
 (25 4)  (313 324)  (313 324)  routing T_6_20.sp4_v_b_2 <X> T_6_20.lc_trk_g1_2
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 324)  (323 324)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_2
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (45 4)  (333 324)  (333 324)  LC_2 Logic Functioning bit
 (12 5)  (300 325)  (300 325)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_v_b_5
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (306 325)  (306 325)  routing T_6_20.sp4_r_v_b_25 <X> T_6_20.lc_trk_g1_1
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (311 325)  (311 325)  routing T_6_20.sp4_v_b_2 <X> T_6_20.lc_trk_g1_2
 (26 5)  (314 325)  (314 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 325)  (320 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (321 325)  (321 325)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_2
 (35 5)  (323 325)  (323 325)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.input_2_2
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (46 5)  (334 325)  (334 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (12 6)  (300 326)  (300 326)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_h_l_40
 (14 6)  (302 326)  (302 326)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 326)  (319 326)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (37 6)  (325 326)  (325 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (45 6)  (333 326)  (333 326)  LC_3 Logic Functioning bit
 (46 6)  (334 326)  (334 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (296 327)  (296 327)  routing T_6_20.sp4_h_r_4 <X> T_6_20.sp4_v_t_41
 (9 7)  (297 327)  (297 327)  routing T_6_20.sp4_h_r_4 <X> T_6_20.sp4_v_t_41
 (13 7)  (301 327)  (301 327)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_h_l_40
 (14 7)  (302 327)  (302 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (15 7)  (303 327)  (303 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (16 7)  (304 327)  (304 327)  routing T_6_20.sp4_h_l_9 <X> T_6_20.lc_trk_g1_4
 (17 7)  (305 327)  (305 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 327)  (320 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (322 327)  (322 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.input_2_3
 (35 7)  (323 327)  (323 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.input_2_3
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (39 7)  (327 327)  (327 327)  LC_3 Logic Functioning bit
 (47 7)  (335 327)  (335 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (293 328)  (293 328)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_h_r_6
 (8 8)  (296 328)  (296 328)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_h_r_7
 (10 8)  (298 328)  (298 328)  routing T_6_20.sp4_h_l_46 <X> T_6_20.sp4_h_r_7
 (26 8)  (314 328)  (314 328)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 328)  (315 328)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 328)  (316 328)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 328)  (317 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 328)  (319 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 328)  (320 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 328)  (321 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 328)  (322 328)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (37 8)  (325 328)  (325 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (43 8)  (331 328)  (331 328)  LC_4 Logic Functioning bit
 (4 9)  (292 329)  (292 329)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_h_r_6
 (5 9)  (293 329)  (293 329)  routing T_6_20.sp4_h_r_6 <X> T_6_20.sp4_v_b_6
 (26 9)  (314 329)  (314 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 329)  (316 329)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 329)  (320 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (322 329)  (322 329)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.input_2_4
 (36 9)  (324 329)  (324 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (40 9)  (328 329)  (328 329)  LC_4 Logic Functioning bit
 (46 9)  (334 329)  (334 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (296 330)  (296 330)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_h_l_42
 (9 10)  (297 330)  (297 330)  routing T_6_20.sp4_v_t_42 <X> T_6_20.sp4_h_l_42
 (15 10)  (303 330)  (303 330)  routing T_6_20.rgt_op_5 <X> T_6_20.lc_trk_g2_5
 (17 10)  (305 330)  (305 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (306 330)  (306 330)  routing T_6_20.rgt_op_5 <X> T_6_20.lc_trk_g2_5
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 330)  (315 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 330)  (323 330)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.input_2_5
 (36 10)  (324 330)  (324 330)  LC_5 Logic Functioning bit
 (37 10)  (325 330)  (325 330)  LC_5 Logic Functioning bit
 (38 10)  (326 330)  (326 330)  LC_5 Logic Functioning bit
 (41 10)  (329 330)  (329 330)  LC_5 Logic Functioning bit
 (43 10)  (331 330)  (331 330)  LC_5 Logic Functioning bit
 (46 10)  (334 330)  (334 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (292 331)  (292 331)  routing T_6_20.sp4_v_b_1 <X> T_6_20.sp4_h_l_43
 (14 11)  (302 331)  (302 331)  routing T_6_20.sp4_r_v_b_36 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (311 331)  (311 331)  routing T_6_20.sp12_v_t_21 <X> T_6_20.lc_trk_g2_6
 (25 11)  (313 331)  (313 331)  routing T_6_20.sp12_v_t_21 <X> T_6_20.lc_trk_g2_6
 (27 11)  (315 331)  (315 331)  routing T_6_20.lc_trk_g1_4 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 331)  (320 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 331)  (321 331)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.input_2_5
 (37 11)  (325 331)  (325 331)  LC_5 Logic Functioning bit
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (43 11)  (331 331)  (331 331)  LC_5 Logic Functioning bit
 (3 12)  (291 332)  (291 332)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g3_1
 (25 12)  (313 332)  (313 332)  routing T_6_20.wire_logic_cluster/lc_2/out <X> T_6_20.lc_trk_g3_2
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 332)  (319 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 332)  (322 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (41 12)  (329 332)  (329 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (3 13)  (291 333)  (291 333)  routing T_6_20.sp12_v_b_1 <X> T_6_20.sp12_h_r_1
 (9 13)  (297 333)  (297 333)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_v_b_10
 (10 13)  (298 333)  (298 333)  routing T_6_20.sp4_v_t_39 <X> T_6_20.sp4_v_b_10
 (15 13)  (303 333)  (303 333)  routing T_6_20.tnr_op_0 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (41 13)  (329 333)  (329 333)  LC_6 Logic Functioning bit
 (43 13)  (331 333)  (331 333)  LC_6 Logic Functioning bit
 (4 14)  (292 334)  (292 334)  routing T_6_20.sp4_v_b_9 <X> T_6_20.sp4_v_t_44
 (11 14)  (299 334)  (299 334)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_v_t_46
 (13 14)  (301 334)  (301 334)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_v_t_46
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (314 334)  (314 334)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 334)  (316 334)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 334)  (322 334)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (50 14)  (338 334)  (338 334)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (292 335)  (292 335)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_h_l_44
 (6 15)  (294 335)  (294 335)  routing T_6_20.sp4_h_r_1 <X> T_6_20.sp4_h_l_44
 (16 15)  (304 335)  (304 335)  routing T_6_20.sp12_v_b_12 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (309 335)  (309 335)  routing T_6_20.sp4_r_v_b_47 <X> T_6_20.lc_trk_g3_7
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 335)  (315 335)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 335)  (316 335)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (51 15)  (339 335)  (339 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_20

 (17 0)  (359 320)  (359 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 320)  (360 320)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g0_1
 (21 0)  (363 320)  (363 320)  routing T_7_20.wire_logic_cluster/lc_3/out <X> T_7_20.lc_trk_g0_3
 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 320)  (368 320)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 320)  (370 320)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 320)  (378 320)  LC_0 Logic Functioning bit
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (38 0)  (380 320)  (380 320)  LC_0 Logic Functioning bit
 (42 0)  (384 320)  (384 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (4 1)  (346 321)  (346 321)  routing T_7_20.sp4_v_t_42 <X> T_7_20.sp4_h_r_0
 (5 1)  (347 321)  (347 321)  routing T_7_20.sp4_h_r_0 <X> T_7_20.sp4_v_b_0
 (28 1)  (370 321)  (370 321)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 321)  (374 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (375 321)  (375 321)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.input_2_0
 (35 1)  (377 321)  (377 321)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.input_2_0
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (37 1)  (379 321)  (379 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (39 1)  (381 321)  (381 321)  LC_0 Logic Functioning bit
 (48 1)  (390 321)  (390 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (355 322)  (355 322)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_t_39
 (15 2)  (357 322)  (357 322)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (17 2)  (359 322)  (359 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (360 322)  (360 322)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (26 2)  (368 322)  (368 322)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 322)  (369 322)  routing T_7_20.lc_trk_g1_1 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 322)  (373 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 322)  (375 322)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 322)  (378 322)  LC_1 Logic Functioning bit
 (38 2)  (380 322)  (380 322)  LC_1 Logic Functioning bit
 (41 2)  (383 322)  (383 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_3 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (12 3)  (354 323)  (354 323)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_t_39
 (14 3)  (356 323)  (356 323)  routing T_7_20.sp4_r_v_b_28 <X> T_7_20.lc_trk_g0_4
 (17 3)  (359 323)  (359 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (360 323)  (360 323)  routing T_7_20.sp12_h_r_5 <X> T_7_20.lc_trk_g0_5
 (28 3)  (370 323)  (370 323)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 323)  (374 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (375 323)  (375 323)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.input_2_1
 (35 3)  (377 323)  (377 323)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.input_2_1
 (36 3)  (378 323)  (378 323)  LC_1 Logic Functioning bit
 (38 3)  (380 323)  (380 323)  LC_1 Logic Functioning bit
 (40 3)  (382 323)  (382 323)  LC_1 Logic Functioning bit
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (46 3)  (388 323)  (388 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (347 324)  (347 324)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_h_r_3
 (12 4)  (354 324)  (354 324)  routing T_7_20.sp4_v_t_40 <X> T_7_20.sp4_h_r_5
 (14 4)  (356 324)  (356 324)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g1_0
 (17 4)  (359 324)  (359 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 324)  (360 324)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g1_1
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (368 324)  (368 324)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 324)  (369 324)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 324)  (370 324)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 324)  (372 324)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 324)  (376 324)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 324)  (377 324)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.input_2_2
 (38 4)  (380 324)  (380 324)  LC_2 Logic Functioning bit
 (39 4)  (381 324)  (381 324)  LC_2 Logic Functioning bit
 (42 4)  (384 324)  (384 324)  LC_2 Logic Functioning bit
 (43 4)  (385 324)  (385 324)  LC_2 Logic Functioning bit
 (8 5)  (350 325)  (350 325)  routing T_7_20.sp4_h_l_41 <X> T_7_20.sp4_v_b_4
 (9 5)  (351 325)  (351 325)  routing T_7_20.sp4_h_l_41 <X> T_7_20.sp4_v_b_4
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (363 325)  (363 325)  routing T_7_20.sp4_r_v_b_27 <X> T_7_20.lc_trk_g1_3
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 325)  (370 325)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 325)  (374 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (375 325)  (375 325)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.input_2_2
 (34 5)  (376 325)  (376 325)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.input_2_2
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (37 5)  (379 325)  (379 325)  LC_2 Logic Functioning bit
 (40 5)  (382 325)  (382 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (48 5)  (390 325)  (390 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (356 326)  (356 326)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g1_4
 (17 6)  (359 326)  (359 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 326)  (360 326)  routing T_7_20.wire_logic_cluster/lc_5/out <X> T_7_20.lc_trk_g1_5
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g0_4 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (377 326)  (377 326)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (41 6)  (383 326)  (383 326)  LC_3 Logic Functioning bit
 (45 6)  (387 326)  (387 326)  LC_3 Logic Functioning bit
 (48 6)  (390 326)  (390 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (368 327)  (368 327)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 327)  (374 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (375 327)  (375 327)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_3
 (34 7)  (376 327)  (376 327)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_3
 (35 7)  (377 327)  (377 327)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.input_2_3
 (36 7)  (378 327)  (378 327)  LC_3 Logic Functioning bit
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (40 7)  (382 327)  (382 327)  LC_3 Logic Functioning bit
 (51 7)  (393 327)  (393 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (354 328)  (354 328)  routing T_7_20.sp4_v_b_8 <X> T_7_20.sp4_h_r_8
 (22 8)  (364 328)  (364 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 328)  (365 328)  routing T_7_20.sp12_v_b_11 <X> T_7_20.lc_trk_g2_3
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 328)  (370 328)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (42 8)  (384 328)  (384 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (47 8)  (389 328)  (389 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (353 329)  (353 329)  routing T_7_20.sp4_v_b_8 <X> T_7_20.sp4_h_r_8
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 329)  (365 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (24 9)  (366 329)  (366 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (25 9)  (367 329)  (367 329)  routing T_7_20.sp4_h_l_15 <X> T_7_20.lc_trk_g2_2
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 329)  (374 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 329)  (375 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_4
 (34 9)  (376 329)  (376 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.input_2_4
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (47 9)  (389 329)  (389 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (350 330)  (350 330)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_h_l_42
 (14 10)  (356 330)  (356 330)  routing T_7_20.sp4_v_t_17 <X> T_7_20.lc_trk_g2_4
 (15 10)  (357 330)  (357 330)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g2_5
 (16 10)  (358 330)  (358 330)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g2_5
 (17 10)  (359 330)  (359 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (360 330)  (360 330)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g2_5
 (25 10)  (367 330)  (367 330)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g2_6
 (28 10)  (370 330)  (370 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 330)  (371 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 330)  (372 330)  routing T_7_20.lc_trk_g2_4 <X> T_7_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 330)  (373 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g1_5 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (42 10)  (384 330)  (384 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (13 11)  (355 331)  (355 331)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_h_l_45
 (16 11)  (358 331)  (358 331)  routing T_7_20.sp4_v_t_17 <X> T_7_20.lc_trk_g2_4
 (17 11)  (359 331)  (359 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 331)  (368 331)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 331)  (370 331)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 331)  (371 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 331)  (374 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 331)  (375 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.input_2_5
 (34 11)  (376 331)  (376 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.input_2_5
 (35 11)  (377 331)  (377 331)  routing T_7_20.lc_trk_g3_2 <X> T_7_20.input_2_5
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (38 11)  (380 331)  (380 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit
 (6 12)  (348 332)  (348 332)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_v_b_9
 (12 12)  (354 332)  (354 332)  routing T_7_20.sp4_v_t_46 <X> T_7_20.sp4_h_r_11
 (14 12)  (356 332)  (356 332)  routing T_7_20.sp4_v_b_24 <X> T_7_20.lc_trk_g3_0
 (15 12)  (357 332)  (357 332)  routing T_7_20.sp4_v_t_28 <X> T_7_20.lc_trk_g3_1
 (16 12)  (358 332)  (358 332)  routing T_7_20.sp4_v_t_28 <X> T_7_20.lc_trk_g3_1
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (363 332)  (363 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 332)  (365 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (24 12)  (366 332)  (366 332)  routing T_7_20.sp4_h_r_35 <X> T_7_20.lc_trk_g3_3
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 332)  (373 332)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 332)  (376 332)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (39 12)  (381 332)  (381 332)  LC_6 Logic Functioning bit
 (41 12)  (383 332)  (383 332)  LC_6 Logic Functioning bit
 (43 12)  (385 332)  (385 332)  LC_6 Logic Functioning bit
 (4 13)  (346 333)  (346 333)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_h_r_9
 (5 13)  (347 333)  (347 333)  routing T_7_20.sp4_v_t_43 <X> T_7_20.sp4_v_b_9
 (6 13)  (348 333)  (348 333)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_h_r_9
 (16 13)  (358 333)  (358 333)  routing T_7_20.sp4_v_b_24 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (364 333)  (364 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (367 333)  (367 333)  routing T_7_20.sp4_r_v_b_42 <X> T_7_20.lc_trk_g3_2
 (37 13)  (379 333)  (379 333)  LC_6 Logic Functioning bit
 (39 13)  (381 333)  (381 333)  LC_6 Logic Functioning bit
 (41 13)  (383 333)  (383 333)  LC_6 Logic Functioning bit
 (43 13)  (385 333)  (385 333)  LC_6 Logic Functioning bit
 (5 14)  (347 334)  (347 334)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_44
 (8 14)  (350 334)  (350 334)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_h_l_47
 (9 14)  (351 334)  (351 334)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_h_l_47
 (10 14)  (352 334)  (352 334)  routing T_7_20.sp4_v_t_41 <X> T_7_20.sp4_h_l_47
 (14 14)  (356 334)  (356 334)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (15 14)  (357 334)  (357 334)  routing T_7_20.sp4_h_r_45 <X> T_7_20.lc_trk_g3_5
 (16 14)  (358 334)  (358 334)  routing T_7_20.sp4_h_r_45 <X> T_7_20.lc_trk_g3_5
 (17 14)  (359 334)  (359 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 334)  (360 334)  routing T_7_20.sp4_h_r_45 <X> T_7_20.lc_trk_g3_5
 (26 14)  (368 334)  (368 334)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 334)  (369 334)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 334)  (370 334)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 334)  (371 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 334)  (376 334)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (39 14)  (381 334)  (381 334)  LC_7 Logic Functioning bit
 (42 14)  (384 334)  (384 334)  LC_7 Logic Functioning bit
 (43 14)  (385 334)  (385 334)  LC_7 Logic Functioning bit
 (50 14)  (392 334)  (392 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (393 334)  (393 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (348 335)  (348 335)  routing T_7_20.sp4_v_t_44 <X> T_7_20.sp4_h_l_44
 (14 15)  (356 335)  (356 335)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (16 15)  (358 335)  (358 335)  routing T_7_20.sp4_v_b_36 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (360 335)  (360 335)  routing T_7_20.sp4_h_r_45 <X> T_7_20.lc_trk_g3_5
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 335)  (367 335)  routing T_7_20.sp4_r_v_b_46 <X> T_7_20.lc_trk_g3_6
 (29 15)  (371 335)  (371 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 335)  (372 335)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (373 335)  (373 335)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 335)  (378 335)  LC_7 Logic Functioning bit
 (37 15)  (379 335)  (379 335)  LC_7 Logic Functioning bit
 (40 15)  (382 335)  (382 335)  LC_7 Logic Functioning bit
 (41 15)  (383 335)  (383 335)  LC_7 Logic Functioning bit
 (51 15)  (393 335)  (393 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_20

 (12 0)  (408 320)  (408 320)  routing T_8_20.sp4_h_l_46 <X> T_8_20.sp4_h_r_2
 (13 1)  (409 321)  (409 321)  routing T_8_20.sp4_h_l_46 <X> T_8_20.sp4_h_r_2
 (4 2)  (400 322)  (400 322)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (6 2)  (402 322)  (402 322)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (5 3)  (401 323)  (401 323)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_v_t_37
 (9 4)  (405 324)  (405 324)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_h_r_4
 (10 4)  (406 324)  (406 324)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_h_r_4
 (5 6)  (401 326)  (401 326)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_h_l_38
 (4 7)  (400 327)  (400 327)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_h_l_38
 (8 9)  (404 329)  (404 329)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_v_b_7
 (9 9)  (405 329)  (405 329)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_v_b_7
 (10 9)  (406 329)  (406 329)  routing T_8_20.sp4_h_l_36 <X> T_8_20.sp4_v_b_7
 (12 9)  (408 329)  (408 329)  routing T_8_20.sp4_h_r_8 <X> T_8_20.sp4_v_b_8
 (4 10)  (400 330)  (400 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (5 10)  (401 330)  (401 330)  routing T_8_20.sp4_v_b_6 <X> T_8_20.sp4_h_l_43
 (6 10)  (402 330)  (402 330)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (5 11)  (401 331)  (401 331)  routing T_8_20.sp4_h_r_0 <X> T_8_20.sp4_v_t_43
 (10 12)  (406 332)  (406 332)  routing T_8_20.sp4_v_t_40 <X> T_8_20.sp4_h_r_10
 (5 14)  (401 334)  (401 334)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_h_l_44
 (6 14)  (402 334)  (402 334)  routing T_8_20.sp4_h_l_41 <X> T_8_20.sp4_v_t_44
 (11 14)  (407 334)  (407 334)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_v_t_46
 (4 15)  (400 335)  (400 335)  routing T_8_20.sp4_h_r_6 <X> T_8_20.sp4_h_l_44
 (12 15)  (408 335)  (408 335)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_v_t_46


LogicTile_9_20

 (8 0)  (446 320)  (446 320)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_h_r_1
 (9 0)  (447 320)  (447 320)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_h_r_1
 (14 0)  (452 320)  (452 320)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (15 0)  (453 320)  (453 320)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g0_1
 (16 0)  (454 320)  (454 320)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (14 1)  (452 321)  (452 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (15 1)  (453 321)  (453 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (16 1)  (454 321)  (454 321)  routing T_9_20.sp4_h_l_5 <X> T_9_20.lc_trk_g0_0
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (38 1)  (476 321)  (476 321)  LC_0 Logic Functioning bit
 (46 1)  (484 321)  (484 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 322)  (446 322)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_h_l_36
 (9 2)  (447 322)  (447 322)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_h_l_36
 (10 2)  (448 322)  (448 322)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_h_l_36
 (16 2)  (454 322)  (454 322)  routing T_9_20.sp12_h_l_18 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_3 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (3 3)  (441 323)  (441 323)  routing T_9_20.sp12_v_b_0 <X> T_9_20.sp12_h_l_23
 (11 3)  (449 323)  (449 323)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_h_l_39
 (18 3)  (456 323)  (456 323)  routing T_9_20.sp12_h_l_18 <X> T_9_20.lc_trk_g0_5
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (25 3)  (463 323)  (463 323)  routing T_9_20.sp4_h_r_6 <X> T_9_20.lc_trk_g0_6
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g3_3 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 323)  (474 323)  LC_1 Logic Functioning bit
 (38 3)  (476 323)  (476 323)  LC_1 Logic Functioning bit
 (14 4)  (452 324)  (452 324)  routing T_9_20.bnr_op_0 <X> T_9_20.lc_trk_g1_0
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (462 324)  (462 324)  routing T_9_20.top_op_3 <X> T_9_20.lc_trk_g1_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (46 4)  (484 324)  (484 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (452 325)  (452 325)  routing T_9_20.bnr_op_0 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (459 325)  (459 325)  routing T_9_20.top_op_3 <X> T_9_20.lc_trk_g1_3
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 325)  (463 325)  routing T_9_20.sp4_r_v_b_26 <X> T_9_20.lc_trk_g1_2
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (53 5)  (491 325)  (491 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (443 326)  (443 326)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_h_l_38
 (8 6)  (446 326)  (446 326)  routing T_9_20.sp4_h_r_4 <X> T_9_20.sp4_h_l_41
 (21 6)  (459 326)  (459 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 326)  (461 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (24 6)  (462 326)  (462 326)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (25 6)  (463 326)  (463 326)  routing T_9_20.sp4_v_b_6 <X> T_9_20.lc_trk_g1_6
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 326)  (473 326)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.input_2_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (4 7)  (442 327)  (442 327)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_h_l_38
 (21 7)  (459 327)  (459 327)  routing T_9_20.sp4_h_l_10 <X> T_9_20.lc_trk_g1_7
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (461 327)  (461 327)  routing T_9_20.sp4_v_b_6 <X> T_9_20.lc_trk_g1_6
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 327)  (472 327)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.input_2_3
 (35 7)  (473 327)  (473 327)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.input_2_3
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (38 7)  (476 327)  (476 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (48 7)  (486 327)  (486 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (463 328)  (463 328)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (48 8)  (486 328)  (486 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (25 9)  (463 329)  (463 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 329)  (468 329)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (48 9)  (486 329)  (486 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (459 330)  (459 330)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 330)  (461 330)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g2_7
 (24 10)  (462 330)  (462 330)  routing T_9_20.sp4_h_r_39 <X> T_9_20.lc_trk_g2_7
 (25 10)  (463 330)  (463 330)  routing T_9_20.sp12_v_b_6 <X> T_9_20.lc_trk_g2_6
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (462 331)  (462 331)  routing T_9_20.sp12_v_b_6 <X> T_9_20.lc_trk_g2_6
 (25 11)  (463 331)  (463 331)  routing T_9_20.sp12_v_b_6 <X> T_9_20.lc_trk_g2_6
 (6 12)  (444 332)  (444 332)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_v_b_9
 (14 12)  (452 332)  (452 332)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g3_0
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (21 12)  (459 332)  (459 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (22 12)  (460 332)  (460 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 332)  (461 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (24 12)  (462 332)  (462 332)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (27 12)  (465 332)  (465 332)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_v_b_9
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (459 333)  (459 333)  routing T_9_20.sp4_h_r_43 <X> T_9_20.lc_trk_g3_3
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (51 13)  (489 333)  (489 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (447 334)  (447 334)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_h_l_47
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (4 15)  (442 335)  (442 335)  routing T_9_20.sp4_v_b_4 <X> T_9_20.sp4_h_l_44
 (21 15)  (459 335)  (459 335)  routing T_9_20.sp4_r_v_b_47 <X> T_9_20.lc_trk_g3_7
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit
 (48 15)  (486 335)  (486 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_20

 (11 0)  (503 320)  (503 320)  routing T_10_20.sp4_h_l_45 <X> T_10_20.sp4_v_b_2
 (13 0)  (505 320)  (505 320)  routing T_10_20.sp4_h_l_45 <X> T_10_20.sp4_v_b_2
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 320)  (516 320)  routing T_10_20.bot_op_3 <X> T_10_20.lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (45 0)  (537 320)  (537 320)  LC_0 Logic Functioning bit
 (48 0)  (540 320)  (540 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (501 321)  (501 321)  routing T_10_20.sp4_v_t_40 <X> T_10_20.sp4_v_b_1
 (10 1)  (502 321)  (502 321)  routing T_10_20.sp4_v_t_40 <X> T_10_20.sp4_v_b_1
 (12 1)  (504 321)  (504 321)  routing T_10_20.sp4_h_l_45 <X> T_10_20.sp4_v_b_2
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (41 1)  (533 321)  (533 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (47 1)  (539 321)  (539 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (500 322)  (500 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (9 2)  (501 322)  (501 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (10 2)  (502 322)  (502 322)  routing T_10_20.sp4_v_t_42 <X> T_10_20.sp4_h_l_36
 (13 2)  (505 322)  (505 322)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_v_t_39
 (15 2)  (507 322)  (507 322)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g0_5
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (514 322)  (514 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 322)  (515 322)  routing T_10_20.sp4_v_b_23 <X> T_10_20.lc_trk_g0_7
 (24 2)  (516 322)  (516 322)  routing T_10_20.sp4_v_b_23 <X> T_10_20.lc_trk_g0_7
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 322)  (527 322)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (47 2)  (539 322)  (539 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_3 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (12 3)  (504 323)  (504 323)  routing T_10_20.sp4_h_r_2 <X> T_10_20.sp4_v_t_39
 (18 3)  (510 323)  (510 323)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g0_5
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (14 4)  (506 324)  (506 324)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g1_0
 (21 4)  (513 324)  (513 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (25 4)  (517 324)  (517 324)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g1_2
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 324)  (527 324)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_2
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (51 4)  (543 324)  (543 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_h_r_19 <X> T_10_20.lc_trk_g1_3
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 325)  (523 325)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (525 325)  (525 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_2
 (35 5)  (527 325)  (527 325)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_2
 (37 5)  (529 325)  (529 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (39 5)  (531 325)  (531 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (51 5)  (543 325)  (543 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_v_b_23 <X> T_10_20.lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.sp4_v_b_23 <X> T_10_20.lc_trk_g1_7
 (25 6)  (517 326)  (517 326)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g1_6
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (14 8)  (506 328)  (506 328)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g2_0
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 329)  (507 329)  routing T_10_20.rgt_op_0 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (15 10)  (507 330)  (507 330)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g2_5
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g2_5
 (21 10)  (513 330)  (513 330)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 330)  (527 330)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_5
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (51 10)  (543 330)  (543 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (545 330)  (545 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (18 11)  (510 331)  (510 331)  routing T_10_20.sp4_h_r_45 <X> T_10_20.lc_trk_g2_5
 (26 11)  (518 331)  (518 331)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 331)  (524 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 331)  (527 331)  routing T_10_20.lc_trk_g0_7 <X> T_10_20.input_2_5
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (45 12)  (537 332)  (537 332)  LC_6 Logic Functioning bit
 (51 12)  (543 332)  (543 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 332)  (544 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 333)  (517 333)  routing T_10_20.sp4_r_v_b_42 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 333)  (527 333)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (513 334)  (513 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 334)  (515 334)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (25 14)  (517 334)  (517 334)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g3_6
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 334)  (527 334)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.input_2_7
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (46 14)  (538 334)  (538 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (545 334)  (545 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (15 15)  (507 335)  (507 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5
 (21 15)  (513 335)  (513 335)  routing T_10_20.sp4_v_t_26 <X> T_10_20.lc_trk_g3_7
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g3_6
 (24 15)  (516 335)  (516 335)  routing T_10_20.sp4_h_r_38 <X> T_10_20.lc_trk_g3_6
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (3 0)  (549 320)  (549 320)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_b_0
 (8 0)  (554 320)  (554 320)  routing T_11_20.sp4_h_l_40 <X> T_11_20.sp4_h_r_1
 (10 0)  (556 320)  (556 320)  routing T_11_20.sp4_h_l_40 <X> T_11_20.sp4_h_r_1
 (21 0)  (567 320)  (567 320)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 320)  (571 320)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g0_2
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (48 0)  (594 320)  (594 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (549 321)  (549 321)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_b_0
 (15 1)  (561 321)  (561 321)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g0_0
 (16 1)  (562 321)  (562 321)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (571 322)  (571 322)  routing T_11_20.sp4_h_r_14 <X> T_11_20.lc_trk_g0_6
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_h_r_14 <X> T_11_20.lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.sp4_h_r_14 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (12 4)  (558 324)  (558 324)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_5
 (15 4)  (561 324)  (561 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (16 4)  (562 324)  (562 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 324)  (581 324)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_2
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (48 4)  (594 324)  (594 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (557 325)  (557 325)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_r_5
 (15 5)  (561 325)  (561 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (16 5)  (562 325)  (562 325)  routing T_11_20.sp4_v_t_5 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 325)  (578 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (579 325)  (579 325)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_2
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (4 6)  (550 326)  (550 326)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_v_t_38
 (6 6)  (552 326)  (552 326)  routing T_11_20.sp4_v_b_7 <X> T_11_20.sp4_v_t_38
 (14 6)  (560 326)  (560 326)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g1_4
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (51 6)  (597 326)  (597 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_3
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (14 8)  (560 328)  (560 328)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g2_0
 (15 8)  (561 328)  (561 328)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g2_1
 (16 8)  (562 328)  (562 328)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g2_1
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (564 329)  (564 329)  routing T_11_20.sp4_h_r_25 <X> T_11_20.lc_trk_g2_1
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_v_b_26 <X> T_11_20.lc_trk_g2_2
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (53 9)  (599 329)  (599 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 10)  (552 330)  (552 330)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_v_t_43
 (8 10)  (554 330)  (554 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (551 331)  (551 331)  routing T_11_20.sp4_v_b_3 <X> T_11_20.sp4_v_t_43
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (21 11)  (567 331)  (567 331)  routing T_11_20.sp4_r_v_b_39 <X> T_11_20.lc_trk_g2_7
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (13 12)  (559 332)  (559 332)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (27 12)  (573 332)  (573 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (4 13)  (550 333)  (550 333)  routing T_11_20.sp4_v_t_41 <X> T_11_20.sp4_h_r_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_11
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.tnr_op_2 <X> T_11_20.lc_trk_g3_2
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (41 13)  (587 333)  (587 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (51 13)  (597 333)  (597 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g3_5


LogicTile_12_20

 (13 0)  (613 320)  (613 320)  routing T_12_20.sp4_h_l_39 <X> T_12_20.sp4_v_b_2
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp12_h_r_11 <X> T_12_20.lc_trk_g0_3
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 320)  (633 320)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (42 0)  (642 320)  (642 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (12 1)  (612 321)  (612 321)  routing T_12_20.sp4_h_l_39 <X> T_12_20.sp4_v_b_2
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (46 1)  (646 321)  (646 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_3 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (50 2)  (650 322)  (650 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_3 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (6 3)  (606 323)  (606 323)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_h_l_37
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (51 3)  (651 323)  (651 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 4)  (604 324)  (604 324)  routing T_12_20.sp4_v_t_38 <X> T_12_20.sp4_v_b_3
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.bnr_op_1 <X> T_12_20.lc_trk_g1_1
 (25 4)  (625 324)  (625 324)  routing T_12_20.wire_logic_cluster/lc_2/out <X> T_12_20.lc_trk_g1_2
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (11 5)  (611 325)  (611 325)  routing T_12_20.sp4_h_l_44 <X> T_12_20.sp4_h_r_5
 (12 5)  (612 325)  (612 325)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_v_b_5
 (13 5)  (613 325)  (613 325)  routing T_12_20.sp4_h_l_44 <X> T_12_20.sp4_h_r_5
 (18 5)  (618 325)  (618 325)  routing T_12_20.bnr_op_1 <X> T_12_20.lc_trk_g1_1
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (48 5)  (648 325)  (648 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g1_5
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.bot_op_7 <X> T_12_20.lc_trk_g1_7
 (28 6)  (628 326)  (628 326)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_3
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (611 327)  (611 327)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_h_l_40
 (13 7)  (613 327)  (613 327)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_h_l_40
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (14 8)  (614 328)  (614 328)  routing T_12_20.bnl_op_0 <X> T_12_20.lc_trk_g2_0
 (21 8)  (621 328)  (621 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g2_3
 (14 9)  (614 329)  (614 329)  routing T_12_20.bnl_op_0 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp4_r_v_b_34 <X> T_12_20.lc_trk_g2_2
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (21 10)  (621 330)  (621 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.rgt_op_7 <X> T_12_20.lc_trk_g2_7
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (46 10)  (646 330)  (646 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (48 11)  (648 331)  (648 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (621 332)  (621 332)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp4_h_r_35 <X> T_12_20.lc_trk_g3_3
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 333)  (625 333)  routing T_12_20.sp4_r_v_b_42 <X> T_12_20.lc_trk_g3_2
 (15 14)  (615 334)  (615 334)  routing T_12_20.tnr_op_5 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (621 334)  (621 334)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7
 (15 15)  (615 335)  (615 335)  routing T_12_20.sp4_v_t_33 <X> T_12_20.lc_trk_g3_4
 (16 15)  (616 335)  (616 335)  routing T_12_20.sp4_v_t_33 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (621 335)  (621 335)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7


LogicTile_13_20

 (15 0)  (669 320)  (669 320)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g0_1
 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_v_b_17 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g0_2
 (24 1)  (678 321)  (678 321)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g0_2
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 321)  (687 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_0
 (35 1)  (689 321)  (689 321)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.input_2_0
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (37 1)  (691 321)  (691 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (21 4)  (675 324)  (675 324)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (46 4)  (700 324)  (700 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (669 325)  (669 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (16 5)  (670 325)  (670 325)  routing T_13_20.sp4_v_t_5 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.top_op_2 <X> T_13_20.lc_trk_g1_2
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (51 5)  (705 325)  (705 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (658 326)  (658 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_v_t_38
 (6 6)  (660 326)  (660 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_v_t_38
 (10 6)  (664 326)  (664 326)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_h_l_41
 (15 6)  (669 326)  (669 326)  routing T_13_20.top_op_5 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (675 326)  (675 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (51 6)  (705 326)  (705 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (672 327)  (672 327)  routing T_13_20.top_op_5 <X> T_13_20.lc_trk_g1_5
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp12_h_r_14 <X> T_13_20.lc_trk_g1_6
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (47 7)  (701 327)  (701 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (672 329)  (672 329)  routing T_13_20.sp4_r_v_b_33 <X> T_13_20.lc_trk_g2_1
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.tnl_op_2 <X> T_13_20.lc_trk_g2_2
 (25 9)  (679 329)  (679 329)  routing T_13_20.tnl_op_2 <X> T_13_20.lc_trk_g2_2
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (679 330)  (679 330)  routing T_13_20.sp4_v_b_30 <X> T_13_20.lc_trk_g2_6
 (4 11)  (658 331)  (658 331)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (6 11)  (660 331)  (660 331)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (18 11)  (672 331)  (672 331)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g2_5
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 331)  (677 331)  routing T_13_20.sp4_v_b_30 <X> T_13_20.lc_trk_g2_6
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 332)  (685 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (47 12)  (701 332)  (701 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_v_t_29 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (51 13)  (705 333)  (705 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (679 334)  (679 334)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g3_6
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 334)  (682 334)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 334)  (689 334)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.input_2_7
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (48 14)  (702 334)  (702 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (9 15)  (663 335)  (663 335)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_v_t_47
 (10 15)  (664 335)  (664 335)  routing T_13_20.sp4_v_b_2 <X> T_13_20.sp4_v_t_47
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 335)  (682 335)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (687 335)  (687 335)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.input_2_7
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (12 6)  (720 326)  (720 326)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_l_40
 (11 7)  (719 327)  (719 327)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_l_40
 (12 14)  (720 334)  (720 334)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_l_46
 (11 15)  (719 335)  (719 335)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_l_46
 (13 15)  (721 335)  (721 335)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_h_l_46


LogicTile_1_19

 (14 0)  (32 304)  (32 304)  routing T_1_19.sp4_h_l_5 <X> T_1_19.lc_trk_g0_0
 (27 0)  (45 304)  (45 304)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 304)  (46 304)  routing T_1_19.lc_trk_g3_0 <X> T_1_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 304)  (47 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 304)  (49 304)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 304)  (50 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (53 304)  (53 304)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_0
 (36 0)  (54 304)  (54 304)  LC_0 Logic Functioning bit
 (38 0)  (56 304)  (56 304)  LC_0 Logic Functioning bit
 (41 0)  (59 304)  (59 304)  LC_0 Logic Functioning bit
 (14 1)  (32 305)  (32 305)  routing T_1_19.sp4_h_l_5 <X> T_1_19.lc_trk_g0_0
 (15 1)  (33 305)  (33 305)  routing T_1_19.sp4_h_l_5 <X> T_1_19.lc_trk_g0_0
 (16 1)  (34 305)  (34 305)  routing T_1_19.sp4_h_l_5 <X> T_1_19.lc_trk_g0_0
 (17 1)  (35 305)  (35 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (44 305)  (44 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 305)  (45 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 305)  (46 305)  routing T_1_19.lc_trk_g3_3 <X> T_1_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 305)  (47 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 305)  (49 305)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 305)  (50 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (51 305)  (51 305)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_0
 (35 1)  (53 305)  (53 305)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.input_2_0
 (36 1)  (54 305)  (54 305)  LC_0 Logic Functioning bit
 (37 1)  (55 305)  (55 305)  LC_0 Logic Functioning bit
 (39 1)  (57 305)  (57 305)  LC_0 Logic Functioning bit
 (40 1)  (58 305)  (58 305)  LC_0 Logic Functioning bit
 (43 1)  (61 305)  (61 305)  LC_0 Logic Functioning bit
 (15 2)  (33 306)  (33 306)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g0_5
 (16 2)  (34 306)  (34 306)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g0_5
 (17 2)  (35 306)  (35 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (39 306)  (39 306)  routing T_1_19.sp12_h_l_4 <X> T_1_19.lc_trk_g0_7
 (22 2)  (40 306)  (40 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (42 306)  (42 306)  routing T_1_19.sp12_h_l_4 <X> T_1_19.lc_trk_g0_7
 (28 2)  (46 306)  (46 306)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 306)  (47 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 306)  (49 306)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 306)  (50 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 306)  (51 306)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 306)  (52 306)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 306)  (54 306)  LC_1 Logic Functioning bit
 (39 2)  (57 306)  (57 306)  LC_1 Logic Functioning bit
 (43 2)  (61 306)  (61 306)  LC_1 Logic Functioning bit
 (50 2)  (68 306)  (68 306)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (26 307)  (26 307)  routing T_1_19.sp4_h_r_1 <X> T_1_19.sp4_v_t_36
 (9 3)  (27 307)  (27 307)  routing T_1_19.sp4_h_r_1 <X> T_1_19.sp4_v_t_36
 (18 3)  (36 307)  (36 307)  routing T_1_19.sp4_h_r_5 <X> T_1_19.lc_trk_g0_5
 (21 3)  (39 307)  (39 307)  routing T_1_19.sp12_h_l_4 <X> T_1_19.lc_trk_g0_7
 (26 3)  (44 307)  (44 307)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 307)  (46 307)  routing T_1_19.lc_trk_g2_3 <X> T_1_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 307)  (47 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 307)  (48 307)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 307)  (49 307)  routing T_1_19.lc_trk_g3_7 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 307)  (54 307)  LC_1 Logic Functioning bit
 (37 3)  (55 307)  (55 307)  LC_1 Logic Functioning bit
 (38 3)  (56 307)  (56 307)  LC_1 Logic Functioning bit
 (42 3)  (60 307)  (60 307)  LC_1 Logic Functioning bit
 (43 3)  (61 307)  (61 307)  LC_1 Logic Functioning bit
 (28 4)  (46 308)  (46 308)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 308)  (47 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 308)  (48 308)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 308)  (49 308)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 308)  (50 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 308)  (51 308)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 308)  (54 308)  LC_2 Logic Functioning bit
 (38 4)  (56 308)  (56 308)  LC_2 Logic Functioning bit
 (50 4)  (68 308)  (68 308)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (45 309)  (45 309)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 309)  (46 309)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 309)  (47 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 309)  (49 309)  routing T_1_19.lc_trk_g2_7 <X> T_1_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 309)  (54 309)  LC_2 Logic Functioning bit
 (37 5)  (55 309)  (55 309)  LC_2 Logic Functioning bit
 (39 5)  (57 309)  (57 309)  LC_2 Logic Functioning bit
 (40 5)  (58 309)  (58 309)  LC_2 Logic Functioning bit
 (42 5)  (60 309)  (60 309)  LC_2 Logic Functioning bit
 (43 5)  (61 309)  (61 309)  LC_2 Logic Functioning bit
 (22 8)  (40 312)  (40 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (41 312)  (41 312)  routing T_1_19.sp4_v_t_30 <X> T_1_19.lc_trk_g2_3
 (24 8)  (42 312)  (42 312)  routing T_1_19.sp4_v_t_30 <X> T_1_19.lc_trk_g2_3
 (22 9)  (40 313)  (40 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (41 313)  (41 313)  routing T_1_19.sp4_v_b_42 <X> T_1_19.lc_trk_g2_2
 (24 9)  (42 313)  (42 313)  routing T_1_19.sp4_v_b_42 <X> T_1_19.lc_trk_g2_2
 (17 10)  (35 314)  (35 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (39 314)  (39 314)  routing T_1_19.wire_logic_cluster/lc_7/out <X> T_1_19.lc_trk_g2_7
 (22 10)  (40 314)  (40 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (44 314)  (44 314)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (50 314)  (50 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 314)  (51 314)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 314)  (52 314)  routing T_1_19.lc_trk_g3_1 <X> T_1_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 314)  (54 314)  LC_5 Logic Functioning bit
 (37 10)  (55 314)  (55 314)  LC_5 Logic Functioning bit
 (38 10)  (56 314)  (56 314)  LC_5 Logic Functioning bit
 (39 10)  (57 314)  (57 314)  LC_5 Logic Functioning bit
 (41 10)  (59 314)  (59 314)  LC_5 Logic Functioning bit
 (43 10)  (61 314)  (61 314)  LC_5 Logic Functioning bit
 (52 10)  (70 314)  (70 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (36 315)  (36 315)  routing T_1_19.sp4_r_v_b_37 <X> T_1_19.lc_trk_g2_5
 (22 11)  (40 315)  (40 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (41 315)  (41 315)  routing T_1_19.sp4_v_b_46 <X> T_1_19.lc_trk_g2_6
 (24 11)  (42 315)  (42 315)  routing T_1_19.sp4_v_b_46 <X> T_1_19.lc_trk_g2_6
 (28 11)  (46 315)  (46 315)  routing T_1_19.lc_trk_g2_5 <X> T_1_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 315)  (47 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (54 315)  (54 315)  LC_5 Logic Functioning bit
 (37 11)  (55 315)  (55 315)  LC_5 Logic Functioning bit
 (38 11)  (56 315)  (56 315)  LC_5 Logic Functioning bit
 (39 11)  (57 315)  (57 315)  LC_5 Logic Functioning bit
 (40 11)  (58 315)  (58 315)  LC_5 Logic Functioning bit
 (42 11)  (60 315)  (60 315)  LC_5 Logic Functioning bit
 (47 11)  (65 315)  (65 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (33 316)  (33 316)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g3_1
 (16 12)  (34 316)  (34 316)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g3_1
 (17 12)  (35 316)  (35 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (36 316)  (36 316)  routing T_1_19.sp4_h_r_33 <X> T_1_19.lc_trk_g3_1
 (22 12)  (40 316)  (40 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (41 316)  (41 316)  routing T_1_19.sp4_h_r_27 <X> T_1_19.lc_trk_g3_3
 (24 12)  (42 316)  (42 316)  routing T_1_19.sp4_h_r_27 <X> T_1_19.lc_trk_g3_3
 (14 13)  (32 317)  (32 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (15 13)  (33 317)  (33 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (16 13)  (34 317)  (34 317)  routing T_1_19.sp4_h_r_24 <X> T_1_19.lc_trk_g3_0
 (17 13)  (35 317)  (35 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (39 317)  (39 317)  routing T_1_19.sp4_h_r_27 <X> T_1_19.lc_trk_g3_3
 (22 14)  (40 318)  (40 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (44 318)  (44 318)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 318)  (47 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 318)  (49 318)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 318)  (50 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 318)  (51 318)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 318)  (53 318)  routing T_1_19.lc_trk_g0_5 <X> T_1_19.input_2_7
 (36 14)  (54 318)  (54 318)  LC_7 Logic Functioning bit
 (38 14)  (56 318)  (56 318)  LC_7 Logic Functioning bit
 (43 14)  (61 318)  (61 318)  LC_7 Logic Functioning bit
 (22 15)  (40 319)  (40 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (41 319)  (41 319)  routing T_1_19.sp4_h_r_30 <X> T_1_19.lc_trk_g3_6
 (24 15)  (42 319)  (42 319)  routing T_1_19.sp4_h_r_30 <X> T_1_19.lc_trk_g3_6
 (25 15)  (43 319)  (43 319)  routing T_1_19.sp4_h_r_30 <X> T_1_19.lc_trk_g3_6
 (26 15)  (44 319)  (44 319)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 319)  (45 319)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 319)  (46 319)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 319)  (47 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 319)  (49 319)  routing T_1_19.lc_trk_g2_6 <X> T_1_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 319)  (50 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (55 319)  (55 319)  LC_7 Logic Functioning bit
 (39 15)  (57 319)  (57 319)  LC_7 Logic Functioning bit
 (41 15)  (59 319)  (59 319)  LC_7 Logic Functioning bit
 (42 15)  (60 319)  (60 319)  LC_7 Logic Functioning bit
 (43 15)  (61 319)  (61 319)  LC_7 Logic Functioning bit


LogicTile_2_19

 (13 0)  (85 304)  (85 304)  routing T_2_19.sp4_h_l_39 <X> T_2_19.sp4_v_b_2
 (14 0)  (86 304)  (86 304)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g0_0
 (22 0)  (94 304)  (94 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (97 304)  (97 304)  routing T_2_19.wire_logic_cluster/lc_2/out <X> T_2_19.lc_trk_g0_2
 (27 0)  (99 304)  (99 304)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 304)  (100 304)  routing T_2_19.lc_trk_g3_0 <X> T_2_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 304)  (101 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 304)  (104 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (107 304)  (107 304)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.input_2_0
 (36 0)  (108 304)  (108 304)  LC_0 Logic Functioning bit
 (39 0)  (111 304)  (111 304)  LC_0 Logic Functioning bit
 (43 0)  (115 304)  (115 304)  LC_0 Logic Functioning bit
 (12 1)  (84 305)  (84 305)  routing T_2_19.sp4_h_l_39 <X> T_2_19.sp4_v_b_2
 (14 1)  (86 305)  (86 305)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g0_0
 (16 1)  (88 305)  (88 305)  routing T_2_19.sp4_v_b_8 <X> T_2_19.lc_trk_g0_0
 (17 1)  (89 305)  (89 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (94 305)  (94 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (101 305)  (101 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 305)  (103 305)  routing T_2_19.lc_trk_g0_3 <X> T_2_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 305)  (104 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 305)  (107 305)  routing T_2_19.lc_trk_g0_6 <X> T_2_19.input_2_0
 (36 1)  (108 305)  (108 305)  LC_0 Logic Functioning bit
 (37 1)  (109 305)  (109 305)  LC_0 Logic Functioning bit
 (39 1)  (111 305)  (111 305)  LC_0 Logic Functioning bit
 (42 1)  (114 305)  (114 305)  LC_0 Logic Functioning bit
 (43 1)  (115 305)  (115 305)  LC_0 Logic Functioning bit
 (0 2)  (72 306)  (72 306)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (2 2)  (74 306)  (74 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (78 306)  (78 306)  routing T_2_19.sp4_h_l_42 <X> T_2_19.sp4_v_t_37
 (12 2)  (84 306)  (84 306)  routing T_2_19.sp4_h_r_11 <X> T_2_19.sp4_h_l_39
 (14 2)  (86 306)  (86 306)  routing T_2_19.sp12_h_l_3 <X> T_2_19.lc_trk_g0_4
 (0 3)  (72 307)  (72 307)  routing T_2_19.glb_netwk_3 <X> T_2_19.wire_logic_cluster/lc_7/clk
 (13 3)  (85 307)  (85 307)  routing T_2_19.sp4_h_r_11 <X> T_2_19.sp4_h_l_39
 (14 3)  (86 307)  (86 307)  routing T_2_19.sp12_h_l_3 <X> T_2_19.lc_trk_g0_4
 (15 3)  (87 307)  (87 307)  routing T_2_19.sp12_h_l_3 <X> T_2_19.lc_trk_g0_4
 (17 3)  (89 307)  (89 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (19 3)  (91 307)  (91 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (94 307)  (94 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 307)  (96 307)  routing T_2_19.bot_op_6 <X> T_2_19.lc_trk_g0_6
 (21 4)  (93 308)  (93 308)  routing T_2_19.bnr_op_3 <X> T_2_19.lc_trk_g1_3
 (22 4)  (94 308)  (94 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (97 308)  (97 308)  routing T_2_19.lft_op_2 <X> T_2_19.lc_trk_g1_2
 (26 4)  (98 308)  (98 308)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (103 308)  (103 308)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 308)  (104 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 308)  (105 308)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 308)  (106 308)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 308)  (108 308)  LC_2 Logic Functioning bit
 (38 4)  (110 308)  (110 308)  LC_2 Logic Functioning bit
 (42 4)  (114 308)  (114 308)  LC_2 Logic Functioning bit
 (43 4)  (115 308)  (115 308)  LC_2 Logic Functioning bit
 (45 4)  (117 308)  (117 308)  LC_2 Logic Functioning bit
 (14 5)  (86 309)  (86 309)  routing T_2_19.sp4_r_v_b_24 <X> T_2_19.lc_trk_g1_0
 (17 5)  (89 309)  (89 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (93 309)  (93 309)  routing T_2_19.bnr_op_3 <X> T_2_19.lc_trk_g1_3
 (22 5)  (94 309)  (94 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 309)  (96 309)  routing T_2_19.lft_op_2 <X> T_2_19.lc_trk_g1_2
 (27 5)  (99 309)  (99 309)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 309)  (101 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 309)  (104 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 309)  (107 309)  routing T_2_19.lc_trk_g0_2 <X> T_2_19.input_2_2
 (37 5)  (109 309)  (109 309)  LC_2 Logic Functioning bit
 (39 5)  (111 309)  (111 309)  LC_2 Logic Functioning bit
 (42 5)  (114 309)  (114 309)  LC_2 Logic Functioning bit
 (43 5)  (115 309)  (115 309)  LC_2 Logic Functioning bit
 (48 5)  (120 309)  (120 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (89 310)  (89 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 310)  (90 310)  routing T_2_19.wire_logic_cluster/lc_5/out <X> T_2_19.lc_trk_g1_5
 (11 8)  (83 312)  (83 312)  routing T_2_19.sp4_h_r_3 <X> T_2_19.sp4_v_b_8
 (21 8)  (93 312)  (93 312)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (22 8)  (94 312)  (94 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (95 312)  (95 312)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (26 8)  (98 312)  (98 312)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 312)  (100 312)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 312)  (101 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 312)  (104 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 312)  (106 312)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 312)  (108 312)  LC_4 Logic Functioning bit
 (38 8)  (110 312)  (110 312)  LC_4 Logic Functioning bit
 (42 8)  (114 312)  (114 312)  LC_4 Logic Functioning bit
 (52 8)  (124 312)  (124 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (93 313)  (93 313)  routing T_2_19.sp4_v_t_22 <X> T_2_19.lc_trk_g2_3
 (22 9)  (94 313)  (94 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (97 313)  (97 313)  routing T_2_19.sp4_r_v_b_34 <X> T_2_19.lc_trk_g2_2
 (27 9)  (99 313)  (99 313)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 313)  (100 313)  routing T_2_19.lc_trk_g3_5 <X> T_2_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 313)  (101 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 313)  (102 313)  routing T_2_19.lc_trk_g2_3 <X> T_2_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 313)  (103 313)  routing T_2_19.lc_trk_g1_2 <X> T_2_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 313)  (104 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (106 313)  (106 313)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.input_2_4
 (35 9)  (107 313)  (107 313)  routing T_2_19.lc_trk_g1_3 <X> T_2_19.input_2_4
 (36 9)  (108 313)  (108 313)  LC_4 Logic Functioning bit
 (37 9)  (109 313)  (109 313)  LC_4 Logic Functioning bit
 (38 9)  (110 313)  (110 313)  LC_4 Logic Functioning bit
 (39 9)  (111 313)  (111 313)  LC_4 Logic Functioning bit
 (43 9)  (115 313)  (115 313)  LC_4 Logic Functioning bit
 (26 10)  (98 314)  (98 314)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 314)  (101 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 314)  (102 314)  routing T_2_19.lc_trk_g0_4 <X> T_2_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 314)  (103 314)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 314)  (104 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 314)  (106 314)  routing T_2_19.lc_trk_g1_5 <X> T_2_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 314)  (108 314)  LC_5 Logic Functioning bit
 (37 10)  (109 314)  (109 314)  LC_5 Logic Functioning bit
 (38 10)  (110 314)  (110 314)  LC_5 Logic Functioning bit
 (39 10)  (111 314)  (111 314)  LC_5 Logic Functioning bit
 (41 10)  (113 314)  (113 314)  LC_5 Logic Functioning bit
 (43 10)  (115 314)  (115 314)  LC_5 Logic Functioning bit
 (45 10)  (117 314)  (117 314)  LC_5 Logic Functioning bit
 (47 10)  (119 314)  (119 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (8 11)  (80 315)  (80 315)  routing T_2_19.sp4_h_r_7 <X> T_2_19.sp4_v_t_42
 (9 11)  (81 315)  (81 315)  routing T_2_19.sp4_h_r_7 <X> T_2_19.sp4_v_t_42
 (27 11)  (99 315)  (99 315)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 315)  (100 315)  routing T_2_19.lc_trk_g3_4 <X> T_2_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 315)  (101 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 315)  (108 315)  LC_5 Logic Functioning bit
 (38 11)  (110 315)  (110 315)  LC_5 Logic Functioning bit
 (22 12)  (94 316)  (94 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 316)  (95 316)  routing T_2_19.sp4_v_t_30 <X> T_2_19.lc_trk_g3_3
 (24 12)  (96 316)  (96 316)  routing T_2_19.sp4_v_t_30 <X> T_2_19.lc_trk_g3_3
 (14 13)  (86 317)  (86 317)  routing T_2_19.sp4_r_v_b_40 <X> T_2_19.lc_trk_g3_0
 (17 13)  (89 317)  (89 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (94 317)  (94 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (97 317)  (97 317)  routing T_2_19.sp4_r_v_b_42 <X> T_2_19.lc_trk_g3_2
 (4 14)  (76 318)  (76 318)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_44
 (16 14)  (88 318)  (88 318)  routing T_2_19.sp4_v_b_37 <X> T_2_19.lc_trk_g3_5
 (17 14)  (89 318)  (89 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (90 318)  (90 318)  routing T_2_19.sp4_v_b_37 <X> T_2_19.lc_trk_g3_5
 (27 14)  (99 318)  (99 318)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 318)  (100 318)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 318)  (101 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 318)  (104 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 318)  (105 318)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 318)  (108 318)  LC_7 Logic Functioning bit
 (38 14)  (110 318)  (110 318)  LC_7 Logic Functioning bit
 (42 14)  (114 318)  (114 318)  LC_7 Logic Functioning bit
 (5 15)  (77 319)  (77 319)  routing T_2_19.sp4_h_r_9 <X> T_2_19.sp4_v_t_44
 (14 15)  (86 319)  (86 319)  routing T_2_19.sp4_h_l_17 <X> T_2_19.lc_trk_g3_4
 (15 15)  (87 319)  (87 319)  routing T_2_19.sp4_h_l_17 <X> T_2_19.lc_trk_g3_4
 (16 15)  (88 319)  (88 319)  routing T_2_19.sp4_h_l_17 <X> T_2_19.lc_trk_g3_4
 (17 15)  (89 319)  (89 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (90 319)  (90 319)  routing T_2_19.sp4_v_b_37 <X> T_2_19.lc_trk_g3_5
 (27 15)  (99 319)  (99 319)  routing T_2_19.lc_trk_g1_0 <X> T_2_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 319)  (101 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 319)  (102 319)  routing T_2_19.lc_trk_g3_3 <X> T_2_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 319)  (103 319)  routing T_2_19.lc_trk_g2_2 <X> T_2_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 319)  (104 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (105 319)  (105 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_7
 (34 15)  (106 319)  (106 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_7
 (35 15)  (107 319)  (107 319)  routing T_2_19.lc_trk_g3_2 <X> T_2_19.input_2_7
 (36 15)  (108 319)  (108 319)  LC_7 Logic Functioning bit
 (37 15)  (109 319)  (109 319)  LC_7 Logic Functioning bit
 (38 15)  (110 319)  (110 319)  LC_7 Logic Functioning bit
 (39 15)  (111 319)  (111 319)  LC_7 Logic Functioning bit
 (42 15)  (114 319)  (114 319)  LC_7 Logic Functioning bit
 (51 15)  (123 319)  (123 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_3_19

 (26 0)  (152 304)  (152 304)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 304)  (153 304)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 304)  (154 304)  routing T_3_19.lc_trk_g3_0 <X> T_3_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 304)  (155 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (157 304)  (157 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 304)  (158 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 304)  (159 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 304)  (160 304)  routing T_3_19.lc_trk_g3_4 <X> T_3_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 304)  (162 304)  LC_0 Logic Functioning bit
 (38 0)  (164 304)  (164 304)  LC_0 Logic Functioning bit
 (45 0)  (171 304)  (171 304)  LC_0 Logic Functioning bit
 (47 0)  (173 304)  (173 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (152 305)  (152 305)  routing T_3_19.lc_trk_g0_6 <X> T_3_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 305)  (155 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (162 305)  (162 305)  LC_0 Logic Functioning bit
 (37 1)  (163 305)  (163 305)  LC_0 Logic Functioning bit
 (38 1)  (164 305)  (164 305)  LC_0 Logic Functioning bit
 (39 1)  (165 305)  (165 305)  LC_0 Logic Functioning bit
 (41 1)  (167 305)  (167 305)  LC_0 Logic Functioning bit
 (43 1)  (169 305)  (169 305)  LC_0 Logic Functioning bit
 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (131 306)  (131 306)  routing T_3_19.sp4_h_r_9 <X> T_3_19.sp4_h_l_37
 (14 2)  (140 306)  (140 306)  routing T_3_19.sp12_h_l_3 <X> T_3_19.lc_trk_g0_4
 (25 2)  (151 306)  (151 306)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (0 3)  (126 307)  (126 307)  routing T_3_19.glb_netwk_3 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (4 3)  (130 307)  (130 307)  routing T_3_19.sp4_h_r_9 <X> T_3_19.sp4_h_l_37
 (14 3)  (140 307)  (140 307)  routing T_3_19.sp12_h_l_3 <X> T_3_19.lc_trk_g0_4
 (15 3)  (141 307)  (141 307)  routing T_3_19.sp12_h_l_3 <X> T_3_19.lc_trk_g0_4
 (17 3)  (143 307)  (143 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (148 307)  (148 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (149 307)  (149 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (24 3)  (150 307)  (150 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (25 3)  (151 307)  (151 307)  routing T_3_19.sp4_h_l_11 <X> T_3_19.lc_trk_g0_6
 (6 4)  (132 308)  (132 308)  routing T_3_19.sp4_h_r_10 <X> T_3_19.sp4_v_b_3
 (14 4)  (140 308)  (140 308)  routing T_3_19.sp4_h_r_8 <X> T_3_19.lc_trk_g1_0
 (15 4)  (141 308)  (141 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (16 4)  (142 308)  (142 308)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (17 4)  (143 308)  (143 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (152 308)  (152 308)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 308)  (153 308)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (154 308)  (154 308)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 308)  (155 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 308)  (159 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 308)  (160 308)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (41 4)  (167 308)  (167 308)  LC_2 Logic Functioning bit
 (42 4)  (168 308)  (168 308)  LC_2 Logic Functioning bit
 (43 4)  (169 308)  (169 308)  LC_2 Logic Functioning bit
 (45 4)  (171 308)  (171 308)  LC_2 Logic Functioning bit
 (46 4)  (172 308)  (172 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (141 309)  (141 309)  routing T_3_19.sp4_h_r_8 <X> T_3_19.lc_trk_g1_0
 (16 5)  (142 309)  (142 309)  routing T_3_19.sp4_h_r_8 <X> T_3_19.lc_trk_g1_0
 (17 5)  (143 309)  (143 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (144 309)  (144 309)  routing T_3_19.sp4_h_r_1 <X> T_3_19.lc_trk_g1_1
 (22 5)  (148 309)  (148 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (149 309)  (149 309)  routing T_3_19.sp4_h_r_2 <X> T_3_19.lc_trk_g1_2
 (24 5)  (150 309)  (150 309)  routing T_3_19.sp4_h_r_2 <X> T_3_19.lc_trk_g1_2
 (25 5)  (151 309)  (151 309)  routing T_3_19.sp4_h_r_2 <X> T_3_19.lc_trk_g1_2
 (28 5)  (154 309)  (154 309)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 309)  (155 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 309)  (156 309)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 309)  (157 309)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 309)  (158 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (160 309)  (160 309)  routing T_3_19.lc_trk_g1_1 <X> T_3_19.input_2_2
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (38 5)  (164 309)  (164 309)  LC_2 Logic Functioning bit
 (43 5)  (169 309)  (169 309)  LC_2 Logic Functioning bit
 (5 6)  (131 310)  (131 310)  routing T_3_19.sp4_v_b_3 <X> T_3_19.sp4_h_l_38
 (21 6)  (147 310)  (147 310)  routing T_3_19.wire_logic_cluster/lc_7/out <X> T_3_19.lc_trk_g1_7
 (22 6)  (148 310)  (148 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 7)  (142 311)  (142 311)  routing T_3_19.sp12_h_r_12 <X> T_3_19.lc_trk_g1_4
 (17 7)  (143 311)  (143 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (148 311)  (148 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (149 311)  (149 311)  routing T_3_19.sp4_h_r_6 <X> T_3_19.lc_trk_g1_6
 (24 7)  (150 311)  (150 311)  routing T_3_19.sp4_h_r_6 <X> T_3_19.lc_trk_g1_6
 (25 7)  (151 311)  (151 311)  routing T_3_19.sp4_h_r_6 <X> T_3_19.lc_trk_g1_6
 (14 8)  (140 312)  (140 312)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (26 8)  (152 312)  (152 312)  routing T_3_19.lc_trk_g0_4 <X> T_3_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (157 312)  (157 312)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 312)  (158 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 312)  (160 312)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (163 312)  (163 312)  LC_4 Logic Functioning bit
 (39 8)  (165 312)  (165 312)  LC_4 Logic Functioning bit
 (41 8)  (167 312)  (167 312)  LC_4 Logic Functioning bit
 (43 8)  (169 312)  (169 312)  LC_4 Logic Functioning bit
 (14 9)  (140 313)  (140 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (15 9)  (141 313)  (141 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (16 9)  (142 313)  (142 313)  routing T_3_19.sp4_h_r_40 <X> T_3_19.lc_trk_g2_0
 (17 9)  (143 313)  (143 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (155 313)  (155 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (157 313)  (157 313)  routing T_3_19.lc_trk_g1_6 <X> T_3_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (162 313)  (162 313)  LC_4 Logic Functioning bit
 (38 9)  (164 313)  (164 313)  LC_4 Logic Functioning bit
 (40 9)  (166 313)  (166 313)  LC_4 Logic Functioning bit
 (42 9)  (168 313)  (168 313)  LC_4 Logic Functioning bit
 (5 10)  (131 314)  (131 314)  routing T_3_19.sp4_v_t_43 <X> T_3_19.sp4_h_l_43
 (16 10)  (142 314)  (142 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (17 10)  (143 314)  (143 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (144 314)  (144 314)  routing T_3_19.sp4_v_t_16 <X> T_3_19.lc_trk_g2_5
 (27 10)  (153 314)  (153 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (154 314)  (154 314)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 314)  (155 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 314)  (158 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 314)  (159 314)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 314)  (160 314)  routing T_3_19.lc_trk_g3_1 <X> T_3_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (164 314)  (164 314)  LC_5 Logic Functioning bit
 (39 10)  (165 314)  (165 314)  LC_5 Logic Functioning bit
 (42 10)  (168 314)  (168 314)  LC_5 Logic Functioning bit
 (43 10)  (169 314)  (169 314)  LC_5 Logic Functioning bit
 (50 10)  (176 314)  (176 314)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (132 315)  (132 315)  routing T_3_19.sp4_v_t_43 <X> T_3_19.sp4_h_l_43
 (14 11)  (140 315)  (140 315)  routing T_3_19.sp12_v_b_20 <X> T_3_19.lc_trk_g2_4
 (16 11)  (142 315)  (142 315)  routing T_3_19.sp12_v_b_20 <X> T_3_19.lc_trk_g2_4
 (17 11)  (143 315)  (143 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (153 315)  (153 315)  routing T_3_19.lc_trk_g1_0 <X> T_3_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 315)  (155 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 315)  (156 315)  routing T_3_19.lc_trk_g3_3 <X> T_3_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (162 315)  (162 315)  LC_5 Logic Functioning bit
 (37 11)  (163 315)  (163 315)  LC_5 Logic Functioning bit
 (40 11)  (166 315)  (166 315)  LC_5 Logic Functioning bit
 (41 11)  (167 315)  (167 315)  LC_5 Logic Functioning bit
 (2 12)  (128 316)  (128 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (130 316)  (130 316)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_v_b_9
 (14 12)  (140 316)  (140 316)  routing T_3_19.wire_logic_cluster/lc_0/out <X> T_3_19.lc_trk_g3_0
 (15 12)  (141 316)  (141 316)  routing T_3_19.sp4_h_r_25 <X> T_3_19.lc_trk_g3_1
 (16 12)  (142 316)  (142 316)  routing T_3_19.sp4_h_r_25 <X> T_3_19.lc_trk_g3_1
 (17 12)  (143 316)  (143 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (148 316)  (148 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (151 316)  (151 316)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g3_2
 (27 12)  (153 316)  (153 316)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 316)  (155 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 316)  (157 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g1_4 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (164 316)  (164 316)  LC_6 Logic Functioning bit
 (39 12)  (165 316)  (165 316)  LC_6 Logic Functioning bit
 (42 12)  (168 316)  (168 316)  LC_6 Logic Functioning bit
 (43 12)  (169 316)  (169 316)  LC_6 Logic Functioning bit
 (17 13)  (143 317)  (143 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (144 317)  (144 317)  routing T_3_19.sp4_h_r_25 <X> T_3_19.lc_trk_g3_1
 (21 13)  (147 317)  (147 317)  routing T_3_19.sp4_r_v_b_43 <X> T_3_19.lc_trk_g3_3
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (152 317)  (152 317)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 317)  (154 317)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 317)  (155 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 317)  (156 317)  routing T_3_19.lc_trk_g1_2 <X> T_3_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (158 317)  (158 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (159 317)  (159 317)  routing T_3_19.lc_trk_g2_0 <X> T_3_19.input_2_6
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (40 13)  (166 317)  (166 317)  LC_6 Logic Functioning bit
 (41 13)  (167 317)  (167 317)  LC_6 Logic Functioning bit
 (5 14)  (131 318)  (131 318)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_h_l_44
 (14 14)  (140 318)  (140 318)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g3_4
 (25 14)  (151 318)  (151 318)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6
 (26 14)  (152 318)  (152 318)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (154 318)  (154 318)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 318)  (155 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 318)  (156 318)  routing T_3_19.lc_trk_g2_4 <X> T_3_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 318)  (157 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 318)  (158 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 318)  (160 318)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 318)  (161 318)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_7
 (36 14)  (162 318)  (162 318)  LC_7 Logic Functioning bit
 (37 14)  (163 318)  (163 318)  LC_7 Logic Functioning bit
 (38 14)  (164 318)  (164 318)  LC_7 Logic Functioning bit
 (42 14)  (168 318)  (168 318)  LC_7 Logic Functioning bit
 (45 14)  (171 318)  (171 318)  LC_7 Logic Functioning bit
 (6 15)  (132 319)  (132 319)  routing T_3_19.sp4_v_t_44 <X> T_3_19.sp4_h_l_44
 (15 15)  (141 319)  (141 319)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g3_4
 (16 15)  (142 319)  (142 319)  routing T_3_19.sp4_h_r_36 <X> T_3_19.lc_trk_g3_4
 (17 15)  (143 319)  (143 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (148 319)  (148 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 319)  (149 319)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6
 (25 15)  (151 319)  (151 319)  routing T_3_19.sp4_v_b_38 <X> T_3_19.lc_trk_g3_6
 (26 15)  (152 319)  (152 319)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 319)  (153 319)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 319)  (154 319)  routing T_3_19.lc_trk_g3_6 <X> T_3_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 319)  (155 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 319)  (157 319)  routing T_3_19.lc_trk_g1_7 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 319)  (158 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (159 319)  (159 319)  routing T_3_19.lc_trk_g2_5 <X> T_3_19.input_2_7
 (36 15)  (162 319)  (162 319)  LC_7 Logic Functioning bit
 (37 15)  (163 319)  (163 319)  LC_7 Logic Functioning bit
 (38 15)  (164 319)  (164 319)  LC_7 Logic Functioning bit
 (39 15)  (165 319)  (165 319)  LC_7 Logic Functioning bit
 (53 15)  (179 319)  (179 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_4_19

 (22 0)  (202 304)  (202 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 304)  (204 304)  routing T_4_19.top_op_3 <X> T_4_19.lc_trk_g0_3
 (26 0)  (206 304)  (206 304)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (211 304)  (211 304)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 304)  (212 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 304)  (214 304)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 304)  (217 304)  LC_0 Logic Functioning bit
 (39 0)  (219 304)  (219 304)  LC_0 Logic Functioning bit
 (41 0)  (221 304)  (221 304)  LC_0 Logic Functioning bit
 (43 0)  (223 304)  (223 304)  LC_0 Logic Functioning bit
 (15 1)  (195 305)  (195 305)  routing T_4_19.sp4_v_t_5 <X> T_4_19.lc_trk_g0_0
 (16 1)  (196 305)  (196 305)  routing T_4_19.sp4_v_t_5 <X> T_4_19.lc_trk_g0_0
 (17 1)  (197 305)  (197 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (201 305)  (201 305)  routing T_4_19.top_op_3 <X> T_4_19.lc_trk_g0_3
 (22 1)  (202 305)  (202 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (203 305)  (203 305)  routing T_4_19.sp4_v_b_18 <X> T_4_19.lc_trk_g0_2
 (24 1)  (204 305)  (204 305)  routing T_4_19.sp4_v_b_18 <X> T_4_19.lc_trk_g0_2
 (29 1)  (209 305)  (209 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 305)  (211 305)  routing T_4_19.lc_trk_g1_6 <X> T_4_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 305)  (216 305)  LC_0 Logic Functioning bit
 (38 1)  (218 305)  (218 305)  LC_0 Logic Functioning bit
 (40 1)  (220 305)  (220 305)  LC_0 Logic Functioning bit
 (42 1)  (222 305)  (222 305)  LC_0 Logic Functioning bit
 (0 2)  (180 306)  (180 306)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (2 2)  (182 306)  (182 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (190 306)  (190 306)  routing T_4_19.sp4_v_b_8 <X> T_4_19.sp4_h_l_36
 (14 2)  (194 306)  (194 306)  routing T_4_19.wire_logic_cluster/lc_4/out <X> T_4_19.lc_trk_g0_4
 (15 2)  (195 306)  (195 306)  routing T_4_19.sp4_h_r_13 <X> T_4_19.lc_trk_g0_5
 (16 2)  (196 306)  (196 306)  routing T_4_19.sp4_h_r_13 <X> T_4_19.lc_trk_g0_5
 (17 2)  (197 306)  (197 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (198 306)  (198 306)  routing T_4_19.sp4_h_r_13 <X> T_4_19.lc_trk_g0_5
 (25 2)  (205 306)  (205 306)  routing T_4_19.wire_logic_cluster/lc_6/out <X> T_4_19.lc_trk_g0_6
 (28 2)  (208 306)  (208 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 306)  (209 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 306)  (210 306)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 306)  (212 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 306)  (213 306)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (218 306)  (218 306)  LC_1 Logic Functioning bit
 (39 2)  (219 306)  (219 306)  LC_1 Logic Functioning bit
 (42 2)  (222 306)  (222 306)  LC_1 Logic Functioning bit
 (43 2)  (223 306)  (223 306)  LC_1 Logic Functioning bit
 (50 2)  (230 306)  (230 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 307)  (180 307)  routing T_4_19.glb_netwk_3 <X> T_4_19.wire_logic_cluster/lc_7/clk
 (17 3)  (197 307)  (197 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (202 307)  (202 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (206 307)  (206 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 307)  (207 307)  routing T_4_19.lc_trk_g1_2 <X> T_4_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 307)  (209 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 307)  (210 307)  routing T_4_19.lc_trk_g2_6 <X> T_4_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (211 307)  (211 307)  routing T_4_19.lc_trk_g2_2 <X> T_4_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (216 307)  (216 307)  LC_1 Logic Functioning bit
 (37 3)  (217 307)  (217 307)  LC_1 Logic Functioning bit
 (40 3)  (220 307)  (220 307)  LC_1 Logic Functioning bit
 (41 3)  (221 307)  (221 307)  LC_1 Logic Functioning bit
 (5 4)  (185 308)  (185 308)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_h_r_3
 (11 4)  (191 308)  (191 308)  routing T_4_19.sp4_v_t_39 <X> T_4_19.sp4_v_b_5
 (25 4)  (205 308)  (205 308)  routing T_4_19.bnr_op_2 <X> T_4_19.lc_trk_g1_2
 (26 4)  (206 308)  (206 308)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 308)  (207 308)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 308)  (208 308)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 308)  (209 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 308)  (210 308)  routing T_4_19.lc_trk_g3_4 <X> T_4_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (211 308)  (211 308)  routing T_4_19.lc_trk_g0_5 <X> T_4_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 308)  (212 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (218 308)  (218 308)  LC_2 Logic Functioning bit
 (39 4)  (219 308)  (219 308)  LC_2 Logic Functioning bit
 (42 4)  (222 308)  (222 308)  LC_2 Logic Functioning bit
 (43 4)  (223 308)  (223 308)  LC_2 Logic Functioning bit
 (50 4)  (230 308)  (230 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (232 308)  (232 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (186 309)  (186 309)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_h_r_3
 (9 5)  (189 309)  (189 309)  routing T_4_19.sp4_v_t_45 <X> T_4_19.sp4_v_b_4
 (10 5)  (190 309)  (190 309)  routing T_4_19.sp4_v_t_45 <X> T_4_19.sp4_v_b_4
 (12 5)  (192 309)  (192 309)  routing T_4_19.sp4_v_t_39 <X> T_4_19.sp4_v_b_5
 (22 5)  (202 309)  (202 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (205 309)  (205 309)  routing T_4_19.bnr_op_2 <X> T_4_19.lc_trk_g1_2
 (27 5)  (207 309)  (207 309)  routing T_4_19.lc_trk_g1_5 <X> T_4_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 309)  (209 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (216 309)  (216 309)  LC_2 Logic Functioning bit
 (37 5)  (217 309)  (217 309)  LC_2 Logic Functioning bit
 (40 5)  (220 309)  (220 309)  LC_2 Logic Functioning bit
 (41 5)  (221 309)  (221 309)  LC_2 Logic Functioning bit
 (8 6)  (188 310)  (188 310)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_l_41
 (9 6)  (189 310)  (189 310)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_l_41
 (10 6)  (190 310)  (190 310)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_l_41
 (12 6)  (192 310)  (192 310)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_h_l_40
 (13 6)  (193 310)  (193 310)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_v_t_40
 (14 6)  (194 310)  (194 310)  routing T_4_19.sp4_v_b_4 <X> T_4_19.lc_trk_g1_4
 (16 6)  (196 310)  (196 310)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (17 6)  (197 310)  (197 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (198 310)  (198 310)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (21 6)  (201 310)  (201 310)  routing T_4_19.lft_op_7 <X> T_4_19.lc_trk_g1_7
 (22 6)  (202 310)  (202 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 310)  (204 310)  routing T_4_19.lft_op_7 <X> T_4_19.lc_trk_g1_7
 (25 6)  (205 310)  (205 310)  routing T_4_19.sp4_v_t_3 <X> T_4_19.lc_trk_g1_6
 (27 6)  (207 310)  (207 310)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 310)  (209 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 310)  (210 310)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 310)  (212 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 310)  (213 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 310)  (214 310)  routing T_4_19.lc_trk_g3_1 <X> T_4_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 310)  (216 310)  LC_3 Logic Functioning bit
 (37 6)  (217 310)  (217 310)  LC_3 Logic Functioning bit
 (38 6)  (218 310)  (218 310)  LC_3 Logic Functioning bit
 (39 6)  (219 310)  (219 310)  LC_3 Logic Functioning bit
 (46 6)  (226 310)  (226 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (192 311)  (192 311)  routing T_4_19.sp4_h_r_5 <X> T_4_19.sp4_v_t_40
 (13 7)  (193 311)  (193 311)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_h_l_40
 (16 7)  (196 311)  (196 311)  routing T_4_19.sp4_v_b_4 <X> T_4_19.lc_trk_g1_4
 (17 7)  (197 311)  (197 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (198 311)  (198 311)  routing T_4_19.sp4_v_b_13 <X> T_4_19.lc_trk_g1_5
 (22 7)  (202 311)  (202 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (203 311)  (203 311)  routing T_4_19.sp4_v_t_3 <X> T_4_19.lc_trk_g1_6
 (25 7)  (205 311)  (205 311)  routing T_4_19.sp4_v_t_3 <X> T_4_19.lc_trk_g1_6
 (26 7)  (206 311)  (206 311)  routing T_4_19.lc_trk_g0_3 <X> T_4_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 311)  (209 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 311)  (210 311)  routing T_4_19.lc_trk_g1_7 <X> T_4_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (220 311)  (220 311)  LC_3 Logic Functioning bit
 (41 7)  (221 311)  (221 311)  LC_3 Logic Functioning bit
 (42 7)  (222 311)  (222 311)  LC_3 Logic Functioning bit
 (43 7)  (223 311)  (223 311)  LC_3 Logic Functioning bit
 (4 8)  (184 312)  (184 312)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_v_b_6
 (6 8)  (186 312)  (186 312)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_v_b_6
 (22 8)  (202 312)  (202 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (205 312)  (205 312)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (26 8)  (206 312)  (206 312)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 312)  (207 312)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 312)  (208 312)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 312)  (209 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (212 312)  (212 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 312)  (213 312)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 312)  (216 312)  LC_4 Logic Functioning bit
 (38 8)  (218 312)  (218 312)  LC_4 Logic Functioning bit
 (41 8)  (221 312)  (221 312)  LC_4 Logic Functioning bit
 (42 8)  (222 312)  (222 312)  LC_4 Logic Functioning bit
 (43 8)  (223 312)  (223 312)  LC_4 Logic Functioning bit
 (45 8)  (225 312)  (225 312)  LC_4 Logic Functioning bit
 (47 8)  (227 312)  (227 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (184 313)  (184 313)  routing T_4_19.sp4_v_t_36 <X> T_4_19.sp4_h_r_6
 (13 9)  (193 313)  (193 313)  routing T_4_19.sp4_v_t_38 <X> T_4_19.sp4_h_r_8
 (14 9)  (194 313)  (194 313)  routing T_4_19.sp4_r_v_b_32 <X> T_4_19.lc_trk_g2_0
 (17 9)  (197 313)  (197 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (201 313)  (201 313)  routing T_4_19.sp4_r_v_b_35 <X> T_4_19.lc_trk_g2_3
 (22 9)  (202 313)  (202 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 313)  (203 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (24 9)  (204 313)  (204 313)  routing T_4_19.sp4_h_r_34 <X> T_4_19.lc_trk_g2_2
 (29 9)  (209 313)  (209 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 313)  (211 313)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (212 313)  (212 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (213 313)  (213 313)  routing T_4_19.lc_trk_g2_0 <X> T_4_19.input_2_4
 (37 9)  (217 313)  (217 313)  LC_4 Logic Functioning bit
 (39 9)  (219 313)  (219 313)  LC_4 Logic Functioning bit
 (42 9)  (222 313)  (222 313)  LC_4 Logic Functioning bit
 (47 9)  (227 313)  (227 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (186 314)  (186 314)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_v_t_43
 (11 10)  (191 314)  (191 314)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_v_t_45
 (29 10)  (209 314)  (209 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 314)  (210 314)  routing T_4_19.lc_trk_g0_4 <X> T_4_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 314)  (211 314)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 314)  (212 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 314)  (216 314)  LC_5 Logic Functioning bit
 (37 10)  (217 314)  (217 314)  LC_5 Logic Functioning bit
 (38 10)  (218 314)  (218 314)  LC_5 Logic Functioning bit
 (39 10)  (219 314)  (219 314)  LC_5 Logic Functioning bit
 (47 10)  (227 314)  (227 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (185 315)  (185 315)  routing T_4_19.sp4_v_b_3 <X> T_4_19.sp4_v_t_43
 (12 11)  (192 315)  (192 315)  routing T_4_19.sp4_v_b_5 <X> T_4_19.sp4_v_t_45
 (22 11)  (202 315)  (202 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (206 315)  (206 315)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 315)  (207 315)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 315)  (208 315)  routing T_4_19.lc_trk_g3_2 <X> T_4_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 315)  (209 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 315)  (211 315)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (220 315)  (220 315)  LC_5 Logic Functioning bit
 (41 11)  (221 315)  (221 315)  LC_5 Logic Functioning bit
 (42 11)  (222 315)  (222 315)  LC_5 Logic Functioning bit
 (43 11)  (223 315)  (223 315)  LC_5 Logic Functioning bit
 (51 11)  (231 315)  (231 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (195 316)  (195 316)  routing T_4_19.tnl_op_1 <X> T_4_19.lc_trk_g3_1
 (17 12)  (197 316)  (197 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (206 316)  (206 316)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 316)  (207 316)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 316)  (208 316)  routing T_4_19.lc_trk_g3_0 <X> T_4_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 316)  (209 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 316)  (212 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 316)  (213 316)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 316)  (216 316)  LC_6 Logic Functioning bit
 (38 12)  (218 316)  (218 316)  LC_6 Logic Functioning bit
 (41 12)  (221 316)  (221 316)  LC_6 Logic Functioning bit
 (42 12)  (222 316)  (222 316)  LC_6 Logic Functioning bit
 (43 12)  (223 316)  (223 316)  LC_6 Logic Functioning bit
 (45 12)  (225 316)  (225 316)  LC_6 Logic Functioning bit
 (14 13)  (194 317)  (194 317)  routing T_4_19.sp4_r_v_b_40 <X> T_4_19.lc_trk_g3_0
 (17 13)  (197 317)  (197 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (198 317)  (198 317)  routing T_4_19.tnl_op_1 <X> T_4_19.lc_trk_g3_1
 (22 13)  (202 317)  (202 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (204 317)  (204 317)  routing T_4_19.tnl_op_2 <X> T_4_19.lc_trk_g3_2
 (25 13)  (205 317)  (205 317)  routing T_4_19.tnl_op_2 <X> T_4_19.lc_trk_g3_2
 (26 13)  (206 317)  (206 317)  routing T_4_19.lc_trk_g0_6 <X> T_4_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 317)  (209 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 317)  (211 317)  routing T_4_19.lc_trk_g2_3 <X> T_4_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 317)  (212 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (215 317)  (215 317)  routing T_4_19.lc_trk_g0_2 <X> T_4_19.input_2_6
 (37 13)  (217 317)  (217 317)  LC_6 Logic Functioning bit
 (39 13)  (219 317)  (219 317)  LC_6 Logic Functioning bit
 (42 13)  (222 317)  (222 317)  LC_6 Logic Functioning bit
 (51 13)  (231 317)  (231 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (13 14)  (193 318)  (193 318)  routing T_4_19.sp4_v_b_11 <X> T_4_19.sp4_v_t_46
 (21 14)  (201 318)  (201 318)  routing T_4_19.wire_logic_cluster/lc_7/out <X> T_4_19.lc_trk_g3_7
 (22 14)  (202 318)  (202 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (206 318)  (206 318)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (209 318)  (209 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 318)  (211 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 318)  (212 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 318)  (213 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 318)  (214 318)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 318)  (216 318)  LC_7 Logic Functioning bit
 (37 14)  (217 318)  (217 318)  LC_7 Logic Functioning bit
 (38 14)  (218 318)  (218 318)  LC_7 Logic Functioning bit
 (39 14)  (219 318)  (219 318)  LC_7 Logic Functioning bit
 (41 14)  (221 318)  (221 318)  LC_7 Logic Functioning bit
 (43 14)  (223 318)  (223 318)  LC_7 Logic Functioning bit
 (45 14)  (225 318)  (225 318)  LC_7 Logic Functioning bit
 (52 14)  (232 318)  (232 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (194 319)  (194 319)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g3_4
 (15 15)  (195 319)  (195 319)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g3_4
 (16 15)  (196 319)  (196 319)  routing T_4_19.sp4_h_l_17 <X> T_4_19.lc_trk_g3_4
 (17 15)  (197 319)  (197 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (207 319)  (207 319)  routing T_4_19.lc_trk_g1_4 <X> T_4_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 319)  (209 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 319)  (211 319)  routing T_4_19.lc_trk_g3_7 <X> T_4_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 319)  (216 319)  LC_7 Logic Functioning bit
 (38 15)  (218 319)  (218 319)  LC_7 Logic Functioning bit
 (47 15)  (227 319)  (227 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_5_19

 (15 0)  (249 304)  (249 304)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g0_1
 (16 0)  (250 304)  (250 304)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g0_1
 (17 0)  (251 304)  (251 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (255 304)  (255 304)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g0_3
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (257 304)  (257 304)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g0_3
 (24 0)  (258 304)  (258 304)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g0_3
 (25 0)  (259 304)  (259 304)  routing T_5_19.sp12_h_r_2 <X> T_5_19.lc_trk_g0_2
 (26 0)  (260 304)  (260 304)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 304)  (265 304)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 304)  (269 304)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.input_2_0
 (36 0)  (270 304)  (270 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (41 0)  (275 304)  (275 304)  LC_0 Logic Functioning bit
 (46 0)  (280 304)  (280 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (252 305)  (252 305)  routing T_5_19.sp4_h_r_1 <X> T_5_19.lc_trk_g0_1
 (21 1)  (255 305)  (255 305)  routing T_5_19.sp4_h_r_19 <X> T_5_19.lc_trk_g0_3
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.sp12_h_r_2 <X> T_5_19.lc_trk_g0_2
 (25 1)  (259 305)  (259 305)  routing T_5_19.sp12_h_r_2 <X> T_5_19.lc_trk_g0_2
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 305)  (264 305)  routing T_5_19.lc_trk_g3_2 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g1_6 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (267 305)  (267 305)  routing T_5_19.lc_trk_g2_4 <X> T_5_19.input_2_0
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (37 1)  (271 305)  (271 305)  LC_0 Logic Functioning bit
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (3 2)  (237 306)  (237 306)  routing T_5_19.sp12_v_t_23 <X> T_5_19.sp12_h_l_23
 (4 2)  (238 306)  (238 306)  routing T_5_19.sp4_v_b_0 <X> T_5_19.sp4_v_t_37
 (9 2)  (243 306)  (243 306)  routing T_5_19.sp4_v_b_1 <X> T_5_19.sp4_h_l_36
 (13 2)  (247 306)  (247 306)  routing T_5_19.sp4_h_r_2 <X> T_5_19.sp4_v_t_39
 (22 2)  (256 306)  (256 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (257 306)  (257 306)  routing T_5_19.sp4_h_r_7 <X> T_5_19.lc_trk_g0_7
 (24 2)  (258 306)  (258 306)  routing T_5_19.sp4_h_r_7 <X> T_5_19.lc_trk_g0_7
 (28 2)  (262 306)  (262 306)  routing T_5_19.lc_trk_g2_0 <X> T_5_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 306)  (263 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 306)  (266 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 306)  (268 306)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 306)  (270 306)  LC_1 Logic Functioning bit
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (38 2)  (272 306)  (272 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (47 2)  (281 306)  (281 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (246 307)  (246 307)  routing T_5_19.sp4_h_r_2 <X> T_5_19.sp4_v_t_39
 (15 3)  (249 307)  (249 307)  routing T_5_19.bot_op_4 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (255 307)  (255 307)  routing T_5_19.sp4_h_r_7 <X> T_5_19.lc_trk_g0_7
 (26 3)  (260 307)  (260 307)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 307)  (265 307)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 307)  (274 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (42 3)  (276 307)  (276 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (3 4)  (237 308)  (237 308)  routing T_5_19.sp12_v_t_23 <X> T_5_19.sp12_h_r_0
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (258 308)  (258 308)  routing T_5_19.bot_op_3 <X> T_5_19.lc_trk_g1_3
 (29 4)  (263 308)  (263 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 308)  (264 308)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 308)  (266 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 308)  (267 308)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 308)  (271 308)  LC_2 Logic Functioning bit
 (39 4)  (273 308)  (273 308)  LC_2 Logic Functioning bit
 (41 4)  (275 308)  (275 308)  LC_2 Logic Functioning bit
 (43 4)  (277 308)  (277 308)  LC_2 Logic Functioning bit
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 309)  (258 309)  routing T_5_19.top_op_2 <X> T_5_19.lc_trk_g1_2
 (25 5)  (259 309)  (259 309)  routing T_5_19.top_op_2 <X> T_5_19.lc_trk_g1_2
 (30 5)  (264 309)  (264 309)  routing T_5_19.lc_trk_g0_7 <X> T_5_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 309)  (265 309)  routing T_5_19.lc_trk_g2_3 <X> T_5_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (271 309)  (271 309)  LC_2 Logic Functioning bit
 (39 5)  (273 309)  (273 309)  LC_2 Logic Functioning bit
 (41 5)  (275 309)  (275 309)  LC_2 Logic Functioning bit
 (43 5)  (277 309)  (277 309)  LC_2 Logic Functioning bit
 (21 6)  (255 310)  (255 310)  routing T_5_19.bnr_op_7 <X> T_5_19.lc_trk_g1_7
 (22 6)  (256 310)  (256 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (259 310)  (259 310)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g1_6
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 310)  (261 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 310)  (264 310)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (272 310)  (272 310)  LC_3 Logic Functioning bit
 (39 6)  (273 310)  (273 310)  LC_3 Logic Functioning bit
 (42 6)  (276 310)  (276 310)  LC_3 Logic Functioning bit
 (43 6)  (277 310)  (277 310)  LC_3 Logic Functioning bit
 (50 6)  (284 310)  (284 310)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (255 311)  (255 311)  routing T_5_19.bnr_op_7 <X> T_5_19.lc_trk_g1_7
 (22 7)  (256 311)  (256 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (258 311)  (258 311)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g1_6
 (25 7)  (259 311)  (259 311)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g1_6
 (27 7)  (261 311)  (261 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 311)  (262 311)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 311)  (264 311)  routing T_5_19.lc_trk_g1_7 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 311)  (270 311)  LC_3 Logic Functioning bit
 (37 7)  (271 311)  (271 311)  LC_3 Logic Functioning bit
 (40 7)  (274 311)  (274 311)  LC_3 Logic Functioning bit
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (9 8)  (243 312)  (243 312)  routing T_5_19.sp4_v_t_42 <X> T_5_19.sp4_h_r_7
 (12 8)  (246 312)  (246 312)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_r_8
 (22 8)  (256 312)  (256 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 312)  (265 312)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 312)  (267 312)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (43 8)  (277 312)  (277 312)  LC_4 Logic Functioning bit
 (50 8)  (284 312)  (284 312)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (245 313)  (245 313)  routing T_5_19.sp4_v_b_8 <X> T_5_19.sp4_h_r_8
 (16 9)  (250 313)  (250 313)  routing T_5_19.sp12_v_b_8 <X> T_5_19.lc_trk_g2_0
 (17 9)  (251 313)  (251 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (255 313)  (255 313)  routing T_5_19.sp4_r_v_b_35 <X> T_5_19.lc_trk_g2_3
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g2_7 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 313)  (270 313)  LC_4 Logic Functioning bit
 (37 9)  (271 313)  (271 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (41 9)  (275 313)  (275 313)  LC_4 Logic Functioning bit
 (4 10)  (238 314)  (238 314)  routing T_5_19.sp4_h_r_6 <X> T_5_19.sp4_v_t_43
 (14 10)  (248 314)  (248 314)  routing T_5_19.sp4_v_b_36 <X> T_5_19.lc_trk_g2_4
 (22 10)  (256 314)  (256 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (258 314)  (258 314)  routing T_5_19.tnl_op_7 <X> T_5_19.lc_trk_g2_7
 (25 10)  (259 314)  (259 314)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g2_6
 (27 10)  (261 314)  (261 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 314)  (262 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 314)  (264 314)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 314)  (270 314)  LC_5 Logic Functioning bit
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (38 10)  (272 314)  (272 314)  LC_5 Logic Functioning bit
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (40 10)  (274 314)  (274 314)  LC_5 Logic Functioning bit
 (41 10)  (275 314)  (275 314)  LC_5 Logic Functioning bit
 (43 10)  (277 314)  (277 314)  LC_5 Logic Functioning bit
 (50 10)  (284 314)  (284 314)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (239 315)  (239 315)  routing T_5_19.sp4_h_r_6 <X> T_5_19.sp4_v_t_43
 (14 11)  (248 315)  (248 315)  routing T_5_19.sp4_v_b_36 <X> T_5_19.lc_trk_g2_4
 (16 11)  (250 315)  (250 315)  routing T_5_19.sp4_v_b_36 <X> T_5_19.lc_trk_g2_4
 (17 11)  (251 315)  (251 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (255 315)  (255 315)  routing T_5_19.tnl_op_7 <X> T_5_19.lc_trk_g2_7
 (22 11)  (256 315)  (256 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (257 315)  (257 315)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g2_6
 (24 11)  (258 315)  (258 315)  routing T_5_19.sp4_h_r_38 <X> T_5_19.lc_trk_g2_6
 (26 11)  (260 315)  (260 315)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 315)  (261 315)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 315)  (270 315)  LC_5 Logic Functioning bit
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (38 11)  (272 315)  (272 315)  LC_5 Logic Functioning bit
 (39 11)  (273 315)  (273 315)  LC_5 Logic Functioning bit
 (40 11)  (274 315)  (274 315)  LC_5 Logic Functioning bit
 (41 11)  (275 315)  (275 315)  LC_5 Logic Functioning bit
 (42 11)  (276 315)  (276 315)  LC_5 Logic Functioning bit
 (43 11)  (277 315)  (277 315)  LC_5 Logic Functioning bit
 (51 11)  (285 315)  (285 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (239 316)  (239 316)  routing T_5_19.sp4_v_t_44 <X> T_5_19.sp4_h_r_9
 (25 12)  (259 316)  (259 316)  routing T_5_19.sp4_h_r_34 <X> T_5_19.lc_trk_g3_2
 (22 13)  (256 317)  (256 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (257 317)  (257 317)  routing T_5_19.sp4_h_r_34 <X> T_5_19.lc_trk_g3_2
 (24 13)  (258 317)  (258 317)  routing T_5_19.sp4_h_r_34 <X> T_5_19.lc_trk_g3_2
 (15 14)  (249 318)  (249 318)  routing T_5_19.tnl_op_5 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 318)  (257 318)  routing T_5_19.sp4_v_b_47 <X> T_5_19.lc_trk_g3_7
 (24 14)  (258 318)  (258 318)  routing T_5_19.sp4_v_b_47 <X> T_5_19.lc_trk_g3_7
 (28 14)  (262 318)  (262 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 318)  (264 318)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 318)  (268 318)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 318)  (271 318)  LC_7 Logic Functioning bit
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (12 15)  (246 319)  (246 319)  routing T_5_19.sp4_h_l_46 <X> T_5_19.sp4_v_t_46
 (16 15)  (250 319)  (250 319)  routing T_5_19.sp12_v_b_12 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (252 319)  (252 319)  routing T_5_19.tnl_op_5 <X> T_5_19.lc_trk_g3_5
 (30 15)  (264 319)  (264 319)  routing T_5_19.lc_trk_g2_6 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 319)  (271 319)  LC_7 Logic Functioning bit
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit
 (51 15)  (285 319)  (285 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_19

 (15 0)  (303 304)  (303 304)  routing T_6_19.sp4_h_r_1 <X> T_6_19.lc_trk_g0_1
 (16 0)  (304 304)  (304 304)  routing T_6_19.sp4_h_r_1 <X> T_6_19.lc_trk_g0_1
 (17 0)  (305 304)  (305 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (309 304)  (309 304)  routing T_6_19.wire_logic_cluster/lc_3/out <X> T_6_19.lc_trk_g0_3
 (22 0)  (310 304)  (310 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (313 304)  (313 304)  routing T_6_19.bnr_op_2 <X> T_6_19.lc_trk_g0_2
 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (42 0)  (330 304)  (330 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (18 1)  (306 305)  (306 305)  routing T_6_19.sp4_h_r_1 <X> T_6_19.lc_trk_g0_1
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 305)  (313 305)  routing T_6_19.bnr_op_2 <X> T_6_19.lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 305)  (322 305)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (299 306)  (299 306)  routing T_6_19.sp4_v_b_6 <X> T_6_19.sp4_v_t_39
 (13 2)  (301 306)  (301 306)  routing T_6_19.sp4_v_b_6 <X> T_6_19.sp4_v_t_39
 (22 2)  (310 306)  (310 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 306)  (311 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (24 2)  (312 306)  (312 306)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (25 2)  (313 306)  (313 306)  routing T_6_19.wire_logic_cluster/lc_6/out <X> T_6_19.lc_trk_g0_6
 (27 2)  (315 306)  (315 306)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 306)  (316 306)  routing T_6_19.lc_trk_g3_1 <X> T_6_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 306)  (317 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 306)  (319 306)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 306)  (320 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 306)  (321 306)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (39 2)  (327 306)  (327 306)  LC_1 Logic Functioning bit
 (42 2)  (330 306)  (330 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (50 2)  (338 306)  (338 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (8 3)  (296 307)  (296 307)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_t_36
 (9 3)  (297 307)  (297 307)  routing T_6_19.sp4_h_r_1 <X> T_6_19.sp4_v_t_36
 (21 3)  (309 307)  (309 307)  routing T_6_19.sp4_h_r_7 <X> T_6_19.lc_trk_g0_7
 (22 3)  (310 307)  (310 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 307)  (319 307)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 307)  (324 307)  LC_1 Logic Functioning bit
 (37 3)  (325 307)  (325 307)  LC_1 Logic Functioning bit
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (41 3)  (329 307)  (329 307)  LC_1 Logic Functioning bit
 (46 3)  (334 307)  (334 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (303 308)  (303 308)  routing T_6_19.sp4_h_r_9 <X> T_6_19.lc_trk_g1_1
 (16 4)  (304 308)  (304 308)  routing T_6_19.sp4_h_r_9 <X> T_6_19.lc_trk_g1_1
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 308)  (306 308)  routing T_6_19.sp4_h_r_9 <X> T_6_19.lc_trk_g1_1
 (25 4)  (313 308)  (313 308)  routing T_6_19.sp4_h_r_10 <X> T_6_19.lc_trk_g1_2
 (26 4)  (314 308)  (314 308)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 308)  (318 308)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (42 4)  (330 308)  (330 308)  LC_2 Logic Functioning bit
 (43 4)  (331 308)  (331 308)  LC_2 Logic Functioning bit
 (14 5)  (302 309)  (302 309)  routing T_6_19.sp4_h_r_0 <X> T_6_19.lc_trk_g1_0
 (15 5)  (303 309)  (303 309)  routing T_6_19.sp4_h_r_0 <X> T_6_19.lc_trk_g1_0
 (16 5)  (304 309)  (304 309)  routing T_6_19.sp4_h_r_0 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (310 309)  (310 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (311 309)  (311 309)  routing T_6_19.sp4_h_r_10 <X> T_6_19.lc_trk_g1_2
 (24 5)  (312 309)  (312 309)  routing T_6_19.sp4_h_r_10 <X> T_6_19.lc_trk_g1_2
 (27 5)  (315 309)  (315 309)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 309)  (318 309)  routing T_6_19.lc_trk_g0_7 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 309)  (319 309)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 309)  (320 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 309)  (323 309)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.input_2_2
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (40 5)  (328 309)  (328 309)  LC_2 Logic Functioning bit
 (41 5)  (329 309)  (329 309)  LC_2 Logic Functioning bit
 (5 6)  (293 310)  (293 310)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_38
 (8 6)  (296 310)  (296 310)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_h_l_41
 (10 6)  (298 310)  (298 310)  routing T_6_19.sp4_h_r_8 <X> T_6_19.sp4_h_l_41
 (13 6)  (301 310)  (301 310)  routing T_6_19.sp4_v_b_5 <X> T_6_19.sp4_v_t_40
 (15 6)  (303 310)  (303 310)  routing T_6_19.sp4_v_b_21 <X> T_6_19.lc_trk_g1_5
 (16 6)  (304 310)  (304 310)  routing T_6_19.sp4_v_b_21 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (41 6)  (329 310)  (329 310)  LC_3 Logic Functioning bit
 (42 6)  (330 310)  (330 310)  LC_3 Logic Functioning bit
 (43 6)  (331 310)  (331 310)  LC_3 Logic Functioning bit
 (45 6)  (333 310)  (333 310)  LC_3 Logic Functioning bit
 (46 6)  (334 310)  (334 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (335 310)  (335 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (294 311)  (294 311)  routing T_6_19.sp4_v_t_38 <X> T_6_19.sp4_h_l_38
 (8 7)  (296 311)  (296 311)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_v_t_41
 (10 7)  (298 311)  (298 311)  routing T_6_19.sp4_v_b_1 <X> T_6_19.sp4_v_t_41
 (14 7)  (302 311)  (302 311)  routing T_6_19.sp12_h_r_20 <X> T_6_19.lc_trk_g1_4
 (16 7)  (304 311)  (304 311)  routing T_6_19.sp12_h_r_20 <X> T_6_19.lc_trk_g1_4
 (17 7)  (305 311)  (305 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (312 311)  (312 311)  routing T_6_19.bot_op_6 <X> T_6_19.lc_trk_g1_6
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g0_3 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (322 311)  (322 311)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_3
 (35 7)  (323 311)  (323 311)  routing T_6_19.lc_trk_g1_2 <X> T_6_19.input_2_3
 (37 7)  (325 311)  (325 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (42 7)  (330 311)  (330 311)  LC_3 Logic Functioning bit
 (48 7)  (336 311)  (336 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (28 8)  (316 312)  (316 312)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 312)  (318 312)  routing T_6_19.lc_trk_g2_5 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 312)  (322 312)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 312)  (323 312)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.input_2_4
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (37 8)  (325 312)  (325 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (51 8)  (339 312)  (339 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (305 313)  (305 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (310 313)  (310 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (321 313)  (321 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.input_2_4
 (34 9)  (322 313)  (322 313)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.input_2_4
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (38 9)  (326 313)  (326 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (41 9)  (329 313)  (329 313)  LC_4 Logic Functioning bit
 (9 10)  (297 314)  (297 314)  routing T_6_19.sp4_h_r_4 <X> T_6_19.sp4_h_l_42
 (10 10)  (298 314)  (298 314)  routing T_6_19.sp4_h_r_4 <X> T_6_19.sp4_h_l_42
 (17 10)  (305 314)  (305 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (309 314)  (309 314)  routing T_6_19.wire_logic_cluster/lc_7/out <X> T_6_19.lc_trk_g2_7
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 314)  (313 314)  routing T_6_19.bnl_op_6 <X> T_6_19.lc_trk_g2_6
 (26 10)  (314 314)  (314 314)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 314)  (316 314)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (9 11)  (297 315)  (297 315)  routing T_6_19.sp4_v_b_11 <X> T_6_19.sp4_v_t_42
 (10 11)  (298 315)  (298 315)  routing T_6_19.sp4_v_b_11 <X> T_6_19.sp4_v_t_42
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (313 315)  (313 315)  routing T_6_19.bnl_op_6 <X> T_6_19.lc_trk_g2_6
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 315)  (316 315)  routing T_6_19.lc_trk_g3_4 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 315)  (318 315)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g0_6 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (51 11)  (339 315)  (339 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (13 12)  (301 316)  (301 316)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_v_b_11
 (15 12)  (303 316)  (303 316)  routing T_6_19.rgt_op_1 <X> T_6_19.lc_trk_g3_1
 (17 12)  (305 316)  (305 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (306 316)  (306 316)  routing T_6_19.rgt_op_1 <X> T_6_19.lc_trk_g3_1
 (25 12)  (313 316)  (313 316)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (26 12)  (314 316)  (314 316)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 316)  (315 316)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 316)  (318 316)  routing T_6_19.lc_trk_g1_4 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 316)  (322 316)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 316)  (324 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (41 12)  (329 316)  (329 316)  LC_6 Logic Functioning bit
 (43 12)  (331 316)  (331 316)  LC_6 Logic Functioning bit
 (45 12)  (333 316)  (333 316)  LC_6 Logic Functioning bit
 (48 12)  (336 316)  (336 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (339 316)  (339 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (299 317)  (299 317)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_h_r_11
 (12 13)  (300 317)  (300 317)  routing T_6_19.sp4_h_l_46 <X> T_6_19.sp4_v_b_11
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 317)  (311 317)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (27 13)  (315 317)  (315 317)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 317)  (316 317)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 317)  (319 317)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 317)  (320 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (321 317)  (321 317)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.input_2_6
 (36 13)  (324 317)  (324 317)  LC_6 Logic Functioning bit
 (38 13)  (326 317)  (326 317)  LC_6 Logic Functioning bit
 (43 13)  (331 317)  (331 317)  LC_6 Logic Functioning bit
 (51 13)  (339 317)  (339 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (297 318)  (297 318)  routing T_6_19.sp4_v_b_10 <X> T_6_19.sp4_h_l_47
 (11 14)  (299 318)  (299 318)  routing T_6_19.sp4_v_b_8 <X> T_6_19.sp4_v_t_46
 (14 14)  (302 318)  (302 318)  routing T_6_19.wire_logic_cluster/lc_4/out <X> T_6_19.lc_trk_g3_4
 (16 14)  (304 318)  (304 318)  routing T_6_19.sp4_v_b_37 <X> T_6_19.lc_trk_g3_5
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 318)  (306 318)  routing T_6_19.sp4_v_b_37 <X> T_6_19.lc_trk_g3_5
 (25 14)  (313 318)  (313 318)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g3_6
 (28 14)  (316 318)  (316 318)  routing T_6_19.lc_trk_g2_0 <X> T_6_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 318)  (317 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 318)  (319 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 318)  (322 318)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 318)  (323 318)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_7
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (43 14)  (331 318)  (331 318)  LC_7 Logic Functioning bit
 (45 14)  (333 318)  (333 318)  LC_7 Logic Functioning bit
 (51 14)  (339 318)  (339 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (341 318)  (341 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (300 319)  (300 319)  routing T_6_19.sp4_v_b_8 <X> T_6_19.sp4_v_t_46
 (17 15)  (305 319)  (305 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (306 319)  (306 319)  routing T_6_19.sp4_v_b_37 <X> T_6_19.lc_trk_g3_5
 (22 15)  (310 319)  (310 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (311 319)  (311 319)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g3_6
 (24 15)  (312 319)  (312 319)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g3_6
 (25 15)  (313 319)  (313 319)  routing T_6_19.sp4_h_r_46 <X> T_6_19.lc_trk_g3_6
 (27 15)  (315 319)  (315 319)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 319)  (317 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 319)  (320 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 319)  (321 319)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_7
 (35 15)  (323 319)  (323 319)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.input_2_7
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (40 15)  (328 319)  (328 319)  LC_7 Logic Functioning bit
 (42 15)  (330 319)  (330 319)  LC_7 Logic Functioning bit
 (43 15)  (331 319)  (331 319)  LC_7 Logic Functioning bit


LogicTile_7_19

 (21 0)  (363 304)  (363 304)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g0_3
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (370 304)  (370 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 304)  (377 304)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (46 0)  (388 304)  (388 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (356 305)  (356 305)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g0_0
 (15 1)  (357 305)  (357 305)  routing T_7_19.top_op_0 <X> T_7_19.lc_trk_g0_0
 (17 1)  (359 305)  (359 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (367 305)  (367 305)  routing T_7_19.sp4_r_v_b_33 <X> T_7_19.lc_trk_g0_2
 (26 1)  (368 305)  (368 305)  routing T_7_19.lc_trk_g0_6 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 305)  (375 305)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (35 1)  (377 305)  (377 305)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (350 306)  (350 306)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_h_l_36
 (10 2)  (352 306)  (352 306)  routing T_7_19.sp4_h_r_5 <X> T_7_19.sp4_h_l_36
 (12 2)  (354 306)  (354 306)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_h_l_39
 (16 2)  (358 306)  (358 306)  routing T_7_19.sp12_h_r_13 <X> T_7_19.lc_trk_g0_5
 (17 2)  (359 306)  (359 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (367 306)  (367 306)  routing T_7_19.sp4_v_b_6 <X> T_7_19.lc_trk_g0_6
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 306)  (375 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 306)  (377 306)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.input_2_1
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (47 2)  (389 306)  (389 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (395 306)  (395 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (6 3)  (348 307)  (348 307)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_h_l_37
 (13 3)  (355 307)  (355 307)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_h_l_39
 (14 3)  (356 307)  (356 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_h_r_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (363 307)  (363 307)  routing T_7_19.sp4_r_v_b_31 <X> T_7_19.lc_trk_g0_7
 (22 3)  (364 307)  (364 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (365 307)  (365 307)  routing T_7_19.sp4_v_b_6 <X> T_7_19.lc_trk_g0_6
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (51 3)  (393 307)  (393 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (355 308)  (355 308)  routing T_7_19.sp4_v_t_40 <X> T_7_19.sp4_v_b_5
 (14 4)  (356 308)  (356 308)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g1_0
 (15 4)  (357 308)  (357 308)  routing T_7_19.sp12_h_r_1 <X> T_7_19.lc_trk_g1_1
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (360 308)  (360 308)  routing T_7_19.sp12_h_r_1 <X> T_7_19.lc_trk_g1_1
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 308)  (370 308)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 308)  (375 308)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (42 4)  (384 308)  (384 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (47 4)  (389 308)  (389 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (394 308)  (394 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (360 309)  (360 309)  routing T_7_19.sp12_h_r_1 <X> T_7_19.lc_trk_g1_1
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 309)  (373 309)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 309)  (374 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 309)  (377 309)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.input_2_2
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (38 5)  (380 309)  (380 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (3 6)  (345 310)  (345 310)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (27 6)  (369 310)  (369 310)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 310)  (375 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 310)  (377 310)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (41 6)  (383 310)  (383 310)  LC_3 Logic Functioning bit
 (43 6)  (385 310)  (385 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (51 6)  (393 310)  (393 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (395 310)  (395 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (345 311)  (345 311)  routing T_7_19.sp12_h_r_0 <X> T_7_19.sp12_v_t_23
 (26 7)  (368 311)  (368 311)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 311)  (373 311)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 311)  (374 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (375 311)  (375 311)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.input_2_3
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (39 7)  (381 311)  (381 311)  LC_3 Logic Functioning bit
 (41 7)  (383 311)  (383 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (8 8)  (350 312)  (350 312)  routing T_7_19.sp4_h_l_46 <X> T_7_19.sp4_h_r_7
 (10 8)  (352 312)  (352 312)  routing T_7_19.sp4_h_l_46 <X> T_7_19.sp4_h_r_7
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (14 9)  (356 313)  (356 313)  routing T_7_19.sp4_r_v_b_32 <X> T_7_19.lc_trk_g2_0
 (17 9)  (359 313)  (359 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (364 313)  (364 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (366 313)  (366 313)  routing T_7_19.tnl_op_2 <X> T_7_19.lc_trk_g2_2
 (25 9)  (367 313)  (367 313)  routing T_7_19.tnl_op_2 <X> T_7_19.lc_trk_g2_2
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 313)  (372 313)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (382 313)  (382 313)  LC_4 Logic Functioning bit
 (41 9)  (383 313)  (383 313)  LC_4 Logic Functioning bit
 (42 9)  (384 313)  (384 313)  LC_4 Logic Functioning bit
 (43 9)  (385 313)  (385 313)  LC_4 Logic Functioning bit
 (46 9)  (388 313)  (388 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (346 314)  (346 314)  routing T_7_19.sp4_h_r_6 <X> T_7_19.sp4_v_t_43
 (5 10)  (347 314)  (347 314)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (13 10)  (355 314)  (355 314)  routing T_7_19.sp4_v_b_8 <X> T_7_19.sp4_v_t_45
 (14 10)  (356 314)  (356 314)  routing T_7_19.sp4_h_r_44 <X> T_7_19.lc_trk_g2_4
 (15 10)  (357 314)  (357 314)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g2_5
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_v_t_32 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 314)  (365 314)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g2_7
 (24 10)  (366 314)  (366 314)  routing T_7_19.sp4_v_b_47 <X> T_7_19.lc_trk_g2_7
 (28 10)  (370 314)  (370 314)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 314)  (379 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (41 10)  (383 314)  (383 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (46 10)  (388 314)  (388 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (389 314)  (389 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (346 315)  (346 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (5 11)  (347 315)  (347 315)  routing T_7_19.sp4_h_r_6 <X> T_7_19.sp4_v_t_43
 (6 11)  (348 315)  (348 315)  routing T_7_19.sp4_v_t_37 <X> T_7_19.sp4_h_l_43
 (11 11)  (353 315)  (353 315)  routing T_7_19.sp4_h_r_8 <X> T_7_19.sp4_h_l_45
 (14 11)  (356 315)  (356 315)  routing T_7_19.sp4_h_r_44 <X> T_7_19.lc_trk_g2_4
 (15 11)  (357 315)  (357 315)  routing T_7_19.sp4_h_r_44 <X> T_7_19.lc_trk_g2_4
 (16 11)  (358 315)  (358 315)  routing T_7_19.sp4_h_r_44 <X> T_7_19.lc_trk_g2_4
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 315)  (365 315)  routing T_7_19.sp4_v_b_46 <X> T_7_19.lc_trk_g2_6
 (24 11)  (366 315)  (366 315)  routing T_7_19.sp4_v_b_46 <X> T_7_19.lc_trk_g2_6
 (30 11)  (372 315)  (372 315)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (8 12)  (350 316)  (350 316)  routing T_7_19.sp4_v_b_4 <X> T_7_19.sp4_h_r_10
 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_b_4 <X> T_7_19.sp4_h_r_10
 (10 12)  (352 316)  (352 316)  routing T_7_19.sp4_v_b_4 <X> T_7_19.sp4_h_r_10
 (14 12)  (356 316)  (356 316)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g3_0
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g3_1
 (25 12)  (367 316)  (367 316)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g3_2
 (26 12)  (368 316)  (368 316)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 316)  (370 316)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 316)  (372 316)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 316)  (373 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 316)  (375 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 316)  (376 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 316)  (377 316)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_6
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (37 12)  (379 316)  (379 316)  LC_6 Logic Functioning bit
 (38 12)  (380 316)  (380 316)  LC_6 Logic Functioning bit
 (42 12)  (384 316)  (384 316)  LC_6 Logic Functioning bit
 (45 12)  (387 316)  (387 316)  LC_6 Logic Functioning bit
 (48 12)  (390 316)  (390 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (393 316)  (393 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (356 317)  (356 317)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g3_0
 (16 13)  (358 317)  (358 317)  routing T_7_19.sp4_v_t_21 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 317)  (374 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (375 317)  (375 317)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_6
 (36 13)  (378 317)  (378 317)  LC_6 Logic Functioning bit
 (37 13)  (379 317)  (379 317)  LC_6 Logic Functioning bit
 (38 13)  (380 317)  (380 317)  LC_6 Logic Functioning bit
 (39 13)  (381 317)  (381 317)  LC_6 Logic Functioning bit
 (51 13)  (393 317)  (393 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (347 318)  (347 318)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_h_l_44
 (8 14)  (350 318)  (350 318)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_47
 (9 14)  (351 318)  (351 318)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_l_47
 (25 14)  (367 318)  (367 318)  routing T_7_19.wire_logic_cluster/lc_6/out <X> T_7_19.lc_trk_g3_6
 (28 14)  (370 318)  (370 318)  routing T_7_19.lc_trk_g2_0 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (377 318)  (377 318)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.input_2_7
 (38 14)  (380 318)  (380 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (42 14)  (384 318)  (384 318)  LC_7 Logic Functioning bit
 (43 14)  (385 318)  (385 318)  LC_7 Logic Functioning bit
 (6 15)  (348 319)  (348 319)  routing T_7_19.sp4_v_t_44 <X> T_7_19.sp4_h_l_44
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 319)  (370 319)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (374 319)  (374 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (377 319)  (377 319)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.input_2_7
 (36 15)  (378 319)  (378 319)  LC_7 Logic Functioning bit
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (40 15)  (382 319)  (382 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (46 15)  (388 319)  (388 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (393 319)  (393 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_19

 (5 0)  (401 304)  (401 304)  routing T_8_19.sp4_v_b_6 <X> T_8_19.sp4_h_r_0
 (4 1)  (400 305)  (400 305)  routing T_8_19.sp4_v_b_6 <X> T_8_19.sp4_h_r_0
 (6 1)  (402 305)  (402 305)  routing T_8_19.sp4_v_b_6 <X> T_8_19.sp4_h_r_0
 (9 1)  (405 305)  (405 305)  routing T_8_19.sp4_v_t_40 <X> T_8_19.sp4_v_b_1
 (10 1)  (406 305)  (406 305)  routing T_8_19.sp4_v_t_40 <X> T_8_19.sp4_v_b_1
 (8 3)  (404 307)  (404 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (9 3)  (405 307)  (405 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (11 3)  (407 307)  (407 307)  routing T_8_19.sp4_h_r_2 <X> T_8_19.sp4_h_l_39
 (8 4)  (404 308)  (404 308)  routing T_8_19.sp4_h_l_45 <X> T_8_19.sp4_h_r_4
 (10 4)  (406 308)  (406 308)  routing T_8_19.sp4_h_l_45 <X> T_8_19.sp4_h_r_4
 (13 5)  (409 309)  (409 309)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_h_r_5
 (5 8)  (401 312)  (401 312)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_6
 (4 9)  (400 313)  (400 313)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_6
 (19 11)  (415 315)  (415 315)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_t_18 sp4_v_t_11
 (4 12)  (400 316)  (400 316)  routing T_8_19.sp4_v_t_44 <X> T_8_19.sp4_v_b_9
 (13 13)  (409 317)  (409 317)  routing T_8_19.sp4_v_t_43 <X> T_8_19.sp4_h_r_11
 (5 14)  (401 318)  (401 318)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_l_44
 (8 14)  (404 318)  (404 318)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_h_l_47
 (4 15)  (400 319)  (400 319)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_l_44
 (6 15)  (402 319)  (402 319)  routing T_8_19.sp4_v_t_38 <X> T_8_19.sp4_h_l_44


LogicTile_9_19

 (5 0)  (443 304)  (443 304)  routing T_9_19.sp4_h_l_44 <X> T_9_19.sp4_h_r_0
 (12 0)  (450 304)  (450 304)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_r_2
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 304)  (456 304)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (4 1)  (442 305)  (442 305)  routing T_9_19.sp4_h_l_44 <X> T_9_19.sp4_h_r_0
 (14 1)  (452 305)  (452 305)  routing T_9_19.sp12_h_r_16 <X> T_9_19.lc_trk_g0_0
 (16 1)  (454 305)  (454 305)  routing T_9_19.sp12_h_r_16 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (456 305)  (456 305)  routing T_9_19.bnr_op_1 <X> T_9_19.lc_trk_g0_1
 (21 1)  (459 305)  (459 305)  routing T_9_19.sp4_r_v_b_32 <X> T_9_19.lc_trk_g0_3
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (25 1)  (463 305)  (463 305)  routing T_9_19.sp4_h_r_2 <X> T_9_19.lc_trk_g0_2
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (48 1)  (486 305)  (486 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (446 306)  (446 306)  routing T_9_19.sp4_h_r_1 <X> T_9_19.sp4_h_l_36
 (16 2)  (454 306)  (454 306)  routing T_9_19.sp4_v_b_5 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (456 306)  (456 306)  routing T_9_19.sp4_v_b_5 <X> T_9_19.lc_trk_g0_5
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (42 2)  (480 306)  (480 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (46 2)  (484 306)  (484 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 306)  (488 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp12_h_r_20 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp12_h_r_20 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.sp4_r_v_b_30 <X> T_9_19.lc_trk_g0_6
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (8 4)  (446 308)  (446 308)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_h_r_4
 (10 4)  (448 308)  (448 308)  routing T_9_19.sp4_h_l_45 <X> T_9_19.sp4_h_r_4
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (15 4)  (453 308)  (453 308)  routing T_9_19.bot_op_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (459 308)  (459 308)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g1_3
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 308)  (464 308)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (52 4)  (490 308)  (490 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_r_8 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (464 309)  (464 309)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 309)  (471 309)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (40 5)  (478 309)  (478 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (47 5)  (485 309)  (485 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (452 310)  (452 310)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g1_4
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (43 6)  (481 310)  (481 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (51 6)  (489 310)  (489 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (456 311)  (456 311)  routing T_9_19.sp4_r_v_b_29 <X> T_9_19.lc_trk_g1_5
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (46 7)  (484 311)  (484 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (489 311)  (489 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (450 312)  (450 312)  routing T_9_19.sp4_v_t_45 <X> T_9_19.sp4_h_r_8
 (25 8)  (463 312)  (463 312)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g2_2
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (51 8)  (489 312)  (489 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp12_v_b_16 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp12_v_b_16 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (53 9)  (491 313)  (491 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (443 314)  (443 314)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_h_l_43
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (21 10)  (459 314)  (459 314)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 314)  (463 314)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g2_6
 (26 10)  (464 314)  (464 314)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (51 10)  (489 314)  (489 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (442 315)  (442 315)  routing T_9_19.sp4_h_r_3 <X> T_9_19.sp4_h_l_43
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g2_5
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (47 11)  (485 315)  (485 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (10 12)  (448 316)  (448 316)  routing T_9_19.sp4_v_t_40 <X> T_9_19.sp4_h_r_10
 (14 12)  (452 316)  (452 316)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (16 12)  (454 316)  (454 316)  routing T_9_19.sp4_v_t_12 <X> T_9_19.lc_trk_g3_1
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.sp4_v_t_12 <X> T_9_19.lc_trk_g3_1
 (25 12)  (463 316)  (463 316)  routing T_9_19.sp4_v_b_26 <X> T_9_19.lc_trk_g3_2
 (26 12)  (464 316)  (464 316)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (41 12)  (479 316)  (479 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (43 12)  (481 316)  (481 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (51 12)  (489 316)  (489 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (448 317)  (448 317)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_v_b_10
 (11 13)  (449 317)  (449 317)  routing T_9_19.sp4_h_l_46 <X> T_9_19.sp4_h_r_11
 (15 13)  (453 317)  (453 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (16 13)  (454 317)  (454 317)  routing T_9_19.sp4_h_l_21 <X> T_9_19.lc_trk_g3_0
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 317)  (461 317)  routing T_9_19.sp4_v_b_26 <X> T_9_19.lc_trk_g3_2
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (46 13)  (484 317)  (484 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 318)  (463 318)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (26 14)  (464 318)  (464 318)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.input_2_7
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (42 14)  (480 318)  (480 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (12 15)  (450 319)  (450 319)  routing T_9_19.sp4_h_l_46 <X> T_9_19.sp4_v_t_46
 (14 15)  (452 319)  (452 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (459 319)  (459 319)  routing T_9_19.sp4_r_v_b_47 <X> T_9_19.lc_trk_g3_7
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (25 15)  (463 319)  (463 319)  routing T_9_19.sp4_h_r_46 <X> T_9_19.lc_trk_g3_6
 (28 15)  (466 319)  (466 319)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit
 (48 15)  (486 319)  (486 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_19

 (12 0)  (504 304)  (504 304)  routing T_10_19.sp4_h_l_46 <X> T_10_19.sp4_h_r_2
 (15 0)  (507 304)  (507 304)  routing T_10_19.bot_op_1 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (13 1)  (505 305)  (505 305)  routing T_10_19.sp4_h_l_46 <X> T_10_19.sp4_h_r_2
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (25 1)  (517 305)  (517 305)  routing T_10_19.sp4_h_r_2 <X> T_10_19.lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (495 306)  (495 306)  routing T_10_19.sp12_v_t_23 <X> T_10_19.sp12_h_l_23
 (5 2)  (497 306)  (497 306)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_h_l_37
 (13 2)  (505 306)  (505 306)  routing T_10_19.sp4_h_r_2 <X> T_10_19.sp4_v_t_39
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 306)  (510 306)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g0_5
 (21 2)  (513 306)  (513 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (25 2)  (517 306)  (517 306)  routing T_10_19.lft_op_6 <X> T_10_19.lc_trk_g0_6
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_3 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (12 3)  (504 307)  (504 307)  routing T_10_19.sp4_h_r_2 <X> T_10_19.sp4_v_t_39
 (21 3)  (513 307)  (513 307)  routing T_10_19.sp4_h_l_10 <X> T_10_19.lc_trk_g0_7
 (22 3)  (514 307)  (514 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 307)  (516 307)  routing T_10_19.lft_op_6 <X> T_10_19.lc_trk_g0_6
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (501 308)  (501 308)  routing T_10_19.sp4_v_t_41 <X> T_10_19.sp4_h_r_4
 (11 4)  (503 308)  (503 308)  routing T_10_19.sp4_h_l_46 <X> T_10_19.sp4_v_b_5
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_46 <X> T_10_19.sp4_v_b_5
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 308)  (515 308)  routing T_10_19.sp4_h_r_3 <X> T_10_19.lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.sp4_h_r_3 <X> T_10_19.lc_trk_g1_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (6 5)  (498 309)  (498 309)  routing T_10_19.sp4_h_l_38 <X> T_10_19.sp4_h_r_3
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_46 <X> T_10_19.sp4_v_b_5
 (13 5)  (505 309)  (505 309)  routing T_10_19.sp4_v_t_37 <X> T_10_19.sp4_h_r_5
 (21 5)  (513 309)  (513 309)  routing T_10_19.sp4_h_r_3 <X> T_10_19.lc_trk_g1_3
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.input_2_2
 (35 5)  (527 309)  (527 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (51 5)  (543 309)  (543 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (502 310)  (502 310)  routing T_10_19.sp4_v_b_11 <X> T_10_19.sp4_h_l_41
 (14 6)  (506 310)  (506 310)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g1_4
 (15 6)  (507 310)  (507 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (16 6)  (508 310)  (508 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.sp4_h_r_13 <X> T_10_19.lc_trk_g1_5
 (21 6)  (513 310)  (513 310)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.lft_op_7 <X> T_10_19.lc_trk_g1_7
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (12 7)  (504 311)  (504 311)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_t_40
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g0_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 311)  (532 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (11 8)  (503 312)  (503 312)  routing T_10_19.sp4_h_l_39 <X> T_10_19.sp4_v_b_8
 (13 8)  (505 312)  (505 312)  routing T_10_19.sp4_h_l_39 <X> T_10_19.sp4_v_b_8
 (15 8)  (507 312)  (507 312)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.tnr_op_3 <X> T_10_19.lc_trk_g2_3
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (53 8)  (545 312)  (545 312)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (504 313)  (504 313)  routing T_10_19.sp4_h_l_39 <X> T_10_19.sp4_v_b_8
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_v_t_29 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_v_t_29 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (510 313)  (510 313)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g2_1
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (4 10)  (496 314)  (496 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (6 10)  (498 314)  (498 314)  routing T_10_19.sp4_v_b_10 <X> T_10_19.sp4_v_t_43
 (12 10)  (504 314)  (504 314)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_45
 (15 10)  (507 314)  (507 314)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 314)  (510 314)  routing T_10_19.rgt_op_5 <X> T_10_19.lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (51 10)  (543 314)  (543 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (503 315)  (503 315)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_l_45
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 315)  (515 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (4 12)  (496 316)  (496 316)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_9
 (6 12)  (498 316)  (498 316)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_9
 (12 12)  (504 316)  (504 316)  routing T_10_19.sp4_v_t_46 <X> T_10_19.sp4_h_r_11
 (15 12)  (507 316)  (507 316)  routing T_10_19.tnr_op_1 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (5 14)  (497 318)  (497 318)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_44
 (9 14)  (501 318)  (501 318)  routing T_10_19.sp4_h_r_7 <X> T_10_19.sp4_h_l_47
 (10 14)  (502 318)  (502 318)  routing T_10_19.sp4_h_r_7 <X> T_10_19.sp4_h_l_47
 (15 14)  (507 318)  (507 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (513 318)  (513 318)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (517 318)  (517 318)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g3_6
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (47 14)  (539 318)  (539 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (496 319)  (496 319)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_44
 (6 15)  (498 319)  (498 319)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_44
 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_h_l_16 <X> T_10_19.lc_trk_g3_5
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 319)  (517 319)  routing T_10_19.bnl_op_6 <X> T_10_19.lc_trk_g3_6
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (48 15)  (540 319)  (540 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_19

 (14 0)  (560 304)  (560 304)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g0_0
 (15 0)  (561 304)  (561 304)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g0_1
 (25 0)  (571 304)  (571 304)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g0_2
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 304)  (574 304)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.input_2_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g0_2
 (24 1)  (570 305)  (570 305)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (51 1)  (597 305)  (597 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 306)  (551 306)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_l_37
 (15 2)  (561 306)  (561 306)  routing T_11_19.bot_op_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (546 307)  (546 307)  routing T_11_19.glb_netwk_3 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (4 3)  (550 307)  (550 307)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_l_37
 (6 3)  (552 307)  (552 307)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_l_37
 (9 5)  (555 309)  (555 309)  routing T_11_19.sp4_v_t_41 <X> T_11_19.sp4_v_b_4
 (8 6)  (554 310)  (554 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (9 6)  (555 310)  (555 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (10 6)  (556 310)  (556 310)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_41
 (12 6)  (558 310)  (558 310)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.bot_op_7 <X> T_11_19.lc_trk_g1_7
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (47 6)  (593 310)  (593 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (557 311)  (557 311)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_h_l_40
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.sp12_h_l_21 <X> T_11_19.lc_trk_g1_6
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 311)  (579 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.input_2_3
 (34 7)  (580 311)  (580 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (21 8)  (567 312)  (567 312)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 312)  (576 312)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (554 313)  (554 313)  routing T_11_19.sp4_h_l_42 <X> T_11_19.sp4_v_b_7
 (9 9)  (555 313)  (555 313)  routing T_11_19.sp4_h_l_42 <X> T_11_19.sp4_v_b_7
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_v_t_22 <X> T_11_19.lc_trk_g2_3
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (40 9)  (586 313)  (586 313)  LC_4 Logic Functioning bit
 (41 9)  (587 313)  (587 313)  LC_4 Logic Functioning bit
 (14 10)  (560 314)  (560 314)  routing T_11_19.bnl_op_4 <X> T_11_19.lc_trk_g2_4
 (16 10)  (562 314)  (562 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g2_5
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (50 10)  (596 314)  (596 314)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (550 315)  (550 315)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_43
 (6 11)  (552 315)  (552 315)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_h_l_43
 (8 11)  (554 315)  (554 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (9 11)  (555 315)  (555 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (10 11)  (556 315)  (556 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (14 11)  (560 315)  (560 315)  routing T_11_19.bnl_op_4 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_v_b_46 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_v_b_46 <X> T_11_19.lc_trk_g2_6
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (14 12)  (560 316)  (560 316)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g3_0
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.tnr_op_3 <X> T_11_19.lc_trk_g3_3
 (25 12)  (571 316)  (571 316)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (39 12)  (585 316)  (585 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (50 12)  (596 316)  (596 316)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (554 317)  (554 317)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_b_10
 (9 13)  (555 317)  (555 317)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_b_10
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_v_b_33 <X> T_11_19.lc_trk_g3_1
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (40 13)  (586 317)  (586 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (12 14)  (558 318)  (558 318)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_l_46
 (13 14)  (559 318)  (559 318)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_v_t_46
 (15 14)  (561 318)  (561 318)  routing T_11_19.sp4_h_l_24 <X> T_11_19.lc_trk_g3_5
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_h_l_24 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.sp4_h_l_24 <X> T_11_19.lc_trk_g3_5
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (3 15)  (549 319)  (549 319)  routing T_11_19.sp12_h_l_22 <X> T_11_19.sp12_v_t_22
 (12 15)  (558 319)  (558 319)  routing T_11_19.sp4_h_r_11 <X> T_11_19.sp4_v_t_46
 (14 15)  (560 319)  (560 319)  routing T_11_19.tnl_op_4 <X> T_11_19.lc_trk_g3_4
 (15 15)  (561 319)  (561 319)  routing T_11_19.tnl_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (567 319)  (567 319)  routing T_11_19.sp4_v_t_26 <X> T_11_19.lc_trk_g3_7
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 319)  (569 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (24 15)  (570 319)  (570 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g3_6


LogicTile_12_19

 (14 1)  (614 305)  (614 305)  routing T_12_19.sp4_r_v_b_35 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (603 306)  (603 306)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_h_l_23
 (12 2)  (612 306)  (612 306)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp12_h_l_12 <X> T_12_19.lc_trk_g0_7
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (48 2)  (648 306)  (648 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_3 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (3 3)  (603 307)  (603 307)  routing T_12_19.sp12_h_r_0 <X> T_12_19.sp12_h_l_23
 (11 3)  (611 307)  (611 307)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (13 3)  (613 307)  (613 307)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_39
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (34 3)  (634 307)  (634 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (35 3)  (635 307)  (635 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (9 4)  (609 308)  (609 308)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_h_r_4
 (11 4)  (611 308)  (611 308)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_5
 (14 4)  (614 308)  (614 308)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g1_0
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (39 4)  (639 308)  (639 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (612 309)  (612 309)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_5
 (14 5)  (614 309)  (614 309)  routing T_12_19.bnr_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (4 6)  (604 310)  (604 310)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_v_t_38
 (6 6)  (606 310)  (606 310)  routing T_12_19.sp4_v_b_7 <X> T_12_19.sp4_v_t_38
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 310)  (625 310)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g1_6
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (46 6)  (646 310)  (646 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_l_1 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (34 7)  (634 311)  (634 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (47 7)  (647 311)  (647 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (609 312)  (609 312)  routing T_12_19.sp4_h_l_41 <X> T_12_19.sp4_h_r_7
 (10 8)  (610 312)  (610 312)  routing T_12_19.sp4_h_l_41 <X> T_12_19.sp4_h_r_7
 (15 8)  (615 312)  (615 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp4_h_r_43 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_h_r_43 <X> T_12_19.lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.sp4_h_r_43 <X> T_12_19.lc_trk_g2_3
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (47 8)  (647 312)  (647 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (615 313)  (615 313)  routing T_12_19.tnr_op_0 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_h_r_41 <X> T_12_19.lc_trk_g2_1
 (21 9)  (621 313)  (621 313)  routing T_12_19.sp4_h_r_43 <X> T_12_19.lc_trk_g2_3
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp4_r_v_b_34 <X> T_12_19.lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (15 10)  (615 314)  (615 314)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g2_5
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (625 314)  (625 314)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (51 10)  (651 314)  (651 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (618 315)  (618 315)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g2_5
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp4_r_v_b_39 <X> T_12_19.lc_trk_g2_7
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.rgt_op_6 <X> T_12_19.lc_trk_g2_6
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp4_h_r_35 <X> T_12_19.lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (51 12)  (651 316)  (651 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (609 317)  (609 317)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_10
 (10 13)  (610 317)  (610 317)  routing T_12_19.sp4_v_t_39 <X> T_12_19.sp4_v_b_10
 (14 13)  (614 317)  (614 317)  routing T_12_19.sp4_r_v_b_40 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (19 13)  (619 317)  (619 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (8 14)  (608 318)  (608 318)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_h_l_47
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_h_l_47
 (10 14)  (610 318)  (610 318)  routing T_12_19.sp4_v_t_41 <X> T_12_19.sp4_h_l_47
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp12_v_b_21 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (625 318)  (625 318)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g3_6
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (51 14)  (651 318)  (651 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_l_17 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp12_v_b_21 <X> T_12_19.lc_trk_g3_5
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 319)  (623 319)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.sp4_h_r_46 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_7
 (34 15)  (634 319)  (634 319)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_7
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (51 15)  (651 319)  (651 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_19

 (5 0)  (659 304)  (659 304)  routing T_13_19.sp4_v_t_37 <X> T_13_19.sp4_h_r_0
 (21 0)  (675 304)  (675 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_r_v_b_35 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_v_b_18 <X> T_13_19.lc_trk_g0_2
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (662 306)  (662 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (9 2)  (663 306)  (663 306)  routing T_13_19.sp4_v_t_36 <X> T_13_19.sp4_h_l_36
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (15 2)  (669 306)  (669 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_r_v_b_30 <X> T_13_19.lc_trk_g0_6
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (47 3)  (701 307)  (701 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (702 307)  (702 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (47 4)  (701 308)  (701 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (668 309)  (668 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_h_r_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (48 5)  (702 309)  (702 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (705 309)  (705 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (666 310)  (666 310)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp12_h_l_18 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (11 7)  (665 311)  (665 311)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (13 7)  (667 311)  (667 311)  routing T_13_19.sp4_v_t_46 <X> T_13_19.sp4_h_l_40
 (18 7)  (672 311)  (672 311)  routing T_13_19.sp12_h_l_18 <X> T_13_19.lc_trk_g1_5
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp12_h_r_14 <X> T_13_19.lc_trk_g1_6
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (668 312)  (668 312)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g2_0
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (25 8)  (679 312)  (679 312)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g2_2
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (675 313)  (675 313)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (14 10)  (668 314)  (668 314)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g2_4
 (21 10)  (675 314)  (675 314)  routing T_13_19.sp4_h_r_39 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_h_r_39 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_h_r_39 <X> T_13_19.lc_trk_g2_7
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (8 11)  (662 315)  (662 315)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_t_42
 (14 11)  (668 315)  (668 315)  routing T_13_19.bnl_op_4 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (51 11)  (705 315)  (705 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (679 316)  (679 316)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 317)  (669 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 317)  (679 317)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g3_2
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp12_v_t_10 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_v_t_33 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (8 10)  (716 314)  (716 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42


LogicTile_1_18

 (0 2)  (18 290)  (18 290)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (2 2)  (20 290)  (20 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 290)  (33 290)  routing T_1_18.sp4_h_r_5 <X> T_1_18.lc_trk_g0_5
 (16 2)  (34 290)  (34 290)  routing T_1_18.sp4_h_r_5 <X> T_1_18.lc_trk_g0_5
 (17 2)  (35 290)  (35 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (18 291)  (18 291)  routing T_1_18.glb_netwk_3 <X> T_1_18.wire_logic_cluster/lc_7/clk
 (18 3)  (36 291)  (36 291)  routing T_1_18.sp4_h_r_5 <X> T_1_18.lc_trk_g0_5
 (25 10)  (43 298)  (43 298)  routing T_1_18.wire_logic_cluster/lc_6/out <X> T_1_18.lc_trk_g2_6
 (22 11)  (40 299)  (40 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (44 300)  (44 300)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 300)  (45 300)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 300)  (46 300)  routing T_1_18.lc_trk_g3_0 <X> T_1_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 300)  (47 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 300)  (49 300)  routing T_1_18.lc_trk_g0_5 <X> T_1_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 300)  (50 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (53 300)  (53 300)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (36 12)  (54 300)  (54 300)  LC_6 Logic Functioning bit
 (38 12)  (56 300)  (56 300)  LC_6 Logic Functioning bit
 (41 12)  (59 300)  (59 300)  LC_6 Logic Functioning bit
 (42 12)  (60 300)  (60 300)  LC_6 Logic Functioning bit
 (43 12)  (61 300)  (61 300)  LC_6 Logic Functioning bit
 (45 12)  (63 300)  (63 300)  LC_6 Logic Functioning bit
 (51 12)  (69 300)  (69 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (32 301)  (32 301)  routing T_1_18.sp4_r_v_b_40 <X> T_1_18.lc_trk_g3_0
 (17 13)  (35 301)  (35 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (44 301)  (44 301)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 301)  (46 301)  routing T_1_18.lc_trk_g2_6 <X> T_1_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 301)  (47 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 301)  (50 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (51 301)  (51 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (34 13)  (52 301)  (52 301)  routing T_1_18.lc_trk_g3_5 <X> T_1_18.input_2_6
 (37 13)  (55 301)  (55 301)  LC_6 Logic Functioning bit
 (39 13)  (57 301)  (57 301)  LC_6 Logic Functioning bit
 (42 13)  (60 301)  (60 301)  LC_6 Logic Functioning bit
 (3 14)  (21 302)  (21 302)  routing T_1_18.sp12_h_r_1 <X> T_1_18.sp12_v_t_22
 (17 14)  (35 302)  (35 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (3 15)  (21 303)  (21 303)  routing T_1_18.sp12_h_r_1 <X> T_1_18.sp12_v_t_22
 (18 15)  (36 303)  (36 303)  routing T_1_18.sp4_r_v_b_45 <X> T_1_18.lc_trk_g3_5


LogicTile_2_18

 (4 0)  (76 288)  (76 288)  routing T_2_18.sp4_v_t_37 <X> T_2_18.sp4_v_b_0
 (17 0)  (89 288)  (89 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (94 288)  (94 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (9 1)  (81 289)  (81 289)  routing T_2_18.sp4_v_t_40 <X> T_2_18.sp4_v_b_1
 (10 1)  (82 289)  (82 289)  routing T_2_18.sp4_v_t_40 <X> T_2_18.sp4_v_b_1
 (0 2)  (72 290)  (72 290)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (2 2)  (74 290)  (74 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 290)  (93 290)  routing T_2_18.sp4_v_b_15 <X> T_2_18.lc_trk_g0_7
 (22 2)  (94 290)  (94 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (95 290)  (95 290)  routing T_2_18.sp4_v_b_15 <X> T_2_18.lc_trk_g0_7
 (28 2)  (100 290)  (100 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 290)  (101 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 290)  (102 290)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 290)  (103 290)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 290)  (104 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 290)  (107 290)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (36 2)  (108 290)  (108 290)  LC_1 Logic Functioning bit
 (37 2)  (109 290)  (109 290)  LC_1 Logic Functioning bit
 (38 2)  (110 290)  (110 290)  LC_1 Logic Functioning bit
 (41 2)  (113 290)  (113 290)  LC_1 Logic Functioning bit
 (43 2)  (115 290)  (115 290)  LC_1 Logic Functioning bit
 (0 3)  (72 291)  (72 291)  routing T_2_18.glb_netwk_3 <X> T_2_18.wire_logic_cluster/lc_7/clk
 (14 3)  (86 291)  (86 291)  routing T_2_18.sp4_r_v_b_28 <X> T_2_18.lc_trk_g0_4
 (17 3)  (89 291)  (89 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (93 291)  (93 291)  routing T_2_18.sp4_v_b_15 <X> T_2_18.lc_trk_g0_7
 (22 3)  (94 291)  (94 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 291)  (96 291)  routing T_2_18.bot_op_6 <X> T_2_18.lc_trk_g0_6
 (27 3)  (99 291)  (99 291)  routing T_2_18.lc_trk_g1_0 <X> T_2_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 291)  (101 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 291)  (102 291)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 291)  (104 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (105 291)  (105 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (34 3)  (106 291)  (106 291)  routing T_2_18.lc_trk_g3_4 <X> T_2_18.input_2_1
 (37 3)  (109 291)  (109 291)  LC_1 Logic Functioning bit
 (41 3)  (113 291)  (113 291)  LC_1 Logic Functioning bit
 (43 3)  (115 291)  (115 291)  LC_1 Logic Functioning bit
 (15 4)  (87 292)  (87 292)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g1_1
 (16 4)  (88 292)  (88 292)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g1_1
 (17 4)  (89 292)  (89 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (90 292)  (90 292)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g1_1
 (26 4)  (98 292)  (98 292)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (101 292)  (101 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 292)  (103 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 292)  (104 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 292)  (105 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 292)  (106 292)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 292)  (108 292)  LC_2 Logic Functioning bit
 (39 4)  (111 292)  (111 292)  LC_2 Logic Functioning bit
 (43 4)  (115 292)  (115 292)  LC_2 Logic Functioning bit
 (50 4)  (122 292)  (122 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (86 293)  (86 293)  routing T_2_18.sp4_r_v_b_24 <X> T_2_18.lc_trk_g1_0
 (17 5)  (89 293)  (89 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (90 293)  (90 293)  routing T_2_18.sp4_h_l_4 <X> T_2_18.lc_trk_g1_1
 (29 5)  (101 293)  (101 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 293)  (102 293)  routing T_2_18.lc_trk_g0_3 <X> T_2_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 293)  (103 293)  routing T_2_18.lc_trk_g3_6 <X> T_2_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 293)  (108 293)  LC_2 Logic Functioning bit
 (37 5)  (109 293)  (109 293)  LC_2 Logic Functioning bit
 (38 5)  (110 293)  (110 293)  LC_2 Logic Functioning bit
 (42 5)  (114 293)  (114 293)  LC_2 Logic Functioning bit
 (43 5)  (115 293)  (115 293)  LC_2 Logic Functioning bit
 (4 6)  (76 294)  (76 294)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_v_t_38
 (6 6)  (78 294)  (78 294)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_v_t_38
 (13 6)  (85 294)  (85 294)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_v_t_40
 (17 6)  (89 294)  (89 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 294)  (90 294)  routing T_2_18.wire_logic_cluster/lc_5/out <X> T_2_18.lc_trk_g1_5
 (25 6)  (97 294)  (97 294)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g1_6
 (27 6)  (99 294)  (99 294)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 294)  (100 294)  routing T_2_18.lc_trk_g3_1 <X> T_2_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 294)  (101 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 294)  (103 294)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 294)  (104 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 294)  (108 294)  LC_3 Logic Functioning bit
 (37 6)  (109 294)  (109 294)  LC_3 Logic Functioning bit
 (38 6)  (110 294)  (110 294)  LC_3 Logic Functioning bit
 (50 6)  (122 294)  (122 294)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (77 295)  (77 295)  routing T_2_18.sp4_h_r_9 <X> T_2_18.sp4_v_t_38
 (12 7)  (84 295)  (84 295)  routing T_2_18.sp4_h_r_5 <X> T_2_18.sp4_v_t_40
 (22 7)  (94 295)  (94 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 295)  (95 295)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g1_6
 (24 7)  (96 295)  (96 295)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g1_6
 (25 7)  (97 295)  (97 295)  routing T_2_18.sp4_h_l_11 <X> T_2_18.lc_trk_g1_6
 (28 7)  (100 295)  (100 295)  routing T_2_18.lc_trk_g2_1 <X> T_2_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 295)  (101 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 295)  (103 295)  routing T_2_18.lc_trk_g0_6 <X> T_2_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 295)  (108 295)  LC_3 Logic Functioning bit
 (37 7)  (109 295)  (109 295)  LC_3 Logic Functioning bit
 (38 7)  (110 295)  (110 295)  LC_3 Logic Functioning bit
 (40 7)  (112 295)  (112 295)  LC_3 Logic Functioning bit
 (42 7)  (114 295)  (114 295)  LC_3 Logic Functioning bit
 (53 7)  (125 295)  (125 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (82 296)  (82 296)  routing T_2_18.sp4_v_t_39 <X> T_2_18.sp4_h_r_7
 (15 8)  (87 296)  (87 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (16 8)  (88 296)  (88 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (17 8)  (89 296)  (89 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (90 296)  (90 296)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (15 9)  (87 297)  (87 297)  routing T_2_18.tnr_op_0 <X> T_2_18.lc_trk_g2_0
 (17 9)  (89 297)  (89 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (90 297)  (90 297)  routing T_2_18.sp4_h_r_41 <X> T_2_18.lc_trk_g2_1
 (16 10)  (88 298)  (88 298)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (17 10)  (89 298)  (89 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 298)  (90 298)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (26 10)  (98 298)  (98 298)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 298)  (100 298)  routing T_2_18.lc_trk_g2_0 <X> T_2_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 298)  (101 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 298)  (103 298)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 298)  (104 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 298)  (106 298)  routing T_2_18.lc_trk_g1_5 <X> T_2_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 298)  (108 298)  LC_5 Logic Functioning bit
 (37 10)  (109 298)  (109 298)  LC_5 Logic Functioning bit
 (38 10)  (110 298)  (110 298)  LC_5 Logic Functioning bit
 (39 10)  (111 298)  (111 298)  LC_5 Logic Functioning bit
 (41 10)  (113 298)  (113 298)  LC_5 Logic Functioning bit
 (43 10)  (115 298)  (115 298)  LC_5 Logic Functioning bit
 (45 10)  (117 298)  (117 298)  LC_5 Logic Functioning bit
 (18 11)  (90 299)  (90 299)  routing T_2_18.sp4_v_b_37 <X> T_2_18.lc_trk_g2_5
 (22 11)  (94 299)  (94 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (98 299)  (98 299)  routing T_2_18.lc_trk_g0_7 <X> T_2_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 299)  (101 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 299)  (108 299)  LC_5 Logic Functioning bit
 (38 11)  (110 299)  (110 299)  LC_5 Logic Functioning bit
 (46 11)  (118 299)  (118 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (120 299)  (120 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (84 300)  (84 300)  routing T_2_18.sp4_v_t_46 <X> T_2_18.sp4_h_r_11
 (15 12)  (87 300)  (87 300)  routing T_2_18.sp4_h_r_25 <X> T_2_18.lc_trk_g3_1
 (16 12)  (88 300)  (88 300)  routing T_2_18.sp4_h_r_25 <X> T_2_18.lc_trk_g3_1
 (17 12)  (89 300)  (89 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (98 300)  (98 300)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 300)  (101 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 300)  (103 300)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 300)  (104 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 300)  (106 300)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 300)  (107 300)  routing T_2_18.lc_trk_g0_4 <X> T_2_18.input_2_6
 (36 12)  (108 300)  (108 300)  LC_6 Logic Functioning bit
 (38 12)  (110 300)  (110 300)  LC_6 Logic Functioning bit
 (41 12)  (113 300)  (113 300)  LC_6 Logic Functioning bit
 (15 13)  (87 301)  (87 301)  routing T_2_18.sp4_v_t_29 <X> T_2_18.lc_trk_g3_0
 (16 13)  (88 301)  (88 301)  routing T_2_18.sp4_v_t_29 <X> T_2_18.lc_trk_g3_0
 (17 13)  (89 301)  (89 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (90 301)  (90 301)  routing T_2_18.sp4_h_r_25 <X> T_2_18.lc_trk_g3_1
 (26 13)  (98 301)  (98 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 301)  (100 301)  routing T_2_18.lc_trk_g2_6 <X> T_2_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 301)  (101 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 301)  (103 301)  routing T_2_18.lc_trk_g1_6 <X> T_2_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 301)  (104 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (108 301)  (108 301)  LC_6 Logic Functioning bit
 (37 13)  (109 301)  (109 301)  LC_6 Logic Functioning bit
 (39 13)  (111 301)  (111 301)  LC_6 Logic Functioning bit
 (40 13)  (112 301)  (112 301)  LC_6 Logic Functioning bit
 (43 13)  (115 301)  (115 301)  LC_6 Logic Functioning bit
 (14 14)  (86 302)  (86 302)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (21 14)  (93 302)  (93 302)  routing T_2_18.wire_logic_cluster/lc_7/out <X> T_2_18.lc_trk_g3_7
 (22 14)  (94 302)  (94 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 302)  (99 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 302)  (100 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 302)  (101 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 302)  (102 302)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 302)  (104 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 302)  (106 302)  routing T_2_18.lc_trk_g1_1 <X> T_2_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 302)  (107 302)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.input_2_7
 (36 14)  (108 302)  (108 302)  LC_7 Logic Functioning bit
 (38 14)  (110 302)  (110 302)  LC_7 Logic Functioning bit
 (39 14)  (111 302)  (111 302)  LC_7 Logic Functioning bit
 (41 14)  (113 302)  (113 302)  LC_7 Logic Functioning bit
 (43 14)  (115 302)  (115 302)  LC_7 Logic Functioning bit
 (45 14)  (117 302)  (117 302)  LC_7 Logic Functioning bit
 (53 14)  (125 302)  (125 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (86 303)  (86 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (15 15)  (87 303)  (87 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (16 15)  (88 303)  (88 303)  routing T_2_18.sp4_h_r_44 <X> T_2_18.lc_trk_g3_4
 (17 15)  (89 303)  (89 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (94 303)  (94 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (95 303)  (95 303)  routing T_2_18.sp12_v_t_21 <X> T_2_18.lc_trk_g3_6
 (25 15)  (97 303)  (97 303)  routing T_2_18.sp12_v_t_21 <X> T_2_18.lc_trk_g3_6
 (27 15)  (99 303)  (99 303)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 303)  (100 303)  routing T_2_18.lc_trk_g3_0 <X> T_2_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 303)  (101 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 303)  (102 303)  routing T_2_18.lc_trk_g3_7 <X> T_2_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 303)  (104 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (105 303)  (105 303)  routing T_2_18.lc_trk_g2_5 <X> T_2_18.input_2_7
 (36 15)  (108 303)  (108 303)  LC_7 Logic Functioning bit
 (38 15)  (110 303)  (110 303)  LC_7 Logic Functioning bit
 (43 15)  (115 303)  (115 303)  LC_7 Logic Functioning bit


LogicTile_3_18

 (21 0)  (147 288)  (147 288)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g0_3
 (22 0)  (148 288)  (148 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (149 288)  (149 288)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g0_3
 (24 0)  (150 288)  (150 288)  routing T_3_18.sp4_h_r_11 <X> T_3_18.lc_trk_g0_3
 (25 0)  (151 288)  (151 288)  routing T_3_18.sp12_h_r_2 <X> T_3_18.lc_trk_g0_2
 (29 0)  (155 288)  (155 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 288)  (156 288)  routing T_3_18.lc_trk_g0_5 <X> T_3_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 288)  (158 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 288)  (160 288)  routing T_3_18.lc_trk_g1_0 <X> T_3_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 288)  (162 288)  LC_0 Logic Functioning bit
 (37 0)  (163 288)  (163 288)  LC_0 Logic Functioning bit
 (38 0)  (164 288)  (164 288)  LC_0 Logic Functioning bit
 (39 0)  (165 288)  (165 288)  LC_0 Logic Functioning bit
 (41 0)  (167 288)  (167 288)  LC_0 Logic Functioning bit
 (43 0)  (169 288)  (169 288)  LC_0 Logic Functioning bit
 (45 0)  (171 288)  (171 288)  LC_0 Logic Functioning bit
 (22 1)  (148 289)  (148 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (150 289)  (150 289)  routing T_3_18.sp12_h_r_2 <X> T_3_18.lc_trk_g0_2
 (25 1)  (151 289)  (151 289)  routing T_3_18.sp12_h_r_2 <X> T_3_18.lc_trk_g0_2
 (26 1)  (152 289)  (152 289)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 289)  (153 289)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 289)  (154 289)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 289)  (155 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (162 289)  (162 289)  LC_0 Logic Functioning bit
 (38 1)  (164 289)  (164 289)  LC_0 Logic Functioning bit
 (48 1)  (174 289)  (174 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (126 290)  (126 290)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (2 2)  (128 290)  (128 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 290)  (143 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (144 290)  (144 290)  routing T_3_18.bnr_op_5 <X> T_3_18.lc_trk_g0_5
 (25 2)  (151 290)  (151 290)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (0 3)  (126 291)  (126 291)  routing T_3_18.glb_netwk_3 <X> T_3_18.wire_logic_cluster/lc_7/clk
 (18 3)  (144 291)  (144 291)  routing T_3_18.bnr_op_5 <X> T_3_18.lc_trk_g0_5
 (22 3)  (148 291)  (148 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (149 291)  (149 291)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (25 3)  (151 291)  (151 291)  routing T_3_18.sp4_v_t_3 <X> T_3_18.lc_trk_g0_6
 (8 4)  (134 292)  (134 292)  routing T_3_18.sp4_h_l_45 <X> T_3_18.sp4_h_r_4
 (10 4)  (136 292)  (136 292)  routing T_3_18.sp4_h_l_45 <X> T_3_18.sp4_h_r_4
 (14 4)  (140 292)  (140 292)  routing T_3_18.wire_logic_cluster/lc_0/out <X> T_3_18.lc_trk_g1_0
 (21 4)  (147 292)  (147 292)  routing T_3_18.sp4_h_r_19 <X> T_3_18.lc_trk_g1_3
 (22 4)  (148 292)  (148 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (149 292)  (149 292)  routing T_3_18.sp4_h_r_19 <X> T_3_18.lc_trk_g1_3
 (24 4)  (150 292)  (150 292)  routing T_3_18.sp4_h_r_19 <X> T_3_18.lc_trk_g1_3
 (26 4)  (152 292)  (152 292)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (155 292)  (155 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 292)  (157 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 292)  (158 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 292)  (160 292)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 292)  (162 292)  LC_2 Logic Functioning bit
 (38 4)  (164 292)  (164 292)  LC_2 Logic Functioning bit
 (41 4)  (167 292)  (167 292)  LC_2 Logic Functioning bit
 (17 5)  (143 293)  (143 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (147 293)  (147 293)  routing T_3_18.sp4_h_r_19 <X> T_3_18.lc_trk_g1_3
 (26 5)  (152 293)  (152 293)  routing T_3_18.lc_trk_g0_6 <X> T_3_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 293)  (155 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 293)  (156 293)  routing T_3_18.lc_trk_g0_3 <X> T_3_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 293)  (157 293)  routing T_3_18.lc_trk_g1_6 <X> T_3_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 293)  (158 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (159 293)  (159 293)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.input_2_2
 (35 5)  (161 293)  (161 293)  routing T_3_18.lc_trk_g2_2 <X> T_3_18.input_2_2
 (36 5)  (162 293)  (162 293)  LC_2 Logic Functioning bit
 (37 5)  (163 293)  (163 293)  LC_2 Logic Functioning bit
 (39 5)  (165 293)  (165 293)  LC_2 Logic Functioning bit
 (40 5)  (166 293)  (166 293)  LC_2 Logic Functioning bit
 (43 5)  (169 293)  (169 293)  LC_2 Logic Functioning bit
 (3 6)  (129 294)  (129 294)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (9 6)  (135 294)  (135 294)  routing T_3_18.sp4_v_b_4 <X> T_3_18.sp4_h_l_41
 (14 6)  (140 294)  (140 294)  routing T_3_18.wire_logic_cluster/lc_4/out <X> T_3_18.lc_trk_g1_4
 (15 6)  (141 294)  (141 294)  routing T_3_18.sp4_h_r_21 <X> T_3_18.lc_trk_g1_5
 (16 6)  (142 294)  (142 294)  routing T_3_18.sp4_h_r_21 <X> T_3_18.lc_trk_g1_5
 (17 6)  (143 294)  (143 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (144 294)  (144 294)  routing T_3_18.sp4_h_r_21 <X> T_3_18.lc_trk_g1_5
 (21 6)  (147 294)  (147 294)  routing T_3_18.wire_logic_cluster/lc_7/out <X> T_3_18.lc_trk_g1_7
 (22 6)  (148 294)  (148 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (151 294)  (151 294)  routing T_3_18.sp4_h_r_14 <X> T_3_18.lc_trk_g1_6
 (26 6)  (152 294)  (152 294)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (154 294)  (154 294)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 294)  (155 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 294)  (156 294)  routing T_3_18.lc_trk_g2_4 <X> T_3_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 294)  (157 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 294)  (158 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 294)  (160 294)  routing T_3_18.lc_trk_g1_5 <X> T_3_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 294)  (162 294)  LC_3 Logic Functioning bit
 (37 6)  (163 294)  (163 294)  LC_3 Logic Functioning bit
 (43 6)  (169 294)  (169 294)  LC_3 Logic Functioning bit
 (50 6)  (176 294)  (176 294)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (129 295)  (129 295)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (8 7)  (134 295)  (134 295)  routing T_3_18.sp4_h_r_10 <X> T_3_18.sp4_v_t_41
 (9 7)  (135 295)  (135 295)  routing T_3_18.sp4_h_r_10 <X> T_3_18.sp4_v_t_41
 (10 7)  (136 295)  (136 295)  routing T_3_18.sp4_h_r_10 <X> T_3_18.sp4_v_t_41
 (17 7)  (143 295)  (143 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (144 295)  (144 295)  routing T_3_18.sp4_h_r_21 <X> T_3_18.lc_trk_g1_5
 (22 7)  (148 295)  (148 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (149 295)  (149 295)  routing T_3_18.sp4_h_r_14 <X> T_3_18.lc_trk_g1_6
 (24 7)  (150 295)  (150 295)  routing T_3_18.sp4_h_r_14 <X> T_3_18.lc_trk_g1_6
 (27 7)  (153 295)  (153 295)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 295)  (154 295)  routing T_3_18.lc_trk_g3_4 <X> T_3_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 295)  (155 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (162 295)  (162 295)  LC_3 Logic Functioning bit
 (37 7)  (163 295)  (163 295)  LC_3 Logic Functioning bit
 (38 7)  (164 295)  (164 295)  LC_3 Logic Functioning bit
 (41 7)  (167 295)  (167 295)  LC_3 Logic Functioning bit
 (42 7)  (168 295)  (168 295)  LC_3 Logic Functioning bit
 (16 8)  (142 296)  (142 296)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g2_1
 (17 8)  (143 296)  (143 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (144 296)  (144 296)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g2_1
 (28 8)  (154 296)  (154 296)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 296)  (155 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 296)  (156 296)  routing T_3_18.lc_trk_g2_5 <X> T_3_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 296)  (157 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 296)  (158 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 296)  (160 296)  routing T_3_18.lc_trk_g1_4 <X> T_3_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 296)  (162 296)  LC_4 Logic Functioning bit
 (37 8)  (163 296)  (163 296)  LC_4 Logic Functioning bit
 (38 8)  (164 296)  (164 296)  LC_4 Logic Functioning bit
 (39 8)  (165 296)  (165 296)  LC_4 Logic Functioning bit
 (41 8)  (167 296)  (167 296)  LC_4 Logic Functioning bit
 (43 8)  (169 296)  (169 296)  LC_4 Logic Functioning bit
 (45 8)  (171 296)  (171 296)  LC_4 Logic Functioning bit
 (51 8)  (177 296)  (177 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (179 296)  (179 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (144 297)  (144 297)  routing T_3_18.sp4_v_b_33 <X> T_3_18.lc_trk_g2_1
 (22 9)  (148 297)  (148 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (149 297)  (149 297)  routing T_3_18.sp12_v_b_18 <X> T_3_18.lc_trk_g2_2
 (25 9)  (151 297)  (151 297)  routing T_3_18.sp12_v_b_18 <X> T_3_18.lc_trk_g2_2
 (26 9)  (152 297)  (152 297)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (153 297)  (153 297)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (154 297)  (154 297)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 297)  (155 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (162 297)  (162 297)  LC_4 Logic Functioning bit
 (38 9)  (164 297)  (164 297)  LC_4 Logic Functioning bit
 (12 10)  (138 298)  (138 298)  routing T_3_18.sp4_h_r_5 <X> T_3_18.sp4_h_l_45
 (14 10)  (140 298)  (140 298)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g2_4
 (16 10)  (142 298)  (142 298)  routing T_3_18.sp12_v_b_21 <X> T_3_18.lc_trk_g2_5
 (17 10)  (143 298)  (143 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (155 298)  (155 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 298)  (158 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 298)  (160 298)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 298)  (162 298)  LC_5 Logic Functioning bit
 (37 10)  (163 298)  (163 298)  LC_5 Logic Functioning bit
 (38 10)  (164 298)  (164 298)  LC_5 Logic Functioning bit
 (39 10)  (165 298)  (165 298)  LC_5 Logic Functioning bit
 (51 10)  (177 298)  (177 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (139 299)  (139 299)  routing T_3_18.sp4_h_r_5 <X> T_3_18.sp4_h_l_45
 (14 11)  (140 299)  (140 299)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g2_4
 (16 11)  (142 299)  (142 299)  routing T_3_18.sp4_v_b_36 <X> T_3_18.lc_trk_g2_4
 (17 11)  (143 299)  (143 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (144 299)  (144 299)  routing T_3_18.sp12_v_b_21 <X> T_3_18.lc_trk_g2_5
 (27 11)  (153 299)  (153 299)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 299)  (154 299)  routing T_3_18.lc_trk_g3_0 <X> T_3_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 299)  (155 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (156 299)  (156 299)  routing T_3_18.lc_trk_g0_2 <X> T_3_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (157 299)  (157 299)  routing T_3_18.lc_trk_g1_3 <X> T_3_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 299)  (166 299)  LC_5 Logic Functioning bit
 (41 11)  (167 299)  (167 299)  LC_5 Logic Functioning bit
 (42 11)  (168 299)  (168 299)  LC_5 Logic Functioning bit
 (43 11)  (169 299)  (169 299)  LC_5 Logic Functioning bit
 (11 12)  (137 300)  (137 300)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_v_b_11
 (13 12)  (139 300)  (139 300)  routing T_3_18.sp4_v_t_38 <X> T_3_18.sp4_v_b_11
 (22 12)  (148 300)  (148 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (140 301)  (140 301)  routing T_3_18.sp4_r_v_b_40 <X> T_3_18.lc_trk_g3_0
 (17 13)  (143 301)  (143 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (4 14)  (130 302)  (130 302)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_v_t_44
 (5 14)  (131 302)  (131 302)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44
 (6 14)  (132 302)  (132 302)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_v_t_44
 (14 14)  (140 302)  (140 302)  routing T_3_18.sp4_v_t_17 <X> T_3_18.lc_trk_g3_4
 (27 14)  (153 302)  (153 302)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (154 302)  (154 302)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 302)  (155 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 302)  (157 302)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 302)  (158 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 302)  (160 302)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 302)  (162 302)  LC_7 Logic Functioning bit
 (37 14)  (163 302)  (163 302)  LC_7 Logic Functioning bit
 (38 14)  (164 302)  (164 302)  LC_7 Logic Functioning bit
 (39 14)  (165 302)  (165 302)  LC_7 Logic Functioning bit
 (41 14)  (167 302)  (167 302)  LC_7 Logic Functioning bit
 (43 14)  (169 302)  (169 302)  LC_7 Logic Functioning bit
 (45 14)  (171 302)  (171 302)  LC_7 Logic Functioning bit
 (4 15)  (130 303)  (130 303)  routing T_3_18.sp4_h_r_6 <X> T_3_18.sp4_h_l_44
 (5 15)  (131 303)  (131 303)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_v_t_44
 (16 15)  (142 303)  (142 303)  routing T_3_18.sp4_v_t_17 <X> T_3_18.lc_trk_g3_4
 (17 15)  (143 303)  (143 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (28 15)  (154 303)  (154 303)  routing T_3_18.lc_trk_g2_1 <X> T_3_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 303)  (155 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 303)  (156 303)  routing T_3_18.lc_trk_g3_3 <X> T_3_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 303)  (157 303)  routing T_3_18.lc_trk_g1_7 <X> T_3_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (163 303)  (163 303)  LC_7 Logic Functioning bit
 (39 15)  (165 303)  (165 303)  LC_7 Logic Functioning bit


LogicTile_4_18

 (15 0)  (195 288)  (195 288)  routing T_4_18.sp4_v_b_17 <X> T_4_18.lc_trk_g0_1
 (16 0)  (196 288)  (196 288)  routing T_4_18.sp4_v_b_17 <X> T_4_18.lc_trk_g0_1
 (17 0)  (197 288)  (197 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (201 288)  (201 288)  routing T_4_18.wire_logic_cluster/lc_3/out <X> T_4_18.lc_trk_g0_3
 (22 0)  (202 288)  (202 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (208 288)  (208 288)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 288)  (209 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 288)  (212 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 288)  (213 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 288)  (214 288)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 288)  (216 288)  LC_0 Logic Functioning bit
 (37 0)  (217 288)  (217 288)  LC_0 Logic Functioning bit
 (38 0)  (218 288)  (218 288)  LC_0 Logic Functioning bit
 (39 0)  (219 288)  (219 288)  LC_0 Logic Functioning bit
 (41 0)  (221 288)  (221 288)  LC_0 Logic Functioning bit
 (43 0)  (223 288)  (223 288)  LC_0 Logic Functioning bit
 (45 0)  (225 288)  (225 288)  LC_0 Logic Functioning bit
 (46 0)  (226 288)  (226 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (206 289)  (206 289)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 289)  (207 289)  routing T_4_18.lc_trk_g1_3 <X> T_4_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 289)  (209 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 289)  (210 289)  routing T_4_18.lc_trk_g2_3 <X> T_4_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (216 289)  (216 289)  LC_0 Logic Functioning bit
 (38 1)  (218 289)  (218 289)  LC_0 Logic Functioning bit
 (0 2)  (180 290)  (180 290)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (2 2)  (182 290)  (182 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (188 290)  (188 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (9 2)  (189 290)  (189 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (10 2)  (190 290)  (190 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (15 2)  (195 290)  (195 290)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g0_5
 (16 2)  (196 290)  (196 290)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g0_5
 (17 2)  (197 290)  (197 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (198 290)  (198 290)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g0_5
 (21 2)  (201 290)  (201 290)  routing T_4_18.lft_op_7 <X> T_4_18.lc_trk_g0_7
 (22 2)  (202 290)  (202 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (204 290)  (204 290)  routing T_4_18.lft_op_7 <X> T_4_18.lc_trk_g0_7
 (27 2)  (207 290)  (207 290)  routing T_4_18.lc_trk_g1_1 <X> T_4_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 290)  (209 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 290)  (212 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 290)  (213 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 290)  (214 290)  routing T_4_18.lc_trk_g3_1 <X> T_4_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 290)  (216 290)  LC_1 Logic Functioning bit
 (38 2)  (218 290)  (218 290)  LC_1 Logic Functioning bit
 (45 2)  (225 290)  (225 290)  LC_1 Logic Functioning bit
 (0 3)  (180 291)  (180 291)  routing T_4_18.glb_netwk_3 <X> T_4_18.wire_logic_cluster/lc_7/clk
 (29 3)  (209 291)  (209 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 291)  (216 291)  LC_1 Logic Functioning bit
 (37 3)  (217 291)  (217 291)  LC_1 Logic Functioning bit
 (38 3)  (218 291)  (218 291)  LC_1 Logic Functioning bit
 (39 3)  (219 291)  (219 291)  LC_1 Logic Functioning bit
 (41 3)  (221 291)  (221 291)  LC_1 Logic Functioning bit
 (43 3)  (223 291)  (223 291)  LC_1 Logic Functioning bit
 (51 3)  (231 291)  (231 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (197 292)  (197 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (198 292)  (198 292)  routing T_4_18.wire_logic_cluster/lc_1/out <X> T_4_18.lc_trk_g1_1
 (22 4)  (202 292)  (202 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (203 292)  (203 292)  routing T_4_18.sp4_v_b_19 <X> T_4_18.lc_trk_g1_3
 (24 4)  (204 292)  (204 292)  routing T_4_18.sp4_v_b_19 <X> T_4_18.lc_trk_g1_3
 (25 4)  (205 292)  (205 292)  routing T_4_18.sp12_h_r_2 <X> T_4_18.lc_trk_g1_2
 (27 4)  (207 292)  (207 292)  routing T_4_18.lc_trk_g1_0 <X> T_4_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 292)  (209 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 292)  (211 292)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 292)  (212 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 292)  (214 292)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (217 292)  (217 292)  LC_2 Logic Functioning bit
 (39 4)  (219 292)  (219 292)  LC_2 Logic Functioning bit
 (41 4)  (221 292)  (221 292)  LC_2 Logic Functioning bit
 (43 4)  (223 292)  (223 292)  LC_2 Logic Functioning bit
 (53 4)  (233 292)  (233 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (195 293)  (195 293)  routing T_4_18.bot_op_0 <X> T_4_18.lc_trk_g1_0
 (17 5)  (197 293)  (197 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (202 293)  (202 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (204 293)  (204 293)  routing T_4_18.sp12_h_r_2 <X> T_4_18.lc_trk_g1_2
 (25 5)  (205 293)  (205 293)  routing T_4_18.sp12_h_r_2 <X> T_4_18.lc_trk_g1_2
 (31 5)  (211 293)  (211 293)  routing T_4_18.lc_trk_g1_6 <X> T_4_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (217 293)  (217 293)  LC_2 Logic Functioning bit
 (39 5)  (219 293)  (219 293)  LC_2 Logic Functioning bit
 (41 5)  (221 293)  (221 293)  LC_2 Logic Functioning bit
 (43 5)  (223 293)  (223 293)  LC_2 Logic Functioning bit
 (53 5)  (233 293)  (233 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (193 294)  (193 294)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (15 6)  (195 294)  (195 294)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g1_5
 (16 6)  (196 294)  (196 294)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g1_5
 (17 6)  (197 294)  (197 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 294)  (198 294)  routing T_4_18.sp4_h_r_13 <X> T_4_18.lc_trk_g1_5
 (21 6)  (201 294)  (201 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (22 6)  (202 294)  (202 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (203 294)  (203 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (24 6)  (204 294)  (204 294)  routing T_4_18.sp4_h_l_2 <X> T_4_18.lc_trk_g1_7
 (25 6)  (205 294)  (205 294)  routing T_4_18.bnr_op_6 <X> T_4_18.lc_trk_g1_6
 (26 6)  (206 294)  (206 294)  routing T_4_18.lc_trk_g0_5 <X> T_4_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 294)  (207 294)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 294)  (209 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 294)  (210 294)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 294)  (212 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 294)  (213 294)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 294)  (216 294)  LC_3 Logic Functioning bit
 (37 6)  (217 294)  (217 294)  LC_3 Logic Functioning bit
 (43 6)  (223 294)  (223 294)  LC_3 Logic Functioning bit
 (45 6)  (225 294)  (225 294)  LC_3 Logic Functioning bit
 (8 7)  (188 295)  (188 295)  routing T_4_18.sp4_h_r_10 <X> T_4_18.sp4_v_t_41
 (9 7)  (189 295)  (189 295)  routing T_4_18.sp4_h_r_10 <X> T_4_18.sp4_v_t_41
 (10 7)  (190 295)  (190 295)  routing T_4_18.sp4_h_r_10 <X> T_4_18.sp4_v_t_41
 (12 7)  (192 295)  (192 295)  routing T_4_18.sp4_h_r_5 <X> T_4_18.sp4_v_t_40
 (22 7)  (202 295)  (202 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (205 295)  (205 295)  routing T_4_18.bnr_op_6 <X> T_4_18.lc_trk_g1_6
 (29 7)  (209 295)  (209 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 295)  (210 295)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 295)  (212 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (215 295)  (215 295)  routing T_4_18.lc_trk_g0_3 <X> T_4_18.input_2_3
 (36 7)  (216 295)  (216 295)  LC_3 Logic Functioning bit
 (37 7)  (217 295)  (217 295)  LC_3 Logic Functioning bit
 (40 7)  (220 295)  (220 295)  LC_3 Logic Functioning bit
 (42 7)  (222 295)  (222 295)  LC_3 Logic Functioning bit
 (43 7)  (223 295)  (223 295)  LC_3 Logic Functioning bit
 (46 7)  (226 295)  (226 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (227 295)  (227 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (6 8)  (186 296)  (186 296)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_v_b_6
 (12 8)  (192 296)  (192 296)  routing T_4_18.sp4_v_b_2 <X> T_4_18.sp4_h_r_8
 (14 8)  (194 296)  (194 296)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (15 8)  (195 296)  (195 296)  routing T_4_18.sp4_h_r_33 <X> T_4_18.lc_trk_g2_1
 (16 8)  (196 296)  (196 296)  routing T_4_18.sp4_h_r_33 <X> T_4_18.lc_trk_g2_1
 (17 8)  (197 296)  (197 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (198 296)  (198 296)  routing T_4_18.sp4_h_r_33 <X> T_4_18.lc_trk_g2_1
 (19 8)  (199 296)  (199 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (202 296)  (202 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (203 296)  (203 296)  routing T_4_18.sp4_v_t_30 <X> T_4_18.lc_trk_g2_3
 (24 8)  (204 296)  (204 296)  routing T_4_18.sp4_v_t_30 <X> T_4_18.lc_trk_g2_3
 (28 8)  (208 296)  (208 296)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 296)  (209 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 296)  (210 296)  routing T_4_18.lc_trk_g2_5 <X> T_4_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 296)  (212 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 296)  (213 296)  routing T_4_18.lc_trk_g2_1 <X> T_4_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (217 296)  (217 296)  LC_4 Logic Functioning bit
 (39 8)  (219 296)  (219 296)  LC_4 Logic Functioning bit
 (41 8)  (221 296)  (221 296)  LC_4 Logic Functioning bit
 (43 8)  (223 296)  (223 296)  LC_4 Logic Functioning bit
 (11 9)  (191 297)  (191 297)  routing T_4_18.sp4_v_b_2 <X> T_4_18.sp4_h_r_8
 (13 9)  (193 297)  (193 297)  routing T_4_18.sp4_v_b_2 <X> T_4_18.sp4_h_r_8
 (14 9)  (194 297)  (194 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (15 9)  (195 297)  (195 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (16 9)  (196 297)  (196 297)  routing T_4_18.sp4_h_r_40 <X> T_4_18.lc_trk_g2_0
 (17 9)  (197 297)  (197 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (37 9)  (217 297)  (217 297)  LC_4 Logic Functioning bit
 (39 9)  (219 297)  (219 297)  LC_4 Logic Functioning bit
 (41 9)  (221 297)  (221 297)  LC_4 Logic Functioning bit
 (43 9)  (223 297)  (223 297)  LC_4 Logic Functioning bit
 (51 9)  (231 297)  (231 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (195 298)  (195 298)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g2_5
 (16 10)  (196 298)  (196 298)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g2_5
 (17 10)  (197 298)  (197 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (206 298)  (206 298)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 298)  (207 298)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 298)  (209 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 298)  (210 298)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 298)  (212 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 298)  (213 298)  routing T_4_18.lc_trk_g2_0 <X> T_4_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 298)  (216 298)  LC_5 Logic Functioning bit
 (37 10)  (217 298)  (217 298)  LC_5 Logic Functioning bit
 (43 10)  (223 298)  (223 298)  LC_5 Logic Functioning bit
 (45 10)  (225 298)  (225 298)  LC_5 Logic Functioning bit
 (47 10)  (227 298)  (227 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (231 298)  (231 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (198 299)  (198 299)  routing T_4_18.sp4_h_l_16 <X> T_4_18.lc_trk_g2_5
 (26 11)  (206 299)  (206 299)  routing T_4_18.lc_trk_g0_7 <X> T_4_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 299)  (209 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 299)  (210 299)  routing T_4_18.lc_trk_g1_7 <X> T_4_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 299)  (212 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (214 299)  (214 299)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.input_2_5
 (35 11)  (215 299)  (215 299)  routing T_4_18.lc_trk_g1_2 <X> T_4_18.input_2_5
 (36 11)  (216 299)  (216 299)  LC_5 Logic Functioning bit
 (37 11)  (217 299)  (217 299)  LC_5 Logic Functioning bit
 (40 11)  (220 299)  (220 299)  LC_5 Logic Functioning bit
 (42 11)  (222 299)  (222 299)  LC_5 Logic Functioning bit
 (43 11)  (223 299)  (223 299)  LC_5 Logic Functioning bit
 (14 12)  (194 300)  (194 300)  routing T_4_18.wire_logic_cluster/lc_0/out <X> T_4_18.lc_trk_g3_0
 (16 12)  (196 300)  (196 300)  routing T_4_18.sp12_v_t_14 <X> T_4_18.lc_trk_g3_1
 (17 12)  (197 300)  (197 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (206 300)  (206 300)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 300)  (209 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 300)  (211 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 300)  (212 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 300)  (213 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 300)  (214 300)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 300)  (216 300)  LC_6 Logic Functioning bit
 (37 12)  (217 300)  (217 300)  LC_6 Logic Functioning bit
 (38 12)  (218 300)  (218 300)  LC_6 Logic Functioning bit
 (39 12)  (219 300)  (219 300)  LC_6 Logic Functioning bit
 (41 12)  (221 300)  (221 300)  LC_6 Logic Functioning bit
 (43 12)  (223 300)  (223 300)  LC_6 Logic Functioning bit
 (45 12)  (225 300)  (225 300)  LC_6 Logic Functioning bit
 (17 13)  (197 301)  (197 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (198 301)  (198 301)  routing T_4_18.sp12_v_t_14 <X> T_4_18.lc_trk_g3_1
 (27 13)  (207 301)  (207 301)  routing T_4_18.lc_trk_g1_5 <X> T_4_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 301)  (209 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 301)  (211 301)  routing T_4_18.lc_trk_g3_6 <X> T_4_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 301)  (217 301)  LC_6 Logic Functioning bit
 (39 13)  (219 301)  (219 301)  LC_6 Logic Functioning bit
 (46 13)  (226 301)  (226 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (232 301)  (232 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (201 302)  (201 302)  routing T_4_18.wire_logic_cluster/lc_7/out <X> T_4_18.lc_trk_g3_7
 (22 14)  (202 302)  (202 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (205 302)  (205 302)  routing T_4_18.wire_logic_cluster/lc_6/out <X> T_4_18.lc_trk_g3_6
 (31 14)  (211 302)  (211 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 302)  (212 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 302)  (213 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (214 302)  (214 302)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 302)  (216 302)  LC_7 Logic Functioning bit
 (38 14)  (218 302)  (218 302)  LC_7 Logic Functioning bit
 (39 14)  (219 302)  (219 302)  LC_7 Logic Functioning bit
 (43 14)  (223 302)  (223 302)  LC_7 Logic Functioning bit
 (45 14)  (225 302)  (225 302)  LC_7 Logic Functioning bit
 (48 14)  (228 302)  (228 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (231 302)  (231 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (202 303)  (202 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (207 303)  (207 303)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 303)  (208 303)  routing T_4_18.lc_trk_g3_0 <X> T_4_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 303)  (209 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 303)  (211 303)  routing T_4_18.lc_trk_g3_7 <X> T_4_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 303)  (212 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (217 303)  (217 303)  LC_7 Logic Functioning bit
 (38 15)  (218 303)  (218 303)  LC_7 Logic Functioning bit
 (39 15)  (219 303)  (219 303)  LC_7 Logic Functioning bit
 (42 15)  (222 303)  (222 303)  LC_7 Logic Functioning bit


LogicTile_5_18

 (9 0)  (243 288)  (243 288)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_h_r_1
 (12 0)  (246 288)  (246 288)  routing T_5_18.sp4_v_t_39 <X> T_5_18.sp4_h_r_2
 (21 0)  (255 288)  (255 288)  routing T_5_18.sp4_h_r_11 <X> T_5_18.lc_trk_g0_3
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (257 288)  (257 288)  routing T_5_18.sp4_h_r_11 <X> T_5_18.lc_trk_g0_3
 (24 0)  (258 288)  (258 288)  routing T_5_18.sp4_h_r_11 <X> T_5_18.lc_trk_g0_3
 (25 0)  (259 288)  (259 288)  routing T_5_18.bnr_op_2 <X> T_5_18.lc_trk_g0_2
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 288)  (268 288)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 288)  (270 288)  LC_0 Logic Functioning bit
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (45 0)  (279 288)  (279 288)  LC_0 Logic Functioning bit
 (46 0)  (280 288)  (280 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (286 288)  (286 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 289)  (259 289)  routing T_5_18.bnr_op_2 <X> T_5_18.lc_trk_g0_2
 (26 1)  (260 289)  (260 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 289)  (261 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 289)  (262 289)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 289)  (264 289)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 289)  (267 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.input_2_0
 (35 1)  (269 289)  (269 289)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.input_2_0
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (37 1)  (271 289)  (271 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (39 1)  (273 289)  (273 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (0 2)  (234 290)  (234 290)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 290)  (258 290)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g0_7
 (27 2)  (261 290)  (261 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (41 2)  (275 290)  (275 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (45 2)  (279 290)  (279 290)  LC_1 Logic Functioning bit
 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_3 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (21 3)  (255 291)  (255 291)  routing T_5_18.top_op_7 <X> T_5_18.lc_trk_g0_7
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (259 291)  (259 291)  routing T_5_18.sp4_r_v_b_30 <X> T_5_18.lc_trk_g0_6
 (28 3)  (262 291)  (262 291)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 291)  (264 291)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 291)  (266 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (267 291)  (267 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.input_2_1
 (34 3)  (268 291)  (268 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.input_2_1
 (35 3)  (269 291)  (269 291)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.input_2_1
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (39 3)  (273 291)  (273 291)  LC_1 Logic Functioning bit
 (42 3)  (276 291)  (276 291)  LC_1 Logic Functioning bit
 (47 3)  (281 291)  (281 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (247 292)  (247 292)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_v_b_5
 (14 4)  (248 292)  (248 292)  routing T_5_18.wire_logic_cluster/lc_0/out <X> T_5_18.lc_trk_g1_0
 (21 4)  (255 292)  (255 292)  routing T_5_18.lft_op_3 <X> T_5_18.lc_trk_g1_3
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (258 292)  (258 292)  routing T_5_18.lft_op_3 <X> T_5_18.lc_trk_g1_3
 (27 4)  (261 292)  (261 292)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (41 4)  (275 292)  (275 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (8 5)  (242 293)  (242 293)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_4
 (10 5)  (244 293)  (244 293)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_4
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (37 5)  (271 293)  (271 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit
 (8 6)  (242 294)  (242 294)  routing T_5_18.sp4_v_t_41 <X> T_5_18.sp4_h_l_41
 (9 6)  (243 294)  (243 294)  routing T_5_18.sp4_v_t_41 <X> T_5_18.sp4_h_l_41
 (12 6)  (246 294)  (246 294)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_h_l_40
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (50 6)  (284 294)  (284 294)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (245 295)  (245 295)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_h_l_40
 (18 7)  (252 295)  (252 295)  routing T_5_18.sp4_r_v_b_29 <X> T_5_18.lc_trk_g1_5
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 295)  (264 295)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (40 7)  (274 295)  (274 295)  LC_3 Logic Functioning bit
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (5 8)  (239 296)  (239 296)  routing T_5_18.sp4_h_l_38 <X> T_5_18.sp4_h_r_6
 (6 8)  (240 296)  (240 296)  routing T_5_18.sp4_v_t_38 <X> T_5_18.sp4_v_b_6
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (252 296)  (252 296)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g2_1
 (27 8)  (261 296)  (261 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 296)  (262 296)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 296)  (269 296)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.input_2_4
 (36 8)  (270 296)  (270 296)  LC_4 Logic Functioning bit
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (42 8)  (276 296)  (276 296)  LC_4 Logic Functioning bit
 (45 8)  (279 296)  (279 296)  LC_4 Logic Functioning bit
 (4 9)  (238 297)  (238 297)  routing T_5_18.sp4_h_l_38 <X> T_5_18.sp4_h_r_6
 (5 9)  (239 297)  (239 297)  routing T_5_18.sp4_v_t_38 <X> T_5_18.sp4_v_b_6
 (12 9)  (246 297)  (246 297)  routing T_5_18.sp4_h_r_8 <X> T_5_18.sp4_v_b_8
 (16 9)  (250 297)  (250 297)  routing T_5_18.sp12_v_b_8 <X> T_5_18.lc_trk_g2_0
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (24 9)  (258 297)  (258 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (25 9)  (259 297)  (259 297)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g2_2
 (26 9)  (260 297)  (260 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 297)  (261 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 297)  (262 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g3_2 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (269 297)  (269 297)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.input_2_4
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (39 9)  (273 297)  (273 297)  LC_4 Logic Functioning bit
 (11 10)  (245 298)  (245 298)  routing T_5_18.sp4_h_l_38 <X> T_5_18.sp4_v_t_45
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (257 298)  (257 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (24 10)  (258 298)  (258 298)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 298)  (269 298)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.input_2_5
 (38 10)  (272 298)  (272 298)  LC_5 Logic Functioning bit
 (39 10)  (273 298)  (273 298)  LC_5 Logic Functioning bit
 (42 10)  (276 298)  (276 298)  LC_5 Logic Functioning bit
 (43 10)  (277 298)  (277 298)  LC_5 Logic Functioning bit
 (8 11)  (242 299)  (242 299)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_v_t_42
 (9 11)  (243 299)  (243 299)  routing T_5_18.sp4_h_r_7 <X> T_5_18.sp4_v_t_42
 (21 11)  (255 299)  (255 299)  routing T_5_18.sp4_h_r_31 <X> T_5_18.lc_trk_g2_7
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 299)  (259 299)  routing T_5_18.sp4_r_v_b_38 <X> T_5_18.lc_trk_g2_6
 (27 11)  (261 299)  (261 299)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (267 299)  (267 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.input_2_5
 (34 11)  (268 299)  (268 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.input_2_5
 (35 11)  (269 299)  (269 299)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.input_2_5
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (37 11)  (271 299)  (271 299)  LC_5 Logic Functioning bit
 (40 11)  (274 299)  (274 299)  LC_5 Logic Functioning bit
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (4 12)  (238 300)  (238 300)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_9
 (6 12)  (240 300)  (240 300)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_9
 (10 12)  (244 300)  (244 300)  routing T_5_18.sp4_v_t_40 <X> T_5_18.sp4_h_r_10
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.bnl_op_1 <X> T_5_18.lc_trk_g3_1
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (260 300)  (260 300)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 300)  (262 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 300)  (264 300)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 300)  (265 300)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (272 300)  (272 300)  LC_6 Logic Functioning bit
 (39 12)  (273 300)  (273 300)  LC_6 Logic Functioning bit
 (42 12)  (276 300)  (276 300)  LC_6 Logic Functioning bit
 (43 12)  (277 300)  (277 300)  LC_6 Logic Functioning bit
 (14 13)  (248 301)  (248 301)  routing T_5_18.sp4_r_v_b_40 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (252 301)  (252 301)  routing T_5_18.bnl_op_1 <X> T_5_18.lc_trk_g3_1
 (21 13)  (255 301)  (255 301)  routing T_5_18.sp4_r_v_b_43 <X> T_5_18.lc_trk_g3_3
 (22 13)  (256 301)  (256 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (257 301)  (257 301)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g3_2
 (24 13)  (258 301)  (258 301)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g3_2
 (25 13)  (259 301)  (259 301)  routing T_5_18.sp4_h_l_15 <X> T_5_18.lc_trk_g3_2
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 301)  (264 301)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (268 301)  (268 301)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_6
 (35 13)  (269 301)  (269 301)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.input_2_6
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (37 13)  (271 301)  (271 301)  LC_6 Logic Functioning bit
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (41 13)  (275 301)  (275 301)  LC_6 Logic Functioning bit
 (12 14)  (246 302)  (246 302)  routing T_5_18.sp4_v_b_11 <X> T_5_18.sp4_h_l_46
 (14 14)  (248 302)  (248 302)  routing T_5_18.wire_logic_cluster/lc_4/out <X> T_5_18.lc_trk_g3_4
 (16 14)  (250 302)  (250 302)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 302)  (252 302)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g3_5
 (25 14)  (259 302)  (259 302)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (3 15)  (237 303)  (237 303)  routing T_5_18.sp12_h_l_22 <X> T_5_18.sp12_v_t_22
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 303)  (257 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (24 15)  (258 303)  (258 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6
 (25 15)  (259 303)  (259 303)  routing T_5_18.sp4_h_r_46 <X> T_5_18.lc_trk_g3_6


LogicTile_6_18

 (14 0)  (302 288)  (302 288)  routing T_6_18.bnr_op_0 <X> T_6_18.lc_trk_g0_0
 (17 0)  (305 288)  (305 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (306 288)  (306 288)  routing T_6_18.bnr_op_1 <X> T_6_18.lc_trk_g0_1
 (21 0)  (309 288)  (309 288)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g0_3
 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 288)  (311 288)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g0_3
 (24 0)  (312 288)  (312 288)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g0_3
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 288)  (318 288)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 288)  (324 288)  LC_0 Logic Functioning bit
 (37 0)  (325 288)  (325 288)  LC_0 Logic Functioning bit
 (38 0)  (326 288)  (326 288)  LC_0 Logic Functioning bit
 (42 0)  (330 288)  (330 288)  LC_0 Logic Functioning bit
 (45 0)  (333 288)  (333 288)  LC_0 Logic Functioning bit
 (46 0)  (334 288)  (334 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (340 288)  (340 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (302 289)  (302 289)  routing T_6_18.bnr_op_0 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (306 289)  (306 289)  routing T_6_18.bnr_op_1 <X> T_6_18.lc_trk_g0_1
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (312 289)  (312 289)  routing T_6_18.top_op_2 <X> T_6_18.lc_trk_g0_2
 (25 1)  (313 289)  (313 289)  routing T_6_18.top_op_2 <X> T_6_18.lc_trk_g0_2
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 289)  (318 289)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (321 289)  (321 289)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_0
 (34 1)  (322 289)  (322 289)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_0
 (35 1)  (323 289)  (323 289)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (37 1)  (325 289)  (325 289)  LC_0 Logic Functioning bit
 (38 1)  (326 289)  (326 289)  LC_0 Logic Functioning bit
 (39 1)  (327 289)  (327 289)  LC_0 Logic Functioning bit
 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (301 290)  (301 290)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_v_t_39
 (15 2)  (303 290)  (303 290)  routing T_6_18.bot_op_5 <X> T_6_18.lc_trk_g0_5
 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (309 290)  (309 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 290)  (311 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (24 2)  (312 290)  (312 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (25 2)  (313 290)  (313 290)  routing T_6_18.sp4_h_r_14 <X> T_6_18.lc_trk_g0_6
 (26 2)  (314 290)  (314 290)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 290)  (322 290)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 290)  (324 290)  LC_1 Logic Functioning bit
 (39 2)  (327 290)  (327 290)  LC_1 Logic Functioning bit
 (41 2)  (329 290)  (329 290)  LC_1 Logic Functioning bit
 (42 2)  (330 290)  (330 290)  LC_1 Logic Functioning bit
 (52 2)  (340 290)  (340 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (288 291)  (288 291)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (12 3)  (300 291)  (300 291)  routing T_6_18.sp4_h_r_2 <X> T_6_18.sp4_v_t_39
 (14 3)  (302 291)  (302 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (15 3)  (303 291)  (303 291)  routing T_6_18.top_op_4 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (22 3)  (310 291)  (310 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (311 291)  (311 291)  routing T_6_18.sp4_h_r_14 <X> T_6_18.lc_trk_g0_6
 (24 3)  (312 291)  (312 291)  routing T_6_18.sp4_h_r_14 <X> T_6_18.lc_trk_g0_6
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 291)  (321 291)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.input_2_1
 (34 3)  (322 291)  (322 291)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.input_2_1
 (37 3)  (325 291)  (325 291)  LC_1 Logic Functioning bit
 (38 3)  (326 291)  (326 291)  LC_1 Logic Functioning bit
 (40 3)  (328 291)  (328 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (14 4)  (302 292)  (302 292)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (21 4)  (309 292)  (309 292)  routing T_6_18.wire_logic_cluster/lc_3/out <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 292)  (314 292)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 292)  (316 292)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 292)  (318 292)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (42 4)  (330 292)  (330 292)  LC_2 Logic Functioning bit
 (43 4)  (331 292)  (331 292)  LC_2 Logic Functioning bit
 (47 4)  (335 292)  (335 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (338 292)  (338 292)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (292 293)  (292 293)  routing T_6_18.sp4_h_l_42 <X> T_6_18.sp4_h_r_3
 (6 5)  (294 293)  (294 293)  routing T_6_18.sp4_h_l_42 <X> T_6_18.sp4_h_r_3
 (8 5)  (296 293)  (296 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (9 5)  (297 293)  (297 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (10 5)  (298 293)  (298 293)  routing T_6_18.sp4_h_l_47 <X> T_6_18.sp4_v_b_4
 (14 5)  (302 293)  (302 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (15 5)  (303 293)  (303 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (315 293)  (315 293)  routing T_6_18.lc_trk_g1_5 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 293)  (318 293)  routing T_6_18.lc_trk_g2_7 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (40 5)  (328 293)  (328 293)  LC_2 Logic Functioning bit
 (41 5)  (329 293)  (329 293)  LC_2 Logic Functioning bit
 (5 6)  (293 294)  (293 294)  routing T_6_18.sp4_v_t_38 <X> T_6_18.sp4_h_l_38
 (15 6)  (303 294)  (303 294)  routing T_6_18.lft_op_5 <X> T_6_18.lc_trk_g1_5
 (17 6)  (305 294)  (305 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 294)  (306 294)  routing T_6_18.lft_op_5 <X> T_6_18.lc_trk_g1_5
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 294)  (322 294)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (42 6)  (330 294)  (330 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (52 6)  (340 294)  (340 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (294 295)  (294 295)  routing T_6_18.sp4_v_t_38 <X> T_6_18.sp4_h_l_38
 (8 7)  (296 295)  (296 295)  routing T_6_18.sp4_h_r_10 <X> T_6_18.sp4_v_t_41
 (9 7)  (297 295)  (297 295)  routing T_6_18.sp4_h_r_10 <X> T_6_18.sp4_v_t_41
 (10 7)  (298 295)  (298 295)  routing T_6_18.sp4_h_r_10 <X> T_6_18.sp4_v_t_41
 (13 7)  (301 295)  (301 295)  routing T_6_18.sp4_v_b_0 <X> T_6_18.sp4_h_l_40
 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 295)  (321 295)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.input_2_3
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (47 7)  (335 295)  (335 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (297 296)  (297 296)  routing T_6_18.sp4_v_t_42 <X> T_6_18.sp4_h_r_7
 (15 8)  (303 296)  (303 296)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g2_1
 (16 8)  (304 296)  (304 296)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g2_1
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (306 296)  (306 296)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g2_1
 (21 8)  (309 296)  (309 296)  routing T_6_18.sp4_v_t_22 <X> T_6_18.lc_trk_g2_3
 (22 8)  (310 296)  (310 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (311 296)  (311 296)  routing T_6_18.sp4_v_t_22 <X> T_6_18.lc_trk_g2_3
 (29 8)  (317 296)  (317 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 296)  (318 296)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 296)  (319 296)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 296)  (321 296)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 296)  (323 296)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.input_2_4
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (37 8)  (325 296)  (325 296)  LC_4 Logic Functioning bit
 (39 8)  (327 296)  (327 296)  LC_4 Logic Functioning bit
 (43 8)  (331 296)  (331 296)  LC_4 Logic Functioning bit
 (45 8)  (333 296)  (333 296)  LC_4 Logic Functioning bit
 (51 8)  (339 296)  (339 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (340 296)  (340 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (341 296)  (341 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (292 297)  (292 297)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_h_r_6
 (14 9)  (302 297)  (302 297)  routing T_6_18.sp4_h_r_24 <X> T_6_18.lc_trk_g2_0
 (15 9)  (303 297)  (303 297)  routing T_6_18.sp4_h_r_24 <X> T_6_18.lc_trk_g2_0
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_h_r_24 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (306 297)  (306 297)  routing T_6_18.sp4_h_r_41 <X> T_6_18.lc_trk_g2_1
 (21 9)  (309 297)  (309 297)  routing T_6_18.sp4_v_t_22 <X> T_6_18.lc_trk_g2_3
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 297)  (318 297)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 297)  (320 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 297)  (321 297)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.input_2_4
 (36 9)  (324 297)  (324 297)  LC_4 Logic Functioning bit
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (42 9)  (330 297)  (330 297)  LC_4 Logic Functioning bit
 (43 9)  (331 297)  (331 297)  LC_4 Logic Functioning bit
 (12 10)  (300 298)  (300 298)  routing T_6_18.sp4_v_t_45 <X> T_6_18.sp4_h_l_45
 (14 10)  (302 298)  (302 298)  routing T_6_18.wire_logic_cluster/lc_4/out <X> T_6_18.lc_trk_g2_4
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (309 298)  (309 298)  routing T_6_18.sp4_v_t_26 <X> T_6_18.lc_trk_g2_7
 (22 10)  (310 298)  (310 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (311 298)  (311 298)  routing T_6_18.sp4_v_t_26 <X> T_6_18.lc_trk_g2_7
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (51 10)  (339 298)  (339 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (292 299)  (292 299)  routing T_6_18.sp4_v_b_1 <X> T_6_18.sp4_h_l_43
 (11 11)  (299 299)  (299 299)  routing T_6_18.sp4_v_t_45 <X> T_6_18.sp4_h_l_45
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (306 299)  (306 299)  routing T_6_18.sp4_r_v_b_37 <X> T_6_18.lc_trk_g2_5
 (21 11)  (309 299)  (309 299)  routing T_6_18.sp4_v_t_26 <X> T_6_18.lc_trk_g2_7
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 299)  (318 299)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (322 299)  (322 299)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (21 12)  (309 300)  (309 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 300)  (311 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (24 12)  (312 300)  (312 300)  routing T_6_18.sp4_h_r_35 <X> T_6_18.lc_trk_g3_3
 (26 12)  (314 300)  (314 300)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (51 12)  (339 300)  (339 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (303 301)  (303 301)  routing T_6_18.tnr_op_0 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (37 13)  (325 301)  (325 301)  LC_6 Logic Functioning bit
 (38 13)  (326 301)  (326 301)  LC_6 Logic Functioning bit
 (39 13)  (327 301)  (327 301)  LC_6 Logic Functioning bit
 (40 13)  (328 301)  (328 301)  LC_6 Logic Functioning bit
 (41 13)  (329 301)  (329 301)  LC_6 Logic Functioning bit
 (42 13)  (330 301)  (330 301)  LC_6 Logic Functioning bit
 (43 13)  (331 301)  (331 301)  LC_6 Logic Functioning bit
 (5 14)  (293 302)  (293 302)  routing T_6_18.sp4_v_t_44 <X> T_6_18.sp4_h_l_44
 (14 14)  (302 302)  (302 302)  routing T_6_18.rgt_op_4 <X> T_6_18.lc_trk_g3_4
 (26 14)  (314 302)  (314 302)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 302)  (316 302)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 302)  (319 302)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (326 302)  (326 302)  LC_7 Logic Functioning bit
 (39 14)  (327 302)  (327 302)  LC_7 Logic Functioning bit
 (42 14)  (330 302)  (330 302)  LC_7 Logic Functioning bit
 (43 14)  (331 302)  (331 302)  LC_7 Logic Functioning bit
 (6 15)  (294 303)  (294 303)  routing T_6_18.sp4_v_t_44 <X> T_6_18.sp4_h_l_44
 (8 15)  (296 303)  (296 303)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_v_t_47
 (10 15)  (298 303)  (298 303)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_v_t_47
 (15 15)  (303 303)  (303 303)  routing T_6_18.rgt_op_4 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (315 303)  (315 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 303)  (319 303)  routing T_6_18.lc_trk_g0_6 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 303)  (320 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (321 303)  (321 303)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.input_2_7
 (35 15)  (323 303)  (323 303)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.input_2_7
 (36 15)  (324 303)  (324 303)  LC_7 Logic Functioning bit
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (40 15)  (328 303)  (328 303)  LC_7 Logic Functioning bit
 (41 15)  (329 303)  (329 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (10 0)  (352 288)  (352 288)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_h_r_1
 (14 0)  (356 288)  (356 288)  routing T_7_18.wire_logic_cluster/lc_0/out <X> T_7_18.lc_trk_g0_0
 (16 0)  (358 288)  (358 288)  routing T_7_18.sp12_h_r_9 <X> T_7_18.lc_trk_g0_1
 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (363 288)  (363 288)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g0_3
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (365 288)  (365 288)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g0_3
 (24 0)  (366 288)  (366 288)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g0_3
 (27 0)  (369 288)  (369 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 288)  (376 288)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 288)  (378 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (45 0)  (387 288)  (387 288)  LC_0 Logic Functioning bit
 (46 0)  (388 288)  (388 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (355 289)  (355 289)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_h_r_2
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (363 289)  (363 289)  routing T_7_18.sp4_h_r_19 <X> T_7_18.lc_trk_g0_3
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 289)  (373 289)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (38 1)  (380 289)  (380 289)  LC_0 Logic Functioning bit
 (39 1)  (381 289)  (381 289)  LC_0 Logic Functioning bit
 (40 1)  (382 289)  (382 289)  LC_0 Logic Functioning bit
 (42 1)  (384 289)  (384 289)  LC_0 Logic Functioning bit
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (348 290)  (348 290)  routing T_7_18.sp4_v_b_9 <X> T_7_18.sp4_v_t_37
 (12 2)  (354 290)  (354 290)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_h_l_39
 (15 2)  (357 290)  (357 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 290)  (360 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (53 2)  (395 290)  (395 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (5 3)  (347 291)  (347 291)  routing T_7_18.sp4_v_b_9 <X> T_7_18.sp4_v_t_37
 (6 3)  (348 291)  (348 291)  routing T_7_18.sp4_h_r_0 <X> T_7_18.sp4_h_l_37
 (11 3)  (353 291)  (353 291)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_h_l_39
 (13 3)  (355 291)  (355 291)  routing T_7_18.sp4_v_t_45 <X> T_7_18.sp4_h_l_39
 (22 3)  (364 291)  (364 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (365 291)  (365 291)  routing T_7_18.sp4_h_r_6 <X> T_7_18.lc_trk_g0_6
 (24 3)  (366 291)  (366 291)  routing T_7_18.sp4_h_r_6 <X> T_7_18.lc_trk_g0_6
 (25 3)  (367 291)  (367 291)  routing T_7_18.sp4_h_r_6 <X> T_7_18.lc_trk_g0_6
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g0_6 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (52 3)  (394 291)  (394 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (363 292)  (363 292)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g1_3
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 292)  (377 292)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_2
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (15 5)  (357 293)  (357 293)  routing T_7_18.bot_op_0 <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.bot_op_2 <X> T_7_18.lc_trk_g1_2
 (26 5)  (368 293)  (368 293)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 293)  (370 293)  routing T_7_18.lc_trk_g2_2 <X> T_7_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 293)  (371 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 293)  (374 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (375 293)  (375 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_2
 (35 5)  (377 293)  (377 293)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_2
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (47 5)  (389 293)  (389 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (395 293)  (395 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (357 294)  (357 294)  routing T_7_18.bot_op_5 <X> T_7_18.lc_trk_g1_5
 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (364 294)  (364 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (366 294)  (366 294)  routing T_7_18.bot_op_7 <X> T_7_18.lc_trk_g1_7
 (25 6)  (367 294)  (367 294)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (27 6)  (369 294)  (369 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 294)  (371 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 294)  (372 294)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 294)  (376 294)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (41 6)  (383 294)  (383 294)  LC_3 Logic Functioning bit
 (43 6)  (385 294)  (385 294)  LC_3 Logic Functioning bit
 (22 7)  (364 295)  (364 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 295)  (365 295)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (24 7)  (366 295)  (366 295)  routing T_7_18.sp4_h_r_14 <X> T_7_18.lc_trk_g1_6
 (30 7)  (372 295)  (372 295)  routing T_7_18.lc_trk_g1_7 <X> T_7_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (41 7)  (383 295)  (383 295)  LC_3 Logic Functioning bit
 (43 7)  (385 295)  (385 295)  LC_3 Logic Functioning bit
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (9 8)  (351 296)  (351 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (10 8)  (352 296)  (352 296)  routing T_7_18.sp4_v_b_1 <X> T_7_18.sp4_h_r_7
 (25 8)  (367 296)  (367 296)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 296)  (373 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 296)  (375 296)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (8 9)  (350 297)  (350 297)  routing T_7_18.sp4_h_l_36 <X> T_7_18.sp4_v_b_7
 (9 9)  (351 297)  (351 297)  routing T_7_18.sp4_h_l_36 <X> T_7_18.sp4_v_b_7
 (10 9)  (352 297)  (352 297)  routing T_7_18.sp4_h_l_36 <X> T_7_18.sp4_v_b_7
 (13 9)  (355 297)  (355 297)  routing T_7_18.sp4_v_t_38 <X> T_7_18.sp4_h_r_8
 (22 9)  (364 297)  (364 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (365 297)  (365 297)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (24 9)  (366 297)  (366 297)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g2_2
 (30 9)  (372 297)  (372 297)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (39 9)  (381 297)  (381 297)  LC_4 Logic Functioning bit
 (41 9)  (383 297)  (383 297)  LC_4 Logic Functioning bit
 (43 9)  (385 297)  (385 297)  LC_4 Logic Functioning bit
 (5 10)  (347 298)  (347 298)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_l_43
 (9 10)  (351 298)  (351 298)  routing T_7_18.sp4_h_r_4 <X> T_7_18.sp4_h_l_42
 (10 10)  (352 298)  (352 298)  routing T_7_18.sp4_h_r_4 <X> T_7_18.sp4_h_l_42
 (11 10)  (353 298)  (353 298)  routing T_7_18.sp4_v_b_5 <X> T_7_18.sp4_v_t_45
 (14 10)  (356 298)  (356 298)  routing T_7_18.sp4_v_t_17 <X> T_7_18.lc_trk_g2_4
 (15 10)  (357 298)  (357 298)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g2_5
 (16 10)  (358 298)  (358 298)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g2_5
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 298)  (360 298)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g2_5
 (28 10)  (370 298)  (370 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 298)  (372 298)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (39 10)  (381 298)  (381 298)  LC_5 Logic Functioning bit
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (47 10)  (389 298)  (389 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (392 298)  (392 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (346 299)  (346 299)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_l_43
 (6 11)  (348 299)  (348 299)  routing T_7_18.sp4_v_t_37 <X> T_7_18.sp4_h_l_43
 (12 11)  (354 299)  (354 299)  routing T_7_18.sp4_v_b_5 <X> T_7_18.sp4_v_t_45
 (16 11)  (358 299)  (358 299)  routing T_7_18.sp4_v_t_17 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (360 299)  (360 299)  routing T_7_18.sp4_h_r_45 <X> T_7_18.lc_trk_g2_5
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (367 299)  (367 299)  routing T_7_18.sp4_r_v_b_38 <X> T_7_18.lc_trk_g2_6
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (37 11)  (379 299)  (379 299)  LC_5 Logic Functioning bit
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.wire_logic_cluster/lc_1/out <X> T_7_18.lc_trk_g3_1
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.wire_logic_cluster/lc_2/out <X> T_7_18.lc_trk_g3_2
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 300)  (373 300)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (380 300)  (380 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (50 12)  (392 300)  (392 300)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 301)  (368 301)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 301)  (369 301)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 301)  (372 301)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (40 13)  (382 301)  (382 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (46 13)  (388 301)  (388 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (354 302)  (354 302)  routing T_7_18.sp4_v_t_40 <X> T_7_18.sp4_h_l_46
 (11 15)  (353 303)  (353 303)  routing T_7_18.sp4_v_t_40 <X> T_7_18.sp4_h_l_46
 (13 15)  (355 303)  (355 303)  routing T_7_18.sp4_v_t_40 <X> T_7_18.sp4_h_l_46
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


RAM_Tile_8_18

 (5 2)  (401 290)  (401 290)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (4 3)  (400 291)  (400 291)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_h_l_37
 (10 4)  (406 292)  (406 292)  routing T_8_18.sp4_v_t_46 <X> T_8_18.sp4_h_r_4
 (11 4)  (407 292)  (407 292)  routing T_8_18.sp4_h_r_0 <X> T_8_18.sp4_v_b_5
 (4 6)  (400 294)  (400 294)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_t_38
 (6 6)  (402 294)  (402 294)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_t_38
 (5 7)  (401 295)  (401 295)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_t_38
 (6 9)  (402 297)  (402 297)  routing T_8_18.sp4_h_l_43 <X> T_8_18.sp4_h_r_6
 (13 10)  (409 298)  (409 298)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_t_45
 (12 11)  (408 299)  (408 299)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_v_t_45
 (8 14)  (404 302)  (404 302)  routing T_8_18.sp4_h_r_10 <X> T_8_18.sp4_h_l_47
 (13 15)  (409 303)  (409 303)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_h_l_46


LogicTile_9_18

 (14 0)  (452 288)  (452 288)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g0_0
 (15 0)  (453 288)  (453 288)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g0_1
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (459 288)  (459 288)  routing T_9_18.sp4_h_r_19 <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 288)  (461 288)  routing T_9_18.sp4_h_r_19 <X> T_9_18.lc_trk_g0_3
 (24 0)  (462 288)  (462 288)  routing T_9_18.sp4_h_r_19 <X> T_9_18.lc_trk_g0_3
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (42 0)  (480 288)  (480 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (459 289)  (459 289)  routing T_9_18.sp4_h_r_19 <X> T_9_18.lc_trk_g0_3
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 289)  (462 289)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g0_2
 (25 1)  (463 289)  (463 289)  routing T_9_18.top_op_2 <X> T_9_18.lc_trk_g0_2
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (471 289)  (471 289)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (46 1)  (484 289)  (484 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (14 2)  (452 290)  (452 290)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g0_4
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 290)  (473 290)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (37 2)  (475 290)  (475 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (42 2)  (480 290)  (480 290)  LC_1 Logic Functioning bit
 (45 2)  (483 290)  (483 290)  LC_1 Logic Functioning bit
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (8 3)  (446 291)  (446 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (9 3)  (447 291)  (447 291)  routing T_9_18.sp4_h_r_1 <X> T_9_18.sp4_v_t_36
 (15 3)  (453 291)  (453 291)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g0_4
 (16 3)  (454 291)  (454 291)  routing T_9_18.sp4_h_l_1 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 291)  (471 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (35 3)  (473 291)  (473 291)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_1
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (37 3)  (475 291)  (475 291)  LC_1 Logic Functioning bit
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (51 3)  (489 291)  (489 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (447 292)  (447 292)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_h_r_4
 (10 4)  (448 292)  (448 292)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_h_r_4
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (459 292)  (459 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (24 4)  (462 292)  (462 292)  routing T_9_18.sp4_h_r_11 <X> T_9_18.lc_trk_g1_3
 (25 4)  (463 292)  (463 292)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_2
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (37 4)  (475 292)  (475 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (42 4)  (480 292)  (480 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (46 4)  (484 292)  (484 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (485 292)  (485 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (489 292)  (489 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (446 293)  (446 293)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_v_b_4
 (9 5)  (447 293)  (447 293)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_v_b_4
 (10 5)  (448 293)  (448 293)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_v_b_4
 (11 5)  (449 293)  (449 293)  routing T_9_18.sp4_h_l_40 <X> T_9_18.sp4_h_r_5
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 293)  (456 293)  routing T_9_18.sp4_r_v_b_25 <X> T_9_18.lc_trk_g1_1
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 293)  (461 293)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (24 5)  (462 293)  (462 293)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g1_2
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (5 6)  (443 294)  (443 294)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (46 6)  (484 294)  (484 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (485 294)  (485 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (442 295)  (442 295)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (6 7)  (444 295)  (444 295)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_l_38
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (41 7)  (479 295)  (479 295)  LC_3 Logic Functioning bit
 (14 8)  (452 296)  (452 296)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (15 8)  (453 296)  (453 296)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g2_1
 (16 8)  (454 296)  (454 296)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (28 8)  (466 296)  (466 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (6 9)  (444 297)  (444 297)  routing T_9_18.sp4_h_l_43 <X> T_9_18.sp4_h_r_6
 (14 9)  (452 297)  (452 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (15 9)  (453 297)  (453 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (16 9)  (454 297)  (454 297)  routing T_9_18.sp4_h_r_40 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (456 297)  (456 297)  routing T_9_18.sp4_h_r_25 <X> T_9_18.lc_trk_g2_1
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_h_r_34 <X> T_9_18.lc_trk_g2_2
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (472 297)  (472 297)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (8 10)  (446 298)  (446 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (9 10)  (447 298)  (447 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (15 10)  (453 298)  (453 298)  routing T_9_18.sp4_h_r_45 <X> T_9_18.lc_trk_g2_5
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_h_r_45 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_h_r_45 <X> T_9_18.lc_trk_g2_5
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (39 10)  (477 298)  (477 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (449 299)  (449 299)  routing T_9_18.sp4_h_r_8 <X> T_9_18.sp4_h_l_45
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_h_r_45 <X> T_9_18.lc_trk_g2_5
 (21 11)  (459 299)  (459 299)  routing T_9_18.sp4_r_v_b_39 <X> T_9_18.lc_trk_g2_7
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (41 11)  (479 299)  (479 299)  LC_5 Logic Functioning bit
 (8 12)  (446 300)  (446 300)  routing T_9_18.sp4_h_l_39 <X> T_9_18.sp4_h_r_10
 (10 12)  (448 300)  (448 300)  routing T_9_18.sp4_h_l_39 <X> T_9_18.sp4_h_r_10
 (12 12)  (450 300)  (450 300)  routing T_9_18.sp4_v_t_46 <X> T_9_18.sp4_h_r_11
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.wire_logic_cluster/lc_1/out <X> T_9_18.lc_trk_g3_1
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g3_3
 (25 12)  (463 300)  (463 300)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g3_2
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (37 12)  (475 300)  (475 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (51 12)  (489 300)  (489 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 301)  (471 301)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.input_2_6
 (35 13)  (473 301)  (473 301)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.input_2_6
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (37 13)  (475 301)  (475 301)  LC_6 Logic Functioning bit
 (38 13)  (476 301)  (476 301)  LC_6 Logic Functioning bit
 (39 13)  (477 301)  (477 301)  LC_6 Logic Functioning bit
 (51 13)  (489 301)  (489 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (450 302)  (450 302)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (15 14)  (453 302)  (453 302)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g3_5
 (16 14)  (454 302)  (454 302)  routing T_9_18.sp4_v_t_32 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 302)  (461 302)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g3_7
 (24 14)  (462 302)  (462 302)  routing T_9_18.sp4_v_b_47 <X> T_9_18.lc_trk_g3_7
 (25 14)  (463 302)  (463 302)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g3_6
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (8 15)  (446 303)  (446 303)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_v_t_47
 (11 15)  (449 303)  (449 303)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (13 15)  (451 303)  (451 303)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_46
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 303)  (478 303)  LC_7 Logic Functioning bit
 (41 15)  (479 303)  (479 303)  LC_7 Logic Functioning bit
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit
 (47 15)  (485 303)  (485 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_18

 (15 0)  (507 288)  (507 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (16 0)  (508 288)  (508 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (19 0)  (511 288)  (511 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (513 288)  (513 288)  routing T_10_18.sp12_h_r_3 <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (516 288)  (516 288)  routing T_10_18.sp12_h_r_3 <X> T_10_18.lc_trk_g0_3
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 288)  (527 288)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_0
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (21 1)  (513 289)  (513 289)  routing T_10_18.sp12_h_r_3 <X> T_10_18.lc_trk_g0_3
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.input_2_0
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (47 1)  (539 289)  (539 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (503 290)  (503 290)  routing T_10_18.sp4_h_r_8 <X> T_10_18.sp4_v_t_39
 (12 2)  (504 290)  (504 290)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_39
 (13 2)  (505 290)  (505 290)  routing T_10_18.sp4_h_r_8 <X> T_10_18.sp4_v_t_39
 (15 2)  (507 290)  (507 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.lft_op_5 <X> T_10_18.lc_trk_g0_5
 (25 2)  (517 290)  (517 290)  routing T_10_18.sp4_h_l_11 <X> T_10_18.lc_trk_g0_6
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_3 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (12 3)  (504 291)  (504 291)  routing T_10_18.sp4_h_r_8 <X> T_10_18.sp4_v_t_39
 (13 3)  (505 291)  (505 291)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_39
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (514 291)  (514 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (515 291)  (515 291)  routing T_10_18.sp4_h_l_11 <X> T_10_18.lc_trk_g0_6
 (24 3)  (516 291)  (516 291)  routing T_10_18.sp4_h_l_11 <X> T_10_18.lc_trk_g0_6
 (25 3)  (517 291)  (517 291)  routing T_10_18.sp4_h_l_11 <X> T_10_18.lc_trk_g0_6
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g0_6 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (527 291)  (527 291)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (47 3)  (539 291)  (539 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (506 292)  (506 292)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g1_0
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 292)  (522 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (6 5)  (498 293)  (498 293)  routing T_10_18.sp4_h_l_38 <X> T_10_18.sp4_h_r_3
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 293)  (510 293)  routing T_10_18.sp4_r_v_b_25 <X> T_10_18.lc_trk_g1_1
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 293)  (516 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.top_op_2 <X> T_10_18.lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (4 6)  (496 294)  (496 294)  routing T_10_18.sp4_v_b_3 <X> T_10_18.sp4_v_t_38
 (15 6)  (507 294)  (507 294)  routing T_10_18.sp4_v_b_21 <X> T_10_18.lc_trk_g1_5
 (16 6)  (508 294)  (508 294)  routing T_10_18.sp4_v_b_21 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (4 8)  (496 296)  (496 296)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_b_6
 (9 8)  (501 296)  (501 296)  routing T_10_18.sp4_v_t_42 <X> T_10_18.sp4_h_r_7
 (12 8)  (504 296)  (504 296)  routing T_10_18.sp4_h_l_40 <X> T_10_18.sp4_h_r_8
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (497 297)  (497 297)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_v_b_6
 (13 9)  (505 297)  (505 297)  routing T_10_18.sp4_h_l_40 <X> T_10_18.sp4_h_r_8
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp12_v_t_9 <X> T_10_18.lc_trk_g2_2
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (12 10)  (504 298)  (504 298)  routing T_10_18.sp4_v_t_45 <X> T_10_18.sp4_h_l_45
 (15 10)  (507 298)  (507 298)  routing T_10_18.sp4_h_r_45 <X> T_10_18.lc_trk_g2_5
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_h_r_45 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 298)  (510 298)  routing T_10_18.sp4_h_r_45 <X> T_10_18.lc_trk_g2_5
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 298)  (515 298)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g2_7
 (24 10)  (516 298)  (516 298)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g2_6
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (51 10)  (543 298)  (543 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (503 299)  (503 299)  routing T_10_18.sp4_v_t_45 <X> T_10_18.sp4_h_l_45
 (18 11)  (510 299)  (510 299)  routing T_10_18.sp4_h_r_45 <X> T_10_18.lc_trk_g2_5
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 299)  (515 299)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g2_6
 (25 11)  (517 299)  (517 299)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g2_6
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (525 299)  (525 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (34 11)  (526 299)  (526 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (35 11)  (527 299)  (527 299)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_5
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (9 12)  (501 300)  (501 300)  routing T_10_18.sp4_h_l_42 <X> T_10_18.sp4_h_r_10
 (10 12)  (502 300)  (502 300)  routing T_10_18.sp4_h_l_42 <X> T_10_18.sp4_h_r_10
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (25 12)  (517 300)  (517 300)  routing T_10_18.sp4_v_b_26 <X> T_10_18.lc_trk_g3_2
 (12 13)  (504 301)  (504 301)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_b_11
 (14 13)  (506 301)  (506 301)  routing T_10_18.tnl_op_0 <X> T_10_18.lc_trk_g3_0
 (15 13)  (507 301)  (507 301)  routing T_10_18.tnl_op_0 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 301)  (515 301)  routing T_10_18.sp4_v_b_26 <X> T_10_18.lc_trk_g3_2
 (4 14)  (496 302)  (496 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (6 14)  (498 302)  (498 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (9 14)  (501 302)  (501 302)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_h_l_47
 (10 14)  (502 302)  (502 302)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_h_l_47
 (13 14)  (505 302)  (505 302)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46
 (21 14)  (513 302)  (513 302)  routing T_10_18.bnl_op_7 <X> T_10_18.lc_trk_g3_7
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (5 15)  (497 303)  (497 303)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (12 15)  (504 303)  (504 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_v_t_46
 (21 15)  (513 303)  (513 303)  routing T_10_18.bnl_op_7 <X> T_10_18.lc_trk_g3_7
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (5 0)  (551 288)  (551 288)  routing T_11_18.sp4_v_t_37 <X> T_11_18.sp4_h_r_0
 (14 0)  (560 288)  (560 288)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g0_0
 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (569 289)  (569 289)  routing T_11_18.sp12_h_r_10 <X> T_11_18.lc_trk_g0_2
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (47 1)  (593 289)  (593 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (551 290)  (551 290)  routing T_11_18.sp4_v_b_0 <X> T_11_18.sp4_h_l_37
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (569 290)  (569 290)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_3 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (567 291)  (567 291)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (25 3)  (571 291)  (571 291)  routing T_11_18.top_op_6 <X> T_11_18.lc_trk_g0_6
 (12 4)  (558 292)  (558 292)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_h_r_5
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (21 4)  (567 292)  (567 292)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g1_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (46 4)  (592 292)  (592 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (550 293)  (550 293)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_h_r_3
 (6 5)  (552 293)  (552 293)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_h_r_3
 (13 5)  (559 293)  (559 293)  routing T_11_18.sp4_h_l_39 <X> T_11_18.sp4_h_r_5
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 293)  (569 293)  routing T_11_18.sp4_v_b_18 <X> T_11_18.lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.sp4_v_b_18 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 293)  (579 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (34 5)  (580 293)  (580 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (8 6)  (554 294)  (554 294)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_l_41
 (9 6)  (555 294)  (555 294)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_l_41
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.sp4_h_l_10 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_h_l_10 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_h_l_10 <X> T_11_18.lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 294)  (581 294)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (46 6)  (592 294)  (592 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_r_v_b_29 <X> T_11_18.lc_trk_g1_5
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp4_h_l_10 <X> T_11_18.lc_trk_g1_7
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 295)  (579 295)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.input_2_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (48 7)  (594 295)  (594 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (557 296)  (557 296)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_8
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g2_2
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 296)  (581 296)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (12 9)  (558 297)  (558 297)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_8
 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 297)  (579 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (41 9)  (587 297)  (587 297)  LC_4 Logic Functioning bit
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (25 10)  (571 298)  (571 298)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g2_6
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (4 11)  (550 299)  (550 299)  routing T_11_18.sp4_v_b_1 <X> T_11_18.sp4_h_l_43
 (18 11)  (564 299)  (564 299)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g2_5
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_h_r_46 <X> T_11_18.lc_trk_g2_6
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (12 12)  (558 300)  (558 300)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_r_11
 (14 12)  (560 300)  (560 300)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g3_0
 (15 12)  (561 300)  (561 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g3_3
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_6
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (14 13)  (560 301)  (560 301)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.tnr_op_2 <X> T_11_18.lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 301)  (580 301)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (8 14)  (554 302)  (554 302)  routing T_11_18.sp4_v_t_47 <X> T_11_18.sp4_h_l_47
 (9 14)  (555 302)  (555 302)  routing T_11_18.sp4_v_t_47 <X> T_11_18.sp4_h_l_47
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g3_4
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (50 14)  (596 302)  (596 302)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_t_17 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (40 15)  (586 303)  (586 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (14 0)  (614 288)  (614 288)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (14 1)  (614 289)  (614 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_h_l_5 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (605 290)  (605 290)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_37
 (8 2)  (608 290)  (608 290)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_l_36
 (9 2)  (609 290)  (609 290)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_l_36
 (10 2)  (610 290)  (610 290)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_l_36
 (25 2)  (625 290)  (625 290)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_3 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (4 3)  (604 291)  (604 291)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_37
 (6 3)  (606 291)  (606 291)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_37
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g0_6
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (48 3)  (648 291)  (648 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g1_1
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (51 5)  (651 293)  (651 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (606 294)  (606 294)  routing T_12_18.sp4_h_l_47 <X> T_12_18.sp4_v_t_38
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_r_14 <X> T_12_18.lc_trk_g1_6
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp4_v_t_14 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_v_t_14 <X> T_12_18.lc_trk_g2_3
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (15 9)  (615 297)  (615 297)  routing T_12_18.tnr_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_4
 (34 9)  (634 297)  (634 297)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_4
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (52 10)  (652 298)  (652 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_h_r_41 <X> T_12_18.lc_trk_g3_1
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (15 14)  (615 302)  (615 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (37 14)  (637 302)  (637 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (48 14)  (648 302)  (648 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 303)  (615 303)  routing T_12_18.tnr_op_4 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (15 0)  (669 288)  (669 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g0_1
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (39 0)  (693 288)  (693 288)  LC_0 Logic Functioning bit
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (47 0)  (701 288)  (701 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (663 290)  (663 290)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_h_l_36
 (10 2)  (664 290)  (664 290)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_h_l_36
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g0_7
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_3 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (21 3)  (675 291)  (675 291)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g0_7
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (668 294)  (668 294)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (39 8)  (693 296)  (693 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (53 9)  (707 297)  (707 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 298)  (677 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g2_7
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (5 11)  (659 299)  (659 299)  routing T_13_18.sp4_h_l_43 <X> T_13_18.sp4_v_t_43
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (46 11)  (700 299)  (700 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (705 299)  (705 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_t_44
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_v_b_47 <X> T_13_18.lc_trk_g3_7
 (10 15)  (664 303)  (664 303)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_t_47


LogicTile_14_18

 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_t_44


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


LogicTile_1_17

 (21 0)  (39 272)  (39 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (22 0)  (40 272)  (40 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (41 272)  (41 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (24 0)  (42 272)  (42 272)  routing T_1_17.sp4_h_r_11 <X> T_1_17.lc_trk_g0_3
 (27 0)  (45 272)  (45 272)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 272)  (46 272)  routing T_1_17.lc_trk_g3_0 <X> T_1_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 272)  (47 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 272)  (49 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 272)  (50 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 272)  (51 272)  routing T_1_17.lc_trk_g2_5 <X> T_1_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 272)  (54 272)  LC_0 Logic Functioning bit
 (38 0)  (56 272)  (56 272)  LC_0 Logic Functioning bit
 (45 0)  (63 272)  (63 272)  LC_0 Logic Functioning bit
 (22 1)  (40 273)  (40 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (44 273)  (44 273)  routing T_1_17.lc_trk_g0_2 <X> T_1_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 273)  (47 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 273)  (54 273)  LC_0 Logic Functioning bit
 (37 1)  (55 273)  (55 273)  LC_0 Logic Functioning bit
 (38 1)  (56 273)  (56 273)  LC_0 Logic Functioning bit
 (39 1)  (57 273)  (57 273)  LC_0 Logic Functioning bit
 (41 1)  (59 273)  (59 273)  LC_0 Logic Functioning bit
 (43 1)  (61 273)  (61 273)  LC_0 Logic Functioning bit
 (47 1)  (65 273)  (65 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (18 274)  (18 274)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (2 2)  (20 274)  (20 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 274)  (32 274)  routing T_1_17.wire_logic_cluster/lc_4/out <X> T_1_17.lc_trk_g0_4
 (0 3)  (18 275)  (18 275)  routing T_1_17.glb_netwk_3 <X> T_1_17.wire_logic_cluster/lc_7/clk
 (17 3)  (35 275)  (35 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 8)  (44 280)  (44 280)  routing T_1_17.lc_trk_g0_4 <X> T_1_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 280)  (45 280)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 280)  (46 280)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 280)  (47 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 280)  (50 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (53 280)  (53 280)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.input_2_4
 (36 8)  (54 280)  (54 280)  LC_4 Logic Functioning bit
 (38 8)  (56 280)  (56 280)  LC_4 Logic Functioning bit
 (41 8)  (59 280)  (59 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (45 8)  (63 280)  (63 280)  LC_4 Logic Functioning bit
 (51 8)  (69 280)  (69 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (47 281)  (47 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 281)  (48 281)  routing T_1_17.lc_trk_g3_2 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 281)  (49 281)  routing T_1_17.lc_trk_g0_3 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 281)  (50 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (51 281)  (51 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.input_2_4
 (34 9)  (52 281)  (52 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.input_2_4
 (35 9)  (53 281)  (53 281)  routing T_1_17.lc_trk_g3_7 <X> T_1_17.input_2_4
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (41 9)  (59 281)  (59 281)  LC_4 Logic Functioning bit
 (42 9)  (60 281)  (60 281)  LC_4 Logic Functioning bit
 (15 10)  (33 282)  (33 282)  routing T_1_17.sp4_h_l_24 <X> T_1_17.lc_trk_g2_5
 (16 10)  (34 282)  (34 282)  routing T_1_17.sp4_h_l_24 <X> T_1_17.lc_trk_g2_5
 (17 10)  (35 282)  (35 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (36 282)  (36 282)  routing T_1_17.sp4_h_l_24 <X> T_1_17.lc_trk_g2_5
 (14 12)  (32 284)  (32 284)  routing T_1_17.wire_logic_cluster/lc_0/out <X> T_1_17.lc_trk_g3_0
 (17 13)  (35 285)  (35 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (40 285)  (40 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (43 285)  (43 285)  routing T_1_17.sp4_r_v_b_42 <X> T_1_17.lc_trk_g3_2
 (21 14)  (39 286)  (39 286)  routing T_1_17.sp4_h_l_34 <X> T_1_17.lc_trk_g3_7
 (22 14)  (40 286)  (40 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (41 286)  (41 286)  routing T_1_17.sp4_h_l_34 <X> T_1_17.lc_trk_g3_7
 (24 14)  (42 286)  (42 286)  routing T_1_17.sp4_h_l_34 <X> T_1_17.lc_trk_g3_7
 (21 15)  (39 287)  (39 287)  routing T_1_17.sp4_h_l_34 <X> T_1_17.lc_trk_g3_7


LogicTile_2_17

 (22 0)  (94 272)  (94 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 272)  (96 272)  routing T_2_17.bot_op_3 <X> T_2_17.lc_trk_g0_3
 (27 0)  (99 272)  (99 272)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 272)  (101 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 272)  (104 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 272)  (108 272)  LC_0 Logic Functioning bit
 (38 0)  (110 272)  (110 272)  LC_0 Logic Functioning bit
 (45 0)  (117 272)  (117 272)  LC_0 Logic Functioning bit
 (47 0)  (119 272)  (119 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (98 273)  (98 273)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 273)  (100 273)  routing T_2_17.lc_trk_g2_2 <X> T_2_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 273)  (101 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 273)  (103 273)  routing T_2_17.lc_trk_g0_3 <X> T_2_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (108 273)  (108 273)  LC_0 Logic Functioning bit
 (37 1)  (109 273)  (109 273)  LC_0 Logic Functioning bit
 (38 1)  (110 273)  (110 273)  LC_0 Logic Functioning bit
 (39 1)  (111 273)  (111 273)  LC_0 Logic Functioning bit
 (41 1)  (113 273)  (113 273)  LC_0 Logic Functioning bit
 (43 1)  (115 273)  (115 273)  LC_0 Logic Functioning bit
 (47 1)  (119 273)  (119 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (72 274)  (72 274)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (2 2)  (74 274)  (74 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (76 274)  (76 274)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_v_t_37
 (5 2)  (77 274)  (77 274)  routing T_2_17.sp4_h_r_9 <X> T_2_17.sp4_h_l_37
 (6 2)  (78 274)  (78 274)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_v_t_37
 (16 2)  (88 274)  (88 274)  routing T_2_17.sp4_v_b_13 <X> T_2_17.lc_trk_g0_5
 (17 2)  (89 274)  (89 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 274)  (90 274)  routing T_2_17.sp4_v_b_13 <X> T_2_17.lc_trk_g0_5
 (22 2)  (94 274)  (94 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (95 274)  (95 274)  routing T_2_17.sp12_h_l_12 <X> T_2_17.lc_trk_g0_7
 (0 3)  (72 275)  (72 275)  routing T_2_17.glb_netwk_3 <X> T_2_17.wire_logic_cluster/lc_7/clk
 (4 3)  (76 275)  (76 275)  routing T_2_17.sp4_h_r_9 <X> T_2_17.sp4_h_l_37
 (5 3)  (77 275)  (77 275)  routing T_2_17.sp4_h_r_6 <X> T_2_17.sp4_v_t_37
 (16 3)  (88 275)  (88 275)  routing T_2_17.sp12_h_r_12 <X> T_2_17.lc_trk_g0_4
 (17 3)  (89 275)  (89 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (90 275)  (90 275)  routing T_2_17.sp4_v_b_13 <X> T_2_17.lc_trk_g0_5
 (9 4)  (81 276)  (81 276)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_h_r_4
 (14 4)  (86 276)  (86 276)  routing T_2_17.wire_logic_cluster/lc_0/out <X> T_2_17.lc_trk_g1_0
 (22 4)  (94 276)  (94 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (17 5)  (89 277)  (89 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (93 277)  (93 277)  routing T_2_17.sp4_r_v_b_27 <X> T_2_17.lc_trk_g1_3
 (4 6)  (76 278)  (76 278)  routing T_2_17.sp4_h_r_3 <X> T_2_17.sp4_v_t_38
 (13 6)  (85 278)  (85 278)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_40
 (14 6)  (86 278)  (86 278)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g1_4
 (21 6)  (93 278)  (93 278)  routing T_2_17.bnr_op_7 <X> T_2_17.lc_trk_g1_7
 (22 6)  (94 278)  (94 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (5 7)  (77 279)  (77 279)  routing T_2_17.sp4_h_r_3 <X> T_2_17.sp4_v_t_38
 (12 7)  (84 279)  (84 279)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_v_t_40
 (14 7)  (86 279)  (86 279)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g1_4
 (16 7)  (88 279)  (88 279)  routing T_2_17.sp4_v_t_1 <X> T_2_17.lc_trk_g1_4
 (17 7)  (89 279)  (89 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (93 279)  (93 279)  routing T_2_17.bnr_op_7 <X> T_2_17.lc_trk_g1_7
 (17 8)  (89 280)  (89 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (93 280)  (93 280)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g2_3
 (22 8)  (94 280)  (94 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 280)  (95 280)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g2_3
 (24 8)  (96 280)  (96 280)  routing T_2_17.sp4_h_r_35 <X> T_2_17.lc_trk_g2_3
 (25 8)  (97 280)  (97 280)  routing T_2_17.sp4_v_b_26 <X> T_2_17.lc_trk_g2_2
 (29 8)  (101 280)  (101 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 280)  (102 280)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 280)  (104 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 280)  (105 280)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 280)  (108 280)  LC_4 Logic Functioning bit
 (38 8)  (110 280)  (110 280)  LC_4 Logic Functioning bit
 (41 8)  (113 280)  (113 280)  LC_4 Logic Functioning bit
 (4 9)  (76 281)  (76 281)  routing T_2_17.sp4_h_l_47 <X> T_2_17.sp4_h_r_6
 (6 9)  (78 281)  (78 281)  routing T_2_17.sp4_h_l_47 <X> T_2_17.sp4_h_r_6
 (18 9)  (90 281)  (90 281)  routing T_2_17.sp4_r_v_b_33 <X> T_2_17.lc_trk_g2_1
 (22 9)  (94 281)  (94 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (95 281)  (95 281)  routing T_2_17.sp4_v_b_26 <X> T_2_17.lc_trk_g2_2
 (26 9)  (98 281)  (98 281)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 281)  (99 281)  routing T_2_17.lc_trk_g1_3 <X> T_2_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 281)  (101 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 281)  (102 281)  routing T_2_17.lc_trk_g0_7 <X> T_2_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 281)  (103 281)  routing T_2_17.lc_trk_g2_3 <X> T_2_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 281)  (104 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 281)  (105 281)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.input_2_4
 (34 9)  (106 281)  (106 281)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.input_2_4
 (36 9)  (108 281)  (108 281)  LC_4 Logic Functioning bit
 (37 9)  (109 281)  (109 281)  LC_4 Logic Functioning bit
 (39 9)  (111 281)  (111 281)  LC_4 Logic Functioning bit
 (40 9)  (112 281)  (112 281)  LC_4 Logic Functioning bit
 (43 9)  (115 281)  (115 281)  LC_4 Logic Functioning bit
 (11 10)  (83 282)  (83 282)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_v_t_45
 (13 10)  (85 282)  (85 282)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_v_t_45
 (26 10)  (98 282)  (98 282)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 282)  (99 282)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 282)  (100 282)  routing T_2_17.lc_trk_g3_1 <X> T_2_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 282)  (101 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 282)  (103 282)  routing T_2_17.lc_trk_g0_4 <X> T_2_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 282)  (104 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 282)  (108 282)  LC_5 Logic Functioning bit
 (37 10)  (109 282)  (109 282)  LC_5 Logic Functioning bit
 (43 10)  (115 282)  (115 282)  LC_5 Logic Functioning bit
 (50 10)  (122 282)  (122 282)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (84 283)  (84 283)  routing T_2_17.sp4_h_r_2 <X> T_2_17.sp4_v_t_45
 (27 11)  (99 283)  (99 283)  routing T_2_17.lc_trk_g1_4 <X> T_2_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 283)  (101 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (108 283)  (108 283)  LC_5 Logic Functioning bit
 (37 11)  (109 283)  (109 283)  LC_5 Logic Functioning bit
 (39 11)  (111 283)  (111 283)  LC_5 Logic Functioning bit
 (40 11)  (112 283)  (112 283)  LC_5 Logic Functioning bit
 (43 11)  (115 283)  (115 283)  LC_5 Logic Functioning bit
 (17 12)  (89 284)  (89 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (98 284)  (98 284)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 284)  (101 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 284)  (102 284)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 284)  (104 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 284)  (105 284)  routing T_2_17.lc_trk_g2_1 <X> T_2_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 284)  (108 284)  LC_6 Logic Functioning bit
 (37 12)  (109 284)  (109 284)  LC_6 Logic Functioning bit
 (39 12)  (111 284)  (111 284)  LC_6 Logic Functioning bit
 (41 12)  (113 284)  (113 284)  LC_6 Logic Functioning bit
 (43 12)  (115 284)  (115 284)  LC_6 Logic Functioning bit
 (50 12)  (122 284)  (122 284)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (90 285)  (90 285)  routing T_2_17.sp4_r_v_b_41 <X> T_2_17.lc_trk_g3_1
 (26 13)  (98 285)  (98 285)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 285)  (99 285)  routing T_2_17.lc_trk_g1_7 <X> T_2_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 285)  (101 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 285)  (108 285)  LC_6 Logic Functioning bit
 (37 13)  (109 285)  (109 285)  LC_6 Logic Functioning bit
 (39 13)  (111 285)  (111 285)  LC_6 Logic Functioning bit
 (3 14)  (75 286)  (75 286)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22
 (8 14)  (80 286)  (80 286)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_h_l_47
 (9 14)  (81 286)  (81 286)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_h_l_47
 (10 14)  (82 286)  (82 286)  routing T_2_17.sp4_v_t_41 <X> T_2_17.sp4_h_l_47
 (3 15)  (75 287)  (75 287)  routing T_2_17.sp12_h_r_1 <X> T_2_17.sp12_v_t_22


LogicTile_3_17

 (3 0)  (129 272)  (129 272)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_b_0
 (15 0)  (141 272)  (141 272)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g0_1
 (16 0)  (142 272)  (142 272)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g0_1
 (17 0)  (143 272)  (143 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (144 272)  (144 272)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g0_1
 (21 0)  (147 272)  (147 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (22 0)  (148 272)  (148 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (149 272)  (149 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (24 0)  (150 272)  (150 272)  routing T_3_17.sp4_h_r_11 <X> T_3_17.lc_trk_g0_3
 (28 0)  (154 272)  (154 272)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 272)  (155 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 272)  (156 272)  routing T_3_17.lc_trk_g2_5 <X> T_3_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (158 272)  (158 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 272)  (159 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 272)  (160 272)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 272)  (161 272)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.input_2_0
 (36 0)  (162 272)  (162 272)  LC_0 Logic Functioning bit
 (38 0)  (164 272)  (164 272)  LC_0 Logic Functioning bit
 (41 0)  (167 272)  (167 272)  LC_0 Logic Functioning bit
 (3 1)  (129 273)  (129 273)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_b_0
 (18 1)  (144 273)  (144 273)  routing T_3_17.sp4_h_l_4 <X> T_3_17.lc_trk_g0_1
 (26 1)  (152 273)  (152 273)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (153 273)  (153 273)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 273)  (154 273)  routing T_3_17.lc_trk_g3_3 <X> T_3_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 273)  (155 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 273)  (157 273)  routing T_3_17.lc_trk_g3_2 <X> T_3_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 273)  (158 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (159 273)  (159 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.input_2_0
 (34 1)  (160 273)  (160 273)  routing T_3_17.lc_trk_g3_5 <X> T_3_17.input_2_0
 (36 1)  (162 273)  (162 273)  LC_0 Logic Functioning bit
 (37 1)  (163 273)  (163 273)  LC_0 Logic Functioning bit
 (39 1)  (165 273)  (165 273)  LC_0 Logic Functioning bit
 (40 1)  (166 273)  (166 273)  LC_0 Logic Functioning bit
 (43 1)  (169 273)  (169 273)  LC_0 Logic Functioning bit
 (0 2)  (126 274)  (126 274)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (2 2)  (128 274)  (128 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (140 274)  (140 274)  routing T_3_17.wire_logic_cluster/lc_4/out <X> T_3_17.lc_trk_g0_4
 (29 2)  (155 274)  (155 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 274)  (156 274)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 274)  (157 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 274)  (158 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 274)  (159 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 274)  (160 274)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 274)  (162 274)  LC_1 Logic Functioning bit
 (37 2)  (163 274)  (163 274)  LC_1 Logic Functioning bit
 (38 2)  (164 274)  (164 274)  LC_1 Logic Functioning bit
 (39 2)  (165 274)  (165 274)  LC_1 Logic Functioning bit
 (46 2)  (172 274)  (172 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (178 274)  (178 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 275)  (126 275)  routing T_3_17.glb_netwk_3 <X> T_3_17.wire_logic_cluster/lc_7/clk
 (17 3)  (143 275)  (143 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (152 275)  (152 275)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (153 275)  (153 275)  routing T_3_17.lc_trk_g1_2 <X> T_3_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 275)  (155 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 275)  (157 275)  routing T_3_17.lc_trk_g3_7 <X> T_3_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (166 275)  (166 275)  LC_1 Logic Functioning bit
 (41 3)  (167 275)  (167 275)  LC_1 Logic Functioning bit
 (42 3)  (168 275)  (168 275)  LC_1 Logic Functioning bit
 (43 3)  (169 275)  (169 275)  LC_1 Logic Functioning bit
 (8 4)  (134 276)  (134 276)  routing T_3_17.sp4_h_l_45 <X> T_3_17.sp4_h_r_4
 (10 4)  (136 276)  (136 276)  routing T_3_17.sp4_h_l_45 <X> T_3_17.sp4_h_r_4
 (14 4)  (140 276)  (140 276)  routing T_3_17.sp12_h_r_0 <X> T_3_17.lc_trk_g1_0
 (21 4)  (147 276)  (147 276)  routing T_3_17.wire_logic_cluster/lc_3/out <X> T_3_17.lc_trk_g1_3
 (22 4)  (148 276)  (148 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (151 276)  (151 276)  routing T_3_17.sp12_h_r_2 <X> T_3_17.lc_trk_g1_2
 (29 4)  (155 276)  (155 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (157 276)  (157 276)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 276)  (158 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 276)  (160 276)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 276)  (162 276)  LC_2 Logic Functioning bit
 (38 4)  (164 276)  (164 276)  LC_2 Logic Functioning bit
 (41 4)  (167 276)  (167 276)  LC_2 Logic Functioning bit
 (43 4)  (169 276)  (169 276)  LC_2 Logic Functioning bit
 (45 4)  (171 276)  (171 276)  LC_2 Logic Functioning bit
 (46 4)  (172 276)  (172 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (140 277)  (140 277)  routing T_3_17.sp12_h_r_0 <X> T_3_17.lc_trk_g1_0
 (15 5)  (141 277)  (141 277)  routing T_3_17.sp12_h_r_0 <X> T_3_17.lc_trk_g1_0
 (17 5)  (143 277)  (143 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (148 277)  (148 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (150 277)  (150 277)  routing T_3_17.sp12_h_r_2 <X> T_3_17.lc_trk_g1_2
 (25 5)  (151 277)  (151 277)  routing T_3_17.sp12_h_r_2 <X> T_3_17.lc_trk_g1_2
 (26 5)  (152 277)  (152 277)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 277)  (154 277)  routing T_3_17.lc_trk_g2_2 <X> T_3_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 277)  (155 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 277)  (156 277)  routing T_3_17.lc_trk_g0_3 <X> T_3_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 277)  (157 277)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 277)  (162 277)  LC_2 Logic Functioning bit
 (38 5)  (164 277)  (164 277)  LC_2 Logic Functioning bit
 (40 5)  (166 277)  (166 277)  LC_2 Logic Functioning bit
 (42 5)  (168 277)  (168 277)  LC_2 Logic Functioning bit
 (3 6)  (129 278)  (129 278)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (17 6)  (143 278)  (143 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 278)  (144 278)  routing T_3_17.wire_logic_cluster/lc_5/out <X> T_3_17.lc_trk_g1_5
 (26 6)  (152 278)  (152 278)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (158 278)  (158 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 278)  (160 278)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (161 278)  (161 278)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.input_2_3
 (36 6)  (162 278)  (162 278)  LC_3 Logic Functioning bit
 (38 6)  (164 278)  (164 278)  LC_3 Logic Functioning bit
 (39 6)  (165 278)  (165 278)  LC_3 Logic Functioning bit
 (43 6)  (169 278)  (169 278)  LC_3 Logic Functioning bit
 (45 6)  (171 278)  (171 278)  LC_3 Logic Functioning bit
 (52 6)  (178 278)  (178 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (129 279)  (129 279)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (22 7)  (148 279)  (148 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 279)  (151 279)  routing T_3_17.sp4_r_v_b_30 <X> T_3_17.lc_trk_g1_6
 (26 7)  (152 279)  (152 279)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 279)  (154 279)  routing T_3_17.lc_trk_g2_7 <X> T_3_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 279)  (155 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 279)  (157 279)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (158 279)  (158 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (160 279)  (160 279)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.input_2_3
 (35 7)  (161 279)  (161 279)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.input_2_3
 (37 7)  (163 279)  (163 279)  LC_3 Logic Functioning bit
 (38 7)  (164 279)  (164 279)  LC_3 Logic Functioning bit
 (39 7)  (165 279)  (165 279)  LC_3 Logic Functioning bit
 (42 7)  (168 279)  (168 279)  LC_3 Logic Functioning bit
 (25 8)  (151 280)  (151 280)  routing T_3_17.wire_logic_cluster/lc_2/out <X> T_3_17.lc_trk_g2_2
 (26 8)  (152 280)  (152 280)  routing T_3_17.lc_trk_g0_4 <X> T_3_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (155 280)  (155 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (158 280)  (158 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 280)  (160 280)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 280)  (162 280)  LC_4 Logic Functioning bit
 (38 8)  (164 280)  (164 280)  LC_4 Logic Functioning bit
 (41 8)  (167 280)  (167 280)  LC_4 Logic Functioning bit
 (42 8)  (168 280)  (168 280)  LC_4 Logic Functioning bit
 (43 8)  (169 280)  (169 280)  LC_4 Logic Functioning bit
 (45 8)  (171 280)  (171 280)  LC_4 Logic Functioning bit
 (22 9)  (148 281)  (148 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (155 281)  (155 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (158 281)  (158 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (160 281)  (160 281)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.input_2_4
 (35 9)  (161 281)  (161 281)  routing T_3_17.lc_trk_g1_3 <X> T_3_17.input_2_4
 (37 9)  (163 281)  (163 281)  LC_4 Logic Functioning bit
 (39 9)  (165 281)  (165 281)  LC_4 Logic Functioning bit
 (42 9)  (168 281)  (168 281)  LC_4 Logic Functioning bit
 (53 9)  (179 281)  (179 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (141 282)  (141 282)  routing T_3_17.tnr_op_5 <X> T_3_17.lc_trk_g2_5
 (17 10)  (143 282)  (143 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (147 282)  (147 282)  routing T_3_17.sp4_h_r_39 <X> T_3_17.lc_trk_g2_7
 (22 10)  (148 282)  (148 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (149 282)  (149 282)  routing T_3_17.sp4_h_r_39 <X> T_3_17.lc_trk_g2_7
 (24 10)  (150 282)  (150 282)  routing T_3_17.sp4_h_r_39 <X> T_3_17.lc_trk_g2_7
 (26 10)  (152 282)  (152 282)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 282)  (154 282)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 282)  (155 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 282)  (156 282)  routing T_3_17.lc_trk_g2_4 <X> T_3_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 282)  (157 282)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 282)  (158 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (160 282)  (160 282)  routing T_3_17.lc_trk_g1_5 <X> T_3_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 282)  (162 282)  LC_5 Logic Functioning bit
 (37 10)  (163 282)  (163 282)  LC_5 Logic Functioning bit
 (38 10)  (164 282)  (164 282)  LC_5 Logic Functioning bit
 (39 10)  (165 282)  (165 282)  LC_5 Logic Functioning bit
 (41 10)  (167 282)  (167 282)  LC_5 Logic Functioning bit
 (43 10)  (169 282)  (169 282)  LC_5 Logic Functioning bit
 (45 10)  (171 282)  (171 282)  LC_5 Logic Functioning bit
 (14 11)  (140 283)  (140 283)  routing T_3_17.sp4_r_v_b_36 <X> T_3_17.lc_trk_g2_4
 (17 11)  (143 283)  (143 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (152 283)  (152 283)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 283)  (153 283)  routing T_3_17.lc_trk_g1_6 <X> T_3_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 283)  (155 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 283)  (162 283)  LC_5 Logic Functioning bit
 (38 11)  (164 283)  (164 283)  LC_5 Logic Functioning bit
 (53 11)  (179 283)  (179 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (148 284)  (148 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (149 284)  (149 284)  routing T_3_17.sp12_v_b_19 <X> T_3_17.lc_trk_g3_3
 (25 12)  (151 284)  (151 284)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (21 13)  (147 285)  (147 285)  routing T_3_17.sp12_v_b_19 <X> T_3_17.lc_trk_g3_3
 (22 13)  (148 285)  (148 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (149 285)  (149 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (24 13)  (150 285)  (150 285)  routing T_3_17.sp4_h_r_34 <X> T_3_17.lc_trk_g3_2
 (3 14)  (129 286)  (129 286)  routing T_3_17.sp12_h_r_1 <X> T_3_17.sp12_v_t_22
 (16 14)  (142 286)  (142 286)  routing T_3_17.sp12_v_b_21 <X> T_3_17.lc_trk_g3_5
 (17 14)  (143 286)  (143 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (19 14)  (145 286)  (145 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (147 286)  (147 286)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g3_7
 (22 14)  (148 286)  (148 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 286)  (150 286)  routing T_3_17.rgt_op_7 <X> T_3_17.lc_trk_g3_7
 (3 15)  (129 287)  (129 287)  routing T_3_17.sp12_h_r_1 <X> T_3_17.sp12_v_t_22
 (18 15)  (144 287)  (144 287)  routing T_3_17.sp12_v_b_21 <X> T_3_17.lc_trk_g3_5


LogicTile_4_17

 (14 0)  (194 272)  (194 272)  routing T_4_17.wire_logic_cluster/lc_0/out <X> T_4_17.lc_trk_g0_0
 (21 0)  (201 272)  (201 272)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (22 0)  (202 272)  (202 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (204 272)  (204 272)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (26 0)  (206 272)  (206 272)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 272)  (209 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (212 272)  (212 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 272)  (213 272)  routing T_4_17.lc_trk_g2_1 <X> T_4_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 272)  (216 272)  LC_0 Logic Functioning bit
 (37 0)  (217 272)  (217 272)  LC_0 Logic Functioning bit
 (39 0)  (219 272)  (219 272)  LC_0 Logic Functioning bit
 (43 0)  (223 272)  (223 272)  LC_0 Logic Functioning bit
 (45 0)  (225 272)  (225 272)  LC_0 Logic Functioning bit
 (52 0)  (232 272)  (232 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (188 273)  (188 273)  routing T_4_17.sp4_h_r_1 <X> T_4_17.sp4_v_b_1
 (17 1)  (197 273)  (197 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (201 273)  (201 273)  routing T_4_17.sp12_h_r_3 <X> T_4_17.lc_trk_g0_3
 (22 1)  (202 273)  (202 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (203 273)  (203 273)  routing T_4_17.sp12_h_l_17 <X> T_4_17.lc_trk_g0_2
 (25 1)  (205 273)  (205 273)  routing T_4_17.sp12_h_l_17 <X> T_4_17.lc_trk_g0_2
 (26 1)  (206 273)  (206 273)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 273)  (208 273)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 273)  (209 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (210 273)  (210 273)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (212 273)  (212 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 273)  (216 273)  LC_0 Logic Functioning bit
 (37 1)  (217 273)  (217 273)  LC_0 Logic Functioning bit
 (42 1)  (222 273)  (222 273)  LC_0 Logic Functioning bit
 (43 1)  (223 273)  (223 273)  LC_0 Logic Functioning bit
 (0 2)  (180 274)  (180 274)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (2 2)  (182 274)  (182 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (197 274)  (197 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (198 274)  (198 274)  routing T_4_17.bnr_op_5 <X> T_4_17.lc_trk_g0_5
 (28 2)  (208 274)  (208 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 274)  (209 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 274)  (210 274)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (212 274)  (212 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 274)  (213 274)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 274)  (214 274)  routing T_4_17.lc_trk_g3_1 <X> T_4_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 274)  (216 274)  LC_1 Logic Functioning bit
 (37 2)  (217 274)  (217 274)  LC_1 Logic Functioning bit
 (38 2)  (218 274)  (218 274)  LC_1 Logic Functioning bit
 (42 2)  (222 274)  (222 274)  LC_1 Logic Functioning bit
 (45 2)  (225 274)  (225 274)  LC_1 Logic Functioning bit
 (0 3)  (180 275)  (180 275)  routing T_4_17.glb_netwk_3 <X> T_4_17.wire_logic_cluster/lc_7/clk
 (11 3)  (191 275)  (191 275)  routing T_4_17.sp4_h_r_6 <X> T_4_17.sp4_h_l_39
 (13 3)  (193 275)  (193 275)  routing T_4_17.sp4_h_r_6 <X> T_4_17.sp4_h_l_39
 (18 3)  (198 275)  (198 275)  routing T_4_17.bnr_op_5 <X> T_4_17.lc_trk_g0_5
 (26 3)  (206 275)  (206 275)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 275)  (209 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (210 275)  (210 275)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (212 275)  (212 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (214 275)  (214 275)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_1
 (35 3)  (215 275)  (215 275)  routing T_4_17.lc_trk_g1_2 <X> T_4_17.input_2_1
 (36 3)  (216 275)  (216 275)  LC_1 Logic Functioning bit
 (37 3)  (217 275)  (217 275)  LC_1 Logic Functioning bit
 (38 3)  (218 275)  (218 275)  LC_1 Logic Functioning bit
 (39 3)  (219 275)  (219 275)  LC_1 Logic Functioning bit
 (51 3)  (231 275)  (231 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (188 276)  (188 276)  routing T_4_17.sp4_h_l_45 <X> T_4_17.sp4_h_r_4
 (10 4)  (190 276)  (190 276)  routing T_4_17.sp4_h_l_45 <X> T_4_17.sp4_h_r_4
 (15 4)  (195 276)  (195 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (16 4)  (196 276)  (196 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (17 4)  (197 276)  (197 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (198 276)  (198 276)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (25 4)  (205 276)  (205 276)  routing T_4_17.lft_op_2 <X> T_4_17.lc_trk_g1_2
 (18 5)  (198 277)  (198 277)  routing T_4_17.sp4_h_l_4 <X> T_4_17.lc_trk_g1_1
 (22 5)  (202 277)  (202 277)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (204 277)  (204 277)  routing T_4_17.lft_op_2 <X> T_4_17.lc_trk_g1_2
 (4 6)  (184 278)  (184 278)  routing T_4_17.sp4_h_r_3 <X> T_4_17.sp4_v_t_38
 (11 6)  (191 278)  (191 278)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (13 6)  (193 278)  (193 278)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (14 6)  (194 278)  (194 278)  routing T_4_17.wire_logic_cluster/lc_4/out <X> T_4_17.lc_trk_g1_4
 (17 6)  (197 278)  (197 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 278)  (198 278)  routing T_4_17.wire_logic_cluster/lc_5/out <X> T_4_17.lc_trk_g1_5
 (21 6)  (201 278)  (201 278)  routing T_4_17.wire_logic_cluster/lc_7/out <X> T_4_17.lc_trk_g1_7
 (22 6)  (202 278)  (202 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (206 278)  (206 278)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 278)  (207 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 278)  (208 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 278)  (209 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 278)  (210 278)  routing T_4_17.lc_trk_g3_5 <X> T_4_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 278)  (212 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (215 278)  (215 278)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_3
 (36 6)  (216 278)  (216 278)  LC_3 Logic Functioning bit
 (39 6)  (219 278)  (219 278)  LC_3 Logic Functioning bit
 (43 6)  (223 278)  (223 278)  LC_3 Logic Functioning bit
 (52 6)  (232 278)  (232 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (185 279)  (185 279)  routing T_4_17.sp4_h_r_3 <X> T_4_17.sp4_v_t_38
 (12 7)  (192 279)  (192 279)  routing T_4_17.sp4_h_r_11 <X> T_4_17.sp4_v_t_40
 (17 7)  (197 279)  (197 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (207 279)  (207 279)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 279)  (208 279)  routing T_4_17.lc_trk_g3_4 <X> T_4_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 279)  (209 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 279)  (211 279)  routing T_4_17.lc_trk_g0_2 <X> T_4_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 279)  (212 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (213 279)  (213 279)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_3
 (35 7)  (215 279)  (215 279)  routing T_4_17.lc_trk_g2_7 <X> T_4_17.input_2_3
 (36 7)  (216 279)  (216 279)  LC_3 Logic Functioning bit
 (37 7)  (217 279)  (217 279)  LC_3 Logic Functioning bit
 (38 7)  (218 279)  (218 279)  LC_3 Logic Functioning bit
 (42 7)  (222 279)  (222 279)  LC_3 Logic Functioning bit
 (43 7)  (223 279)  (223 279)  LC_3 Logic Functioning bit
 (16 8)  (196 280)  (196 280)  routing T_4_17.sp12_v_t_14 <X> T_4_17.lc_trk_g2_1
 (17 8)  (197 280)  (197 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (206 280)  (206 280)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 280)  (207 280)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 280)  (209 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 280)  (210 280)  routing T_4_17.lc_trk_g1_4 <X> T_4_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (211 280)  (211 280)  routing T_4_17.lc_trk_g0_5 <X> T_4_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 280)  (212 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (216 280)  (216 280)  LC_4 Logic Functioning bit
 (38 8)  (218 280)  (218 280)  LC_4 Logic Functioning bit
 (45 8)  (225 280)  (225 280)  LC_4 Logic Functioning bit
 (51 8)  (231 280)  (231 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (198 281)  (198 281)  routing T_4_17.sp12_v_t_14 <X> T_4_17.lc_trk_g2_1
 (28 9)  (208 281)  (208 281)  routing T_4_17.lc_trk_g2_4 <X> T_4_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 281)  (209 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (216 281)  (216 281)  LC_4 Logic Functioning bit
 (37 9)  (217 281)  (217 281)  LC_4 Logic Functioning bit
 (38 9)  (218 281)  (218 281)  LC_4 Logic Functioning bit
 (39 9)  (219 281)  (219 281)  LC_4 Logic Functioning bit
 (41 9)  (221 281)  (221 281)  LC_4 Logic Functioning bit
 (43 9)  (223 281)  (223 281)  LC_4 Logic Functioning bit
 (53 9)  (233 281)  (233 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (193 282)  (193 282)  routing T_4_17.sp4_h_r_8 <X> T_4_17.sp4_v_t_45
 (14 10)  (194 282)  (194 282)  routing T_4_17.sp4_v_t_17 <X> T_4_17.lc_trk_g2_4
 (16 10)  (196 282)  (196 282)  routing T_4_17.sp4_v_t_16 <X> T_4_17.lc_trk_g2_5
 (17 10)  (197 282)  (197 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (198 282)  (198 282)  routing T_4_17.sp4_v_t_16 <X> T_4_17.lc_trk_g2_5
 (21 10)  (201 282)  (201 282)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (22 10)  (202 282)  (202 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (203 282)  (203 282)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (26 10)  (206 282)  (206 282)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 282)  (207 282)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 282)  (209 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 282)  (210 282)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 282)  (211 282)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 282)  (212 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 282)  (213 282)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 282)  (214 282)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 282)  (216 282)  LC_5 Logic Functioning bit
 (38 10)  (218 282)  (218 282)  LC_5 Logic Functioning bit
 (45 10)  (225 282)  (225 282)  LC_5 Logic Functioning bit
 (12 11)  (192 283)  (192 283)  routing T_4_17.sp4_h_r_8 <X> T_4_17.sp4_v_t_45
 (16 11)  (196 283)  (196 283)  routing T_4_17.sp4_v_t_17 <X> T_4_17.lc_trk_g2_4
 (17 11)  (197 283)  (197 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (201 283)  (201 283)  routing T_4_17.sp4_v_t_26 <X> T_4_17.lc_trk_g2_7
 (22 11)  (202 283)  (202 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (203 283)  (203 283)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g2_6
 (24 11)  (204 283)  (204 283)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g2_6
 (25 11)  (205 283)  (205 283)  routing T_4_17.sp4_h_r_30 <X> T_4_17.lc_trk_g2_6
 (28 11)  (208 283)  (208 283)  routing T_4_17.lc_trk_g2_5 <X> T_4_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 283)  (209 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 283)  (211 283)  routing T_4_17.lc_trk_g3_7 <X> T_4_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 283)  (216 283)  LC_5 Logic Functioning bit
 (37 11)  (217 283)  (217 283)  LC_5 Logic Functioning bit
 (38 11)  (218 283)  (218 283)  LC_5 Logic Functioning bit
 (39 11)  (219 283)  (219 283)  LC_5 Logic Functioning bit
 (41 11)  (221 283)  (221 283)  LC_5 Logic Functioning bit
 (43 11)  (223 283)  (223 283)  LC_5 Logic Functioning bit
 (46 11)  (226 283)  (226 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (197 284)  (197 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 284)  (198 284)  routing T_4_17.wire_logic_cluster/lc_1/out <X> T_4_17.lc_trk_g3_1
 (29 12)  (209 284)  (209 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 284)  (211 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 284)  (212 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 284)  (213 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 284)  (214 284)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 284)  (215 284)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (36 12)  (216 284)  (216 284)  LC_6 Logic Functioning bit
 (37 12)  (217 284)  (217 284)  LC_6 Logic Functioning bit
 (38 12)  (218 284)  (218 284)  LC_6 Logic Functioning bit
 (45 12)  (225 284)  (225 284)  LC_6 Logic Functioning bit
 (14 13)  (194 285)  (194 285)  routing T_4_17.tnl_op_0 <X> T_4_17.lc_trk_g3_0
 (15 13)  (195 285)  (195 285)  routing T_4_17.tnl_op_0 <X> T_4_17.lc_trk_g3_0
 (17 13)  (197 285)  (197 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (207 285)  (207 285)  routing T_4_17.lc_trk_g1_1 <X> T_4_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 285)  (209 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 285)  (210 285)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (211 285)  (211 285)  routing T_4_17.lc_trk_g3_6 <X> T_4_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 285)  (212 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (213 285)  (213 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (35 13)  (215 285)  (215 285)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.input_2_6
 (36 13)  (216 285)  (216 285)  LC_6 Logic Functioning bit
 (37 13)  (217 285)  (217 285)  LC_6 Logic Functioning bit
 (38 13)  (218 285)  (218 285)  LC_6 Logic Functioning bit
 (39 13)  (219 285)  (219 285)  LC_6 Logic Functioning bit
 (40 13)  (220 285)  (220 285)  LC_6 Logic Functioning bit
 (17 14)  (197 286)  (197 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (202 286)  (202 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (204 286)  (204 286)  routing T_4_17.tnl_op_7 <X> T_4_17.lc_trk_g3_7
 (25 14)  (205 286)  (205 286)  routing T_4_17.wire_logic_cluster/lc_6/out <X> T_4_17.lc_trk_g3_6
 (28 14)  (208 286)  (208 286)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 286)  (209 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 286)  (210 286)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 286)  (211 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 286)  (212 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 286)  (214 286)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 286)  (216 286)  LC_7 Logic Functioning bit
 (37 14)  (217 286)  (217 286)  LC_7 Logic Functioning bit
 (38 14)  (218 286)  (218 286)  LC_7 Logic Functioning bit
 (42 14)  (222 286)  (222 286)  LC_7 Logic Functioning bit
 (45 14)  (225 286)  (225 286)  LC_7 Logic Functioning bit
 (13 15)  (193 287)  (193 287)  routing T_4_17.sp4_v_b_6 <X> T_4_17.sp4_h_l_46
 (17 15)  (197 287)  (197 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (201 287)  (201 287)  routing T_4_17.tnl_op_7 <X> T_4_17.lc_trk_g3_7
 (22 15)  (202 287)  (202 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (206 287)  (206 287)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 287)  (209 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 287)  (210 287)  routing T_4_17.lc_trk_g2_6 <X> T_4_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (211 287)  (211 287)  routing T_4_17.lc_trk_g1_7 <X> T_4_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 287)  (212 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (213 287)  (213 287)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.input_2_7
 (34 15)  (214 287)  (214 287)  routing T_4_17.lc_trk_g3_0 <X> T_4_17.input_2_7
 (36 15)  (216 287)  (216 287)  LC_7 Logic Functioning bit
 (37 15)  (217 287)  (217 287)  LC_7 Logic Functioning bit
 (38 15)  (218 287)  (218 287)  LC_7 Logic Functioning bit
 (39 15)  (219 287)  (219 287)  LC_7 Logic Functioning bit


LogicTile_5_17

 (14 0)  (248 272)  (248 272)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (15 0)  (249 272)  (249 272)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g0_1
 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (252 272)  (252 272)  routing T_5_17.lft_op_1 <X> T_5_17.lc_trk_g0_1
 (21 0)  (255 272)  (255 272)  routing T_5_17.wire_logic_cluster/lc_3/out <X> T_5_17.lc_trk_g0_3
 (22 0)  (256 272)  (256 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (249 273)  (249 273)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (16 1)  (250 273)  (250 273)  routing T_5_17.sp4_h_r_8 <X> T_5_17.lc_trk_g0_0
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (234 274)  (234 274)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 274)  (248 274)  routing T_5_17.sp12_h_l_3 <X> T_5_17.lc_trk_g0_4
 (21 2)  (255 274)  (255 274)  routing T_5_17.sp4_h_l_2 <X> T_5_17.lc_trk_g0_7
 (22 2)  (256 274)  (256 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 274)  (257 274)  routing T_5_17.sp4_h_l_2 <X> T_5_17.lc_trk_g0_7
 (24 2)  (258 274)  (258 274)  routing T_5_17.sp4_h_l_2 <X> T_5_17.lc_trk_g0_7
 (25 2)  (259 274)  (259 274)  routing T_5_17.lft_op_6 <X> T_5_17.lc_trk_g0_6
 (28 2)  (262 274)  (262 274)  routing T_5_17.lc_trk_g2_0 <X> T_5_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 274)  (263 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (38 2)  (272 274)  (272 274)  LC_1 Logic Functioning bit
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (45 2)  (279 274)  (279 274)  LC_1 Logic Functioning bit
 (46 2)  (280 274)  (280 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_3 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (14 3)  (248 275)  (248 275)  routing T_5_17.sp12_h_l_3 <X> T_5_17.lc_trk_g0_4
 (15 3)  (249 275)  (249 275)  routing T_5_17.sp12_h_l_3 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (256 275)  (256 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (258 275)  (258 275)  routing T_5_17.lft_op_6 <X> T_5_17.lc_trk_g0_6
 (26 3)  (260 275)  (260 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 275)  (261 275)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 275)  (270 275)  LC_1 Logic Functioning bit
 (38 3)  (272 275)  (272 275)  LC_1 Logic Functioning bit
 (40 3)  (274 275)  (274 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (15 4)  (249 276)  (249 276)  routing T_5_17.sp4_v_b_17 <X> T_5_17.lc_trk_g1_1
 (16 4)  (250 276)  (250 276)  routing T_5_17.sp4_v_b_17 <X> T_5_17.lc_trk_g1_1
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (259 276)  (259 276)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (26 4)  (260 276)  (260 276)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 276)  (264 276)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 276)  (267 276)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 276)  (268 276)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (39 4)  (273 276)  (273 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (45 4)  (279 276)  (279 276)  LC_2 Logic Functioning bit
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (257 277)  (257 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g1_2
 (28 5)  (262 277)  (262 277)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g3_2 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (27 6)  (261 278)  (261 278)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 278)  (262 278)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (38 6)  (272 278)  (272 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (45 6)  (279 278)  (279 278)  LC_3 Logic Functioning bit
 (46 6)  (280 278)  (280 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (260 279)  (260 279)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 279)  (266 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (267 279)  (267 279)  routing T_5_17.lc_trk_g2_1 <X> T_5_17.input_2_3
 (37 7)  (271 279)  (271 279)  LC_3 Logic Functioning bit
 (39 7)  (273 279)  (273 279)  LC_3 Logic Functioning bit
 (42 7)  (276 279)  (276 279)  LC_3 Logic Functioning bit
 (48 7)  (282 279)  (282 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (285 279)  (285 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (248 280)  (248 280)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g2_0
 (15 8)  (249 280)  (249 280)  routing T_5_17.tnl_op_1 <X> T_5_17.lc_trk_g2_1
 (17 8)  (251 280)  (251 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (255 280)  (255 280)  routing T_5_17.rgt_op_3 <X> T_5_17.lc_trk_g2_3
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (258 280)  (258 280)  routing T_5_17.rgt_op_3 <X> T_5_17.lc_trk_g2_3
 (29 8)  (263 280)  (263 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 280)  (267 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g3_0 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 280)  (270 280)  LC_4 Logic Functioning bit
 (38 8)  (272 280)  (272 280)  LC_4 Logic Functioning bit
 (41 8)  (275 280)  (275 280)  LC_4 Logic Functioning bit
 (12 9)  (246 281)  (246 281)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_v_b_8
 (16 9)  (250 281)  (250 281)  routing T_5_17.sp4_v_b_24 <X> T_5_17.lc_trk_g2_0
 (17 9)  (251 281)  (251 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (252 281)  (252 281)  routing T_5_17.tnl_op_1 <X> T_5_17.lc_trk_g2_1
 (26 9)  (260 281)  (260 281)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 281)  (261 281)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 281)  (266 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (268 281)  (268 281)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.input_2_4
 (36 9)  (270 281)  (270 281)  LC_4 Logic Functioning bit
 (37 9)  (271 281)  (271 281)  LC_4 Logic Functioning bit
 (39 9)  (273 281)  (273 281)  LC_4 Logic Functioning bit
 (40 9)  (274 281)  (274 281)  LC_4 Logic Functioning bit
 (43 9)  (277 281)  (277 281)  LC_4 Logic Functioning bit
 (21 10)  (255 282)  (255 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (22 10)  (256 282)  (256 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 282)  (257 282)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (25 10)  (259 282)  (259 282)  routing T_5_17.rgt_op_6 <X> T_5_17.lc_trk_g2_6
 (26 10)  (260 282)  (260 282)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 282)  (264 282)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 282)  (268 282)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 282)  (270 282)  LC_5 Logic Functioning bit
 (37 10)  (271 282)  (271 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (50 10)  (284 282)  (284 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (285 282)  (285 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (248 283)  (248 283)  routing T_5_17.sp12_v_b_20 <X> T_5_17.lc_trk_g2_4
 (16 11)  (250 283)  (250 283)  routing T_5_17.sp12_v_b_20 <X> T_5_17.lc_trk_g2_4
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (255 283)  (255 283)  routing T_5_17.sp4_v_t_26 <X> T_5_17.lc_trk_g2_7
 (22 11)  (256 283)  (256 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (258 283)  (258 283)  routing T_5_17.rgt_op_6 <X> T_5_17.lc_trk_g2_6
 (27 11)  (261 283)  (261 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 283)  (262 283)  routing T_5_17.lc_trk_g3_4 <X> T_5_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 283)  (263 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 283)  (264 283)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (270 283)  (270 283)  LC_5 Logic Functioning bit
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (43 11)  (277 283)  (277 283)  LC_5 Logic Functioning bit
 (15 12)  (249 284)  (249 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (16 12)  (250 284)  (250 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (17 12)  (251 284)  (251 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 284)  (252 284)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (259 284)  (259 284)  routing T_5_17.wire_logic_cluster/lc_2/out <X> T_5_17.lc_trk_g3_2
 (28 12)  (262 284)  (262 284)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 284)  (264 284)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 284)  (265 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 284)  (267 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (38 12)  (272 284)  (272 284)  LC_6 Logic Functioning bit
 (45 12)  (279 284)  (279 284)  LC_6 Logic Functioning bit
 (51 12)  (285 284)  (285 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (250 285)  (250 285)  routing T_5_17.sp12_v_b_8 <X> T_5_17.lc_trk_g3_0
 (17 13)  (251 285)  (251 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (252 285)  (252 285)  routing T_5_17.sp4_h_r_41 <X> T_5_17.lc_trk_g3_1
 (22 13)  (256 285)  (256 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 285)  (264 285)  routing T_5_17.lc_trk_g2_7 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g3_6 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 285)  (266 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (267 285)  (267 285)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.input_2_6
 (34 13)  (268 285)  (268 285)  routing T_5_17.lc_trk_g3_1 <X> T_5_17.input_2_6
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (37 13)  (271 285)  (271 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (39 13)  (273 285)  (273 285)  LC_6 Logic Functioning bit
 (41 13)  (275 285)  (275 285)  LC_6 Logic Functioning bit
 (53 13)  (287 285)  (287 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_v_b_9 <X> T_5_17.sp4_v_t_44
 (8 14)  (242 286)  (242 286)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_l_47
 (9 14)  (243 286)  (243 286)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_l_47
 (10 14)  (244 286)  (244 286)  routing T_5_17.sp4_v_t_41 <X> T_5_17.sp4_h_l_47
 (12 14)  (246 286)  (246 286)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_h_l_46
 (25 14)  (259 286)  (259 286)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g3_6
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 286)  (264 286)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 286)  (265 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 286)  (267 286)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (39 14)  (273 286)  (273 286)  LC_7 Logic Functioning bit
 (42 14)  (276 286)  (276 286)  LC_7 Logic Functioning bit
 (43 14)  (277 286)  (277 286)  LC_7 Logic Functioning bit
 (51 14)  (285 286)  (285 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (246 287)  (246 287)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_t_46
 (13 15)  (247 287)  (247 287)  routing T_5_17.sp4_h_r_8 <X> T_5_17.sp4_h_l_46
 (17 15)  (251 287)  (251 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (256 287)  (256 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (260 287)  (260 287)  routing T_5_17.lc_trk_g0_3 <X> T_5_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 287)  (264 287)  routing T_5_17.lc_trk_g0_6 <X> T_5_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 287)  (265 287)  routing T_5_17.lc_trk_g2_6 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 287)  (266 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (267 287)  (267 287)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.input_2_7
 (35 15)  (269 287)  (269 287)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.input_2_7
 (36 15)  (270 287)  (270 287)  LC_7 Logic Functioning bit
 (37 15)  (271 287)  (271 287)  LC_7 Logic Functioning bit
 (40 15)  (274 287)  (274 287)  LC_7 Logic Functioning bit
 (41 15)  (275 287)  (275 287)  LC_7 Logic Functioning bit


LogicTile_6_17

 (4 0)  (292 272)  (292 272)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_b_0
 (6 0)  (294 272)  (294 272)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_b_0
 (17 0)  (305 272)  (305 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (306 272)  (306 272)  routing T_6_17.wire_logic_cluster/lc_1/out <X> T_6_17.lc_trk_g0_1
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (312 272)  (312 272)  routing T_6_17.bot_op_3 <X> T_6_17.lc_trk_g0_3
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 272)  (321 272)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 272)  (322 272)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (39 0)  (327 272)  (327 272)  LC_0 Logic Functioning bit
 (42 0)  (330 272)  (330 272)  LC_0 Logic Functioning bit
 (43 0)  (331 272)  (331 272)  LC_0 Logic Functioning bit
 (47 0)  (335 272)  (335 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (292 273)  (292 273)  routing T_6_17.sp4_h_l_41 <X> T_6_17.sp4_h_r_0
 (5 1)  (293 273)  (293 273)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_b_0
 (6 1)  (294 273)  (294 273)  routing T_6_17.sp4_h_l_41 <X> T_6_17.sp4_h_r_0
 (12 1)  (300 273)  (300 273)  routing T_6_17.sp4_h_r_2 <X> T_6_17.sp4_v_b_2
 (14 1)  (302 273)  (302 273)  routing T_6_17.sp4_r_v_b_35 <X> T_6_17.lc_trk_g0_0
 (17 1)  (305 273)  (305 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 273)  (319 273)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 273)  (320 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (321 273)  (321 273)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.input_2_0
 (34 1)  (322 273)  (322 273)  routing T_6_17.lc_trk_g3_1 <X> T_6_17.input_2_0
 (36 1)  (324 273)  (324 273)  LC_0 Logic Functioning bit
 (37 1)  (325 273)  (325 273)  LC_0 Logic Functioning bit
 (40 1)  (328 273)  (328 273)  LC_0 Logic Functioning bit
 (41 1)  (329 273)  (329 273)  LC_0 Logic Functioning bit
 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (294 274)  (294 274)  routing T_6_17.sp4_h_l_42 <X> T_6_17.sp4_v_t_37
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 274)  (306 274)  routing T_6_17.wire_logic_cluster/lc_5/out <X> T_6_17.lc_trk_g0_5
 (27 2)  (315 274)  (315 274)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (37 2)  (325 274)  (325 274)  LC_1 Logic Functioning bit
 (43 2)  (331 274)  (331 274)  LC_1 Logic Functioning bit
 (45 2)  (333 274)  (333 274)  LC_1 Logic Functioning bit
 (0 3)  (288 275)  (288 275)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (14 3)  (302 275)  (302 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (15 3)  (303 275)  (303 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp4_h_r_4 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (315 275)  (315 275)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 275)  (316 275)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 275)  (320 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (324 275)  (324 275)  LC_1 Logic Functioning bit
 (37 3)  (325 275)  (325 275)  LC_1 Logic Functioning bit
 (41 3)  (329 275)  (329 275)  LC_1 Logic Functioning bit
 (42 3)  (330 275)  (330 275)  LC_1 Logic Functioning bit
 (43 3)  (331 275)  (331 275)  LC_1 Logic Functioning bit
 (48 3)  (336 275)  (336 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (339 275)  (339 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (296 276)  (296 276)  routing T_6_17.sp4_h_l_41 <X> T_6_17.sp4_h_r_4
 (15 4)  (303 276)  (303 276)  routing T_6_17.lft_op_1 <X> T_6_17.lc_trk_g1_1
 (17 4)  (305 276)  (305 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 276)  (306 276)  routing T_6_17.lft_op_1 <X> T_6_17.lc_trk_g1_1
 (21 4)  (309 276)  (309 276)  routing T_6_17.wire_logic_cluster/lc_3/out <X> T_6_17.lc_trk_g1_3
 (22 4)  (310 276)  (310 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 276)  (313 276)  routing T_6_17.wire_logic_cluster/lc_2/out <X> T_6_17.lc_trk_g1_2
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 276)  (320 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 276)  (322 276)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_2
 (36 4)  (324 276)  (324 276)  LC_2 Logic Functioning bit
 (37 4)  (325 276)  (325 276)  LC_2 Logic Functioning bit
 (38 4)  (326 276)  (326 276)  LC_2 Logic Functioning bit
 (45 4)  (333 276)  (333 276)  LC_2 Logic Functioning bit
 (12 5)  (300 277)  (300 277)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_v_b_5
 (19 5)  (307 277)  (307 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (310 277)  (310 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (317 277)  (317 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 277)  (319 277)  routing T_6_17.lc_trk_g1_2 <X> T_6_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (324 277)  (324 277)  LC_2 Logic Functioning bit
 (37 5)  (325 277)  (325 277)  LC_2 Logic Functioning bit
 (38 5)  (326 277)  (326 277)  LC_2 Logic Functioning bit
 (39 5)  (327 277)  (327 277)  LC_2 Logic Functioning bit
 (40 5)  (328 277)  (328 277)  LC_2 Logic Functioning bit
 (48 5)  (336 277)  (336 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (339 277)  (339 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (291 278)  (291 278)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23
 (21 6)  (309 278)  (309 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (311 278)  (311 278)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 278)  (320 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 278)  (322 278)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 278)  (324 278)  LC_3 Logic Functioning bit
 (37 6)  (325 278)  (325 278)  LC_3 Logic Functioning bit
 (38 6)  (326 278)  (326 278)  LC_3 Logic Functioning bit
 (42 6)  (330 278)  (330 278)  LC_3 Logic Functioning bit
 (45 6)  (333 278)  (333 278)  LC_3 Logic Functioning bit
 (51 6)  (339 278)  (339 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (291 279)  (291 279)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_v_t_23
 (6 7)  (294 279)  (294 279)  routing T_6_17.sp4_h_r_3 <X> T_6_17.sp4_h_l_38
 (11 7)  (299 279)  (299 279)  routing T_6_17.sp4_h_r_5 <X> T_6_17.sp4_h_l_40
 (21 7)  (309 279)  (309 279)  routing T_6_17.sp4_v_b_15 <X> T_6_17.lc_trk_g1_7
 (27 7)  (315 279)  (315 279)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 279)  (316 279)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 279)  (317 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 279)  (319 279)  routing T_6_17.lc_trk_g1_3 <X> T_6_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 279)  (323 279)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.input_2_3
 (36 7)  (324 279)  (324 279)  LC_3 Logic Functioning bit
 (37 7)  (325 279)  (325 279)  LC_3 Logic Functioning bit
 (38 7)  (326 279)  (326 279)  LC_3 Logic Functioning bit
 (39 7)  (327 279)  (327 279)  LC_3 Logic Functioning bit
 (51 7)  (339 279)  (339 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (292 280)  (292 280)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_b_6
 (9 8)  (297 280)  (297 280)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_h_r_7
 (14 8)  (302 280)  (302 280)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g2_0
 (5 9)  (293 281)  (293 281)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_b_6
 (15 9)  (303 281)  (303 281)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g2_0
 (16 9)  (304 281)  (304 281)  routing T_6_17.sp4_h_l_21 <X> T_6_17.lc_trk_g2_0
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (310 281)  (310 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (311 281)  (311 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (24 9)  (312 281)  (312 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (25 9)  (313 281)  (313 281)  routing T_6_17.sp4_h_l_15 <X> T_6_17.lc_trk_g2_2
 (13 10)  (301 282)  (301 282)  routing T_6_17.sp4_v_b_8 <X> T_6_17.sp4_v_t_45
 (21 10)  (309 282)  (309 282)  routing T_6_17.wire_logic_cluster/lc_7/out <X> T_6_17.lc_trk_g2_7
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (315 282)  (315 282)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 282)  (319 282)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 282)  (323 282)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.input_2_5
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (45 10)  (333 282)  (333 282)  LC_5 Logic Functioning bit
 (5 11)  (293 283)  (293 283)  routing T_6_17.sp4_h_l_43 <X> T_6_17.sp4_v_t_43
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 283)  (318 283)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (43 11)  (331 283)  (331 283)  LC_5 Logic Functioning bit
 (46 11)  (334 283)  (334 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (292 284)  (292 284)  routing T_6_17.sp4_h_l_44 <X> T_6_17.sp4_v_b_9
 (5 12)  (293 284)  (293 284)  routing T_6_17.sp4_v_t_44 <X> T_6_17.sp4_h_r_9
 (14 12)  (302 284)  (302 284)  routing T_6_17.rgt_op_0 <X> T_6_17.lc_trk_g3_0
 (16 12)  (304 284)  (304 284)  routing T_6_17.sp12_v_t_14 <X> T_6_17.lc_trk_g3_1
 (17 12)  (305 284)  (305 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (309 284)  (309 284)  routing T_6_17.sp4_v_t_22 <X> T_6_17.lc_trk_g3_3
 (22 12)  (310 284)  (310 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (311 284)  (311 284)  routing T_6_17.sp4_v_t_22 <X> T_6_17.lc_trk_g3_3
 (25 12)  (313 284)  (313 284)  routing T_6_17.bnl_op_2 <X> T_6_17.lc_trk_g3_2
 (26 12)  (314 284)  (314 284)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 284)  (316 284)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 284)  (319 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 284)  (320 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 284)  (321 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 284)  (322 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 284)  (324 284)  LC_6 Logic Functioning bit
 (37 12)  (325 284)  (325 284)  LC_6 Logic Functioning bit
 (38 12)  (326 284)  (326 284)  LC_6 Logic Functioning bit
 (42 12)  (330 284)  (330 284)  LC_6 Logic Functioning bit
 (45 12)  (333 284)  (333 284)  LC_6 Logic Functioning bit
 (48 12)  (336 284)  (336 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (293 285)  (293 285)  routing T_6_17.sp4_h_l_44 <X> T_6_17.sp4_v_b_9
 (15 13)  (303 285)  (303 285)  routing T_6_17.rgt_op_0 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (306 285)  (306 285)  routing T_6_17.sp12_v_t_14 <X> T_6_17.lc_trk_g3_1
 (21 13)  (309 285)  (309 285)  routing T_6_17.sp4_v_t_22 <X> T_6_17.lc_trk_g3_3
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (313 285)  (313 285)  routing T_6_17.bnl_op_2 <X> T_6_17.lc_trk_g3_2
 (29 13)  (317 285)  (317 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 285)  (319 285)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (321 285)  (321 285)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_6
 (35 13)  (323 285)  (323 285)  routing T_6_17.lc_trk_g2_2 <X> T_6_17.input_2_6
 (36 13)  (324 285)  (324 285)  LC_6 Logic Functioning bit
 (37 13)  (325 285)  (325 285)  LC_6 Logic Functioning bit
 (38 13)  (326 285)  (326 285)  LC_6 Logic Functioning bit
 (39 13)  (327 285)  (327 285)  LC_6 Logic Functioning bit
 (48 13)  (336 285)  (336 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (341 285)  (341 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (301 286)  (301 286)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_v_t_46
 (15 14)  (303 286)  (303 286)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g3_5
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (313 286)  (313 286)  routing T_6_17.wire_logic_cluster/lc_6/out <X> T_6_17.lc_trk_g3_6
 (26 14)  (314 286)  (314 286)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 286)  (315 286)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 286)  (316 286)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 286)  (319 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 286)  (320 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 286)  (321 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 286)  (322 286)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 286)  (324 286)  LC_7 Logic Functioning bit
 (38 14)  (326 286)  (326 286)  LC_7 Logic Functioning bit
 (45 14)  (333 286)  (333 286)  LC_7 Logic Functioning bit
 (53 14)  (341 286)  (341 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (12 15)  (300 287)  (300 287)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_v_t_46
 (14 15)  (302 287)  (302 287)  routing T_6_17.sp4_r_v_b_44 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_h_l_16 <X> T_6_17.lc_trk_g3_5
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (314 287)  (314 287)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 287)  (316 287)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 287)  (317 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 287)  (318 287)  routing T_6_17.lc_trk_g3_3 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (324 287)  (324 287)  LC_7 Logic Functioning bit
 (37 15)  (325 287)  (325 287)  LC_7 Logic Functioning bit
 (38 15)  (326 287)  (326 287)  LC_7 Logic Functioning bit
 (39 15)  (327 287)  (327 287)  LC_7 Logic Functioning bit
 (40 15)  (328 287)  (328 287)  LC_7 Logic Functioning bit
 (42 15)  (330 287)  (330 287)  LC_7 Logic Functioning bit
 (47 15)  (335 287)  (335 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (339 287)  (339 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_17

 (15 0)  (357 272)  (357 272)  routing T_7_17.bot_op_1 <X> T_7_17.lc_trk_g0_1
 (17 0)  (359 272)  (359 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (363 272)  (363 272)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g0_3
 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 272)  (367 272)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g0_2
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 272)  (377 272)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.input_2_0
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (40 0)  (382 272)  (382 272)  LC_0 Logic Functioning bit
 (41 0)  (383 272)  (383 272)  LC_0 Logic Functioning bit
 (42 0)  (384 272)  (384 272)  LC_0 Logic Functioning bit
 (43 0)  (385 272)  (385 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (389 272)  (389 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (394 272)  (394 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (355 273)  (355 273)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_r_2
 (22 1)  (364 273)  (364 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 273)  (365 273)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g0_2
 (24 1)  (366 273)  (366 273)  routing T_7_17.sp4_h_r_10 <X> T_7_17.lc_trk_g0_2
 (26 1)  (368 273)  (368 273)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 273)  (369 273)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 273)  (373 273)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (377 273)  (377 273)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.input_2_0
 (36 1)  (378 273)  (378 273)  LC_0 Logic Functioning bit
 (37 1)  (379 273)  (379 273)  LC_0 Logic Functioning bit
 (38 1)  (380 273)  (380 273)  LC_0 Logic Functioning bit
 (39 1)  (381 273)  (381 273)  LC_0 Logic Functioning bit
 (40 1)  (382 273)  (382 273)  LC_0 Logic Functioning bit
 (42 1)  (384 273)  (384 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (46 1)  (388 273)  (388 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (389 273)  (389 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (390 273)  (390 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (393 273)  (393 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (345 274)  (345 274)  routing T_7_17.sp12_v_t_23 <X> T_7_17.sp12_h_l_23
 (16 2)  (358 274)  (358 274)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (17 2)  (359 274)  (359 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 274)  (360 274)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (22 2)  (364 274)  (364 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 274)  (365 274)  routing T_7_17.sp4_v_b_23 <X> T_7_17.lc_trk_g0_7
 (24 2)  (366 274)  (366 274)  routing T_7_17.sp4_v_b_23 <X> T_7_17.lc_trk_g0_7
 (26 2)  (368 274)  (368 274)  routing T_7_17.lc_trk_g0_5 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 274)  (369 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 274)  (372 274)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 274)  (375 274)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 274)  (376 274)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 274)  (378 274)  LC_1 Logic Functioning bit
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (38 2)  (380 274)  (380 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (47 2)  (389 274)  (389 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (392 274)  (392 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (18 3)  (360 275)  (360 275)  routing T_7_17.sp4_v_b_13 <X> T_7_17.lc_trk_g0_5
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.bot_op_6 <X> T_7_17.lc_trk_g0_6
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 275)  (378 275)  LC_1 Logic Functioning bit
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (38 3)  (380 275)  (380 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (40 3)  (382 275)  (382 275)  LC_1 Logic Functioning bit
 (51 3)  (393 275)  (393 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (356 276)  (356 276)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g1_0
 (15 4)  (357 276)  (357 276)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g1_1
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.lft_op_1 <X> T_7_17.lc_trk_g1_1
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.bot_op_3 <X> T_7_17.lc_trk_g1_3
 (27 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 276)  (376 276)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 276)  (377 276)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.input_2_2
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (4 5)  (346 277)  (346 277)  routing T_7_17.sp4_v_t_47 <X> T_7_17.sp4_h_r_3
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (368 277)  (368 277)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 277)  (369 277)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g3_3 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 277)  (373 277)  routing T_7_17.lc_trk_g3_2 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 277)  (374 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (376 277)  (376 277)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.input_2_2
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (40 5)  (382 277)  (382 277)  LC_2 Logic Functioning bit
 (47 5)  (389 277)  (389 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (357 278)  (357 278)  routing T_7_17.sp4_h_r_13 <X> T_7_17.lc_trk_g1_5
 (16 6)  (358 278)  (358 278)  routing T_7_17.sp4_h_r_13 <X> T_7_17.lc_trk_g1_5
 (17 6)  (359 278)  (359 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 278)  (360 278)  routing T_7_17.sp4_h_r_13 <X> T_7_17.lc_trk_g1_5
 (21 6)  (363 278)  (363 278)  routing T_7_17.wire_logic_cluster/lc_7/out <X> T_7_17.lc_trk_g1_7
 (22 6)  (364 278)  (364 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 278)  (373 278)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 278)  (376 278)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 278)  (378 278)  LC_3 Logic Functioning bit
 (38 6)  (380 278)  (380 278)  LC_3 Logic Functioning bit
 (41 6)  (383 278)  (383 278)  LC_3 Logic Functioning bit
 (43 6)  (385 278)  (385 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 279)  (372 279)  routing T_7_17.lc_trk_g0_2 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 279)  (374 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (376 279)  (376 279)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.input_2_3
 (37 7)  (379 279)  (379 279)  LC_3 Logic Functioning bit
 (39 7)  (381 279)  (381 279)  LC_3 Logic Functioning bit
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (42 7)  (384 279)  (384 279)  LC_3 Logic Functioning bit
 (47 7)  (389 279)  (389 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (393 279)  (393 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (363 280)  (363 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (24 8)  (366 280)  (366 280)  routing T_7_17.sp4_h_r_35 <X> T_7_17.lc_trk_g2_3
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 280)  (375 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 280)  (376 280)  routing T_7_17.lc_trk_g3_0 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (41 8)  (383 280)  (383 280)  LC_4 Logic Functioning bit
 (43 8)  (385 280)  (385 280)  LC_4 Logic Functioning bit
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 281)  (378 281)  LC_4 Logic Functioning bit
 (38 9)  (380 281)  (380 281)  LC_4 Logic Functioning bit
 (40 9)  (382 281)  (382 281)  LC_4 Logic Functioning bit
 (42 9)  (384 281)  (384 281)  LC_4 Logic Functioning bit
 (3 10)  (345 282)  (345 282)  routing T_7_17.sp12_v_t_22 <X> T_7_17.sp12_h_l_22
 (16 10)  (358 282)  (358 282)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g2_5
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 282)  (360 282)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g2_5
 (25 10)  (367 282)  (367 282)  routing T_7_17.wire_logic_cluster/lc_6/out <X> T_7_17.lc_trk_g2_6
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 282)  (370 282)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 282)  (372 282)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 282)  (373 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (380 282)  (380 282)  LC_5 Logic Functioning bit
 (39 10)  (381 282)  (381 282)  LC_5 Logic Functioning bit
 (42 10)  (384 282)  (384 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (50 10)  (392 282)  (392 282)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (393 282)  (393 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (364 283)  (364 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 283)  (368 283)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 283)  (372 283)  routing T_7_17.lc_trk_g3_7 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 283)  (373 283)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 283)  (378 283)  LC_5 Logic Functioning bit
 (37 11)  (379 283)  (379 283)  LC_5 Logic Functioning bit
 (40 11)  (382 283)  (382 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (14 12)  (356 284)  (356 284)  routing T_7_17.bnl_op_0 <X> T_7_17.lc_trk_g3_0
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 284)  (360 284)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g3_1
 (21 12)  (363 284)  (363 284)  routing T_7_17.sp4_v_t_14 <X> T_7_17.lc_trk_g3_3
 (22 12)  (364 284)  (364 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (365 284)  (365 284)  routing T_7_17.sp4_v_t_14 <X> T_7_17.lc_trk_g3_3
 (25 12)  (367 284)  (367 284)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g3_2
 (26 12)  (368 284)  (368 284)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (370 284)  (370 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 284)  (371 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 284)  (372 284)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 284)  (374 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 284)  (376 284)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 284)  (377 284)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.input_2_6
 (36 12)  (378 284)  (378 284)  LC_6 Logic Functioning bit
 (38 12)  (380 284)  (380 284)  LC_6 Logic Functioning bit
 (41 12)  (383 284)  (383 284)  LC_6 Logic Functioning bit
 (43 12)  (385 284)  (385 284)  LC_6 Logic Functioning bit
 (45 12)  (387 284)  (387 284)  LC_6 Logic Functioning bit
 (52 12)  (394 284)  (394 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (350 285)  (350 285)  routing T_7_17.sp4_h_l_41 <X> T_7_17.sp4_v_b_10
 (9 13)  (351 285)  (351 285)  routing T_7_17.sp4_h_l_41 <X> T_7_17.sp4_v_b_10
 (10 13)  (352 285)  (352 285)  routing T_7_17.sp4_h_l_41 <X> T_7_17.sp4_v_b_10
 (14 13)  (356 285)  (356 285)  routing T_7_17.bnl_op_0 <X> T_7_17.lc_trk_g3_0
 (17 13)  (359 285)  (359 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (364 285)  (364 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 285)  (368 285)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 285)  (370 285)  routing T_7_17.lc_trk_g2_6 <X> T_7_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 285)  (371 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 285)  (374 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (376 285)  (376 285)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.input_2_6
 (37 13)  (379 285)  (379 285)  LC_6 Logic Functioning bit
 (39 13)  (381 285)  (381 285)  LC_6 Logic Functioning bit
 (41 13)  (383 285)  (383 285)  LC_6 Logic Functioning bit
 (42 13)  (384 285)  (384 285)  LC_6 Logic Functioning bit
 (48 13)  (390 285)  (390 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (393 285)  (393 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (364 286)  (364 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 286)  (372 286)  routing T_7_17.lc_trk_g1_5 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 286)  (376 286)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 286)  (377 286)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.input_2_7
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (42 14)  (384 286)  (384 286)  LC_7 Logic Functioning bit
 (45 14)  (387 286)  (387 286)  LC_7 Logic Functioning bit
 (51 14)  (393 286)  (393 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (363 287)  (363 287)  routing T_7_17.sp4_r_v_b_47 <X> T_7_17.lc_trk_g3_7
 (27 15)  (369 287)  (369 287)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 287)  (373 287)  routing T_7_17.lc_trk_g1_7 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 287)  (374 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (377 287)  (377 287)  routing T_7_17.lc_trk_g0_7 <X> T_7_17.input_2_7
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit


RAM_Tile_8_17

 (11 3)  (407 275)  (407 275)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_h_l_39
 (5 5)  (401 277)  (401 277)  routing T_8_17.sp4_h_r_3 <X> T_8_17.sp4_v_b_3
 (6 6)  (402 278)  (402 278)  routing T_8_17.sp4_h_l_47 <X> T_8_17.sp4_v_t_38
 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (8 7)  (404 279)  (404 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (9 7)  (405 279)  (405 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (10 7)  (406 279)  (406 279)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_v_t_41
 (11 7)  (407 279)  (407 279)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_h_l_40
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (13 7)  (409 279)  (409 279)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_h_l_40
 (12 10)  (408 282)  (408 282)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_h_l_45
 (4 11)  (400 283)  (400 283)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_h_l_43
 (6 11)  (402 283)  (402 283)  routing T_8_17.sp4_h_r_10 <X> T_8_17.sp4_h_l_43
 (13 11)  (409 283)  (409 283)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_h_l_45
 (11 13)  (407 285)  (407 285)  routing T_8_17.sp4_h_l_46 <X> T_8_17.sp4_h_r_11
 (6 14)  (402 286)  (402 286)  routing T_8_17.sp4_h_l_41 <X> T_8_17.sp4_v_t_44
 (11 14)  (407 286)  (407 286)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_46
 (13 14)  (409 286)  (409 286)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_46
 (12 15)  (408 287)  (408 287)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_46


LogicTile_9_17

 (15 0)  (453 272)  (453 272)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g0_1
 (16 0)  (454 272)  (454 272)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g0_1
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 272)  (473 272)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_0
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (45 0)  (483 272)  (483 272)  LC_0 Logic Functioning bit
 (46 0)  (484 272)  (484 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (456 273)  (456 273)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g0_1
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 273)  (471 273)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.input_2_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp12_h_l_12 <X> T_9_17.lc_trk_g0_7
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (10 3)  (448 275)  (448 275)  routing T_9_17.sp4_h_l_45 <X> T_9_17.sp4_v_t_36
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.top_op_6 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.top_op_6 <X> T_9_17.lc_trk_g0_6
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 275)  (466 275)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (5 4)  (443 276)  (443 276)  routing T_9_17.sp4_v_t_38 <X> T_9_17.sp4_h_r_3
 (14 4)  (452 276)  (452 276)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g1_0
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_11 <X> T_9_17.lc_trk_g1_3
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (43 4)  (481 276)  (481 276)  LC_2 Logic Functioning bit
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (21 6)  (459 278)  (459 278)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (465 278)  (465 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 278)  (469 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (42 6)  (480 278)  (480 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (50 6)  (488 278)  (488 278)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (446 279)  (446 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (9 7)  (447 279)  (447 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (10 7)  (448 279)  (448 279)  routing T_9_17.sp4_h_r_10 <X> T_9_17.sp4_v_t_41
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (40 7)  (478 279)  (478 279)  LC_3 Logic Functioning bit
 (41 7)  (479 279)  (479 279)  LC_3 Logic Functioning bit
 (47 7)  (485 279)  (485 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (446 280)  (446 280)  routing T_9_17.sp4_v_b_7 <X> T_9_17.sp4_h_r_7
 (9 8)  (447 280)  (447 280)  routing T_9_17.sp4_v_b_7 <X> T_9_17.sp4_h_r_7
 (15 8)  (453 280)  (453 280)  routing T_9_17.sp4_h_r_41 <X> T_9_17.lc_trk_g2_1
 (16 8)  (454 280)  (454 280)  routing T_9_17.sp4_h_r_41 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.sp4_h_r_41 <X> T_9_17.lc_trk_g2_1
 (15 9)  (453 281)  (453 281)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g2_0
 (16 9)  (454 281)  (454 281)  routing T_9_17.sp4_v_t_29 <X> T_9_17.lc_trk_g2_0
 (17 9)  (455 281)  (455 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (456 281)  (456 281)  routing T_9_17.sp4_h_r_41 <X> T_9_17.lc_trk_g2_1
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 282)  (468 282)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g2_0 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 282)  (473 282)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.input_2_5
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (42 10)  (480 282)  (480 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (15 11)  (453 283)  (453 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (16 11)  (454 283)  (454 283)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 283)  (470 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 283)  (473 283)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.input_2_5
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (40 11)  (478 283)  (478 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (5 12)  (443 284)  (443 284)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_h_r_9
 (8 12)  (446 284)  (446 284)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_10
 (9 12)  (447 284)  (447 284)  routing T_9_17.sp4_v_b_10 <X> T_9_17.sp4_h_r_10
 (12 12)  (450 284)  (450 284)  routing T_9_17.sp4_h_l_45 <X> T_9_17.sp4_h_r_11
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (4 13)  (442 285)  (442 285)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_h_r_9
 (6 13)  (444 285)  (444 285)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_h_r_9
 (13 13)  (451 285)  (451 285)  routing T_9_17.sp4_h_l_45 <X> T_9_17.sp4_h_r_11
 (15 13)  (453 285)  (453 285)  routing T_9_17.tnr_op_0 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (12 14)  (450 286)  (450 286)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_46
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 286)  (473 286)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_7
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (38 14)  (476 286)  (476 286)  LC_7 Logic Functioning bit
 (42 14)  (480 286)  (480 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (11 15)  (449 287)  (449 287)  routing T_9_17.sp4_v_t_46 <X> T_9_17.sp4_h_l_46
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp12_v_b_12 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (459 287)  (459 287)  routing T_9_17.sp4_r_v_b_47 <X> T_9_17.lc_trk_g3_7
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_7
 (34 15)  (472 287)  (472 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (47 15)  (485 287)  (485 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_17

 (8 0)  (500 272)  (500 272)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_1
 (10 0)  (502 272)  (502 272)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_1
 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (544 272)  (544 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (504 274)  (504 274)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_39
 (15 2)  (507 274)  (507 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_3 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (13 3)  (505 275)  (505 275)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_h_l_39
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (47 3)  (539 275)  (539 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (25 4)  (517 276)  (517 276)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g1_2
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (51 4)  (543 276)  (543 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_h_l_23 <X> T_10_17.sp12_h_r_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 277)  (519 277)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 277)  (522 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (6 6)  (498 278)  (498 278)  routing T_10_17.sp4_h_l_47 <X> T_10_17.sp4_v_t_38
 (21 6)  (513 278)  (513 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 278)  (515 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (25 6)  (517 278)  (517 278)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g1_6
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 278)  (527 278)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (47 6)  (539 278)  (539 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 279)  (513 279)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (5 8)  (497 280)  (497 280)  routing T_10_17.sp4_v_t_43 <X> T_10_17.sp4_h_r_6
 (8 8)  (500 280)  (500 280)  routing T_10_17.sp4_h_l_42 <X> T_10_17.sp4_h_r_7
 (12 8)  (504 280)  (504 280)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_8
 (14 8)  (506 280)  (506 280)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (25 8)  (517 280)  (517 280)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g2_2
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (41 8)  (533 280)  (533 280)  LC_4 Logic Functioning bit
 (43 8)  (535 280)  (535 280)  LC_4 Logic Functioning bit
 (13 9)  (505 281)  (505 281)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_h_r_8
 (15 9)  (507 281)  (507 281)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (516 281)  (516 281)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g2_2
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (13 10)  (505 282)  (505 282)  routing T_10_17.sp4_h_r_8 <X> T_10_17.sp4_v_t_45
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (21 10)  (513 282)  (513 282)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g2_7
 (25 10)  (517 282)  (517 282)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g2_6
 (12 11)  (504 283)  (504 283)  routing T_10_17.sp4_h_r_8 <X> T_10_17.sp4_v_t_45
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_v_b_37 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g2_6
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (51 12)  (543 284)  (543 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (498 285)  (498 285)  routing T_10_17.sp4_h_l_44 <X> T_10_17.sp4_h_r_9
 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (515 285)  (515 285)  routing T_10_17.sp12_v_b_18 <X> T_10_17.lc_trk_g3_2
 (25 13)  (517 285)  (517 285)  routing T_10_17.sp12_v_b_18 <X> T_10_17.lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (52 13)  (544 285)  (544 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (506 286)  (506 286)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6
 (10 15)  (502 287)  (502 287)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_t_47
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (0 3)  (546 275)  (546 275)  routing T_11_17.glb_netwk_3 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (15 3)  (561 275)  (561 275)  routing T_11_17.lft_op_4 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.input_2_1
 (35 3)  (581 275)  (581 275)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (21 4)  (567 276)  (567 276)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 276)  (569 276)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g1_3
 (25 4)  (571 276)  (571 276)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (567 277)  (567 277)  routing T_11_17.sp4_h_r_19 <X> T_11_17.lc_trk_g1_3
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g1_2
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (11 6)  (557 278)  (557 278)  routing T_11_17.sp4_h_l_37 <X> T_11_17.sp4_v_t_40
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (47 7)  (593 279)  (593 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp12_v_b_11 <X> T_11_17.lc_trk_g2_3
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp4_h_r_34 <X> T_11_17.lc_trk_g2_2
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (8 11)  (554 283)  (554 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (9 11)  (555 283)  (555 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (10 11)  (556 283)  (556 283)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_42
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (567 283)  (567 283)  routing T_11_17.sp4_r_v_b_39 <X> T_11_17.lc_trk_g2_7
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (46 11)  (592 283)  (592 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (599 283)  (599 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_h_r_33 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_h_r_33 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.sp4_h_r_33 <X> T_11_17.lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_h_r_27 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp12_v_b_18 <X> T_11_17.lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp12_v_b_18 <X> T_11_17.lc_trk_g3_2
 (8 14)  (554 286)  (554 286)  routing T_11_17.sp4_h_r_10 <X> T_11_17.sp4_h_l_47
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7
 (24 14)  (570 286)  (570 286)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_h_r_31 <X> T_11_17.lc_trk_g3_7
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_3 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g0_4
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_3 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (11 3)  (611 275)  (611 275)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_h_l_39
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (46 3)  (646 275)  (646 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (10 7)  (610 279)  (610 279)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_v_t_41
 (3 10)  (603 282)  (603 282)  routing T_12_17.sp12_v_t_22 <X> T_12_17.sp12_h_l_22
 (11 10)  (611 282)  (611 282)  routing T_12_17.sp4_h_l_38 <X> T_12_17.sp4_v_t_45
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (24 10)  (624 282)  (624 282)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g2_7
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.tnl_op_2 <X> T_12_17.lc_trk_g3_2
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (46 13)  (646 285)  (646 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (21 14)  (621 286)  (621 286)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g3_7
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g3_7
 (25 14)  (625 286)  (625 286)  routing T_12_17.wire_logic_cluster/lc_6/out <X> T_12_17.lc_trk_g3_6
 (6 15)  (606 287)  (606 287)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_h_l_44
 (21 15)  (621 287)  (621 287)  routing T_12_17.sp4_h_l_34 <X> T_12_17.lc_trk_g3_7
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_17

 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (12 2)  (666 274)  (666 274)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (11 3)  (665 275)  (665 275)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_l_39
 (8 15)  (662 287)  (662 287)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_v_t_47
 (12 15)  (666 287)  (666 287)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_t_46


LogicTile_14_17

 (6 10)  (714 282)  (714 282)  routing T_14_17.sp4_h_l_36 <X> T_14_17.sp4_v_t_43


LogicTile_15_17

 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_t_36


LogicTile_2_16

 (0 2)  (72 258)  (72 258)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (2 2)  (74 258)  (74 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 259)  (72 259)  routing T_2_16.glb_netwk_3 <X> T_2_16.wire_logic_cluster/lc_7/clk
 (21 4)  (93 260)  (93 260)  routing T_2_16.wire_logic_cluster/lc_3/out <X> T_2_16.lc_trk_g1_3
 (22 4)  (94 260)  (94 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (98 262)  (98 262)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 262)  (99 262)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 262)  (101 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 262)  (104 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 262)  (105 262)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 262)  (108 262)  LC_3 Logic Functioning bit
 (38 6)  (110 262)  (110 262)  LC_3 Logic Functioning bit
 (45 6)  (117 262)  (117 262)  LC_3 Logic Functioning bit
 (26 7)  (98 263)  (98 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 263)  (100 263)  routing T_2_16.lc_trk_g2_7 <X> T_2_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 263)  (101 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 263)  (102 263)  routing T_2_16.lc_trk_g1_3 <X> T_2_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 263)  (103 263)  routing T_2_16.lc_trk_g2_2 <X> T_2_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 263)  (108 263)  LC_3 Logic Functioning bit
 (37 7)  (109 263)  (109 263)  LC_3 Logic Functioning bit
 (38 7)  (110 263)  (110 263)  LC_3 Logic Functioning bit
 (39 7)  (111 263)  (111 263)  LC_3 Logic Functioning bit
 (41 7)  (113 263)  (113 263)  LC_3 Logic Functioning bit
 (43 7)  (115 263)  (115 263)  LC_3 Logic Functioning bit
 (51 7)  (123 263)  (123 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (97 264)  (97 264)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g2_2
 (13 9)  (85 265)  (85 265)  routing T_2_16.sp4_v_t_38 <X> T_2_16.sp4_h_r_8
 (22 9)  (94 265)  (94 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (95 265)  (95 265)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g2_2
 (25 9)  (97 265)  (97 265)  routing T_2_16.sp4_v_t_23 <X> T_2_16.lc_trk_g2_2
 (21 10)  (93 266)  (93 266)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g2_7
 (22 10)  (94 266)  (94 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 266)  (95 266)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g2_7
 (8 11)  (80 267)  (80 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42
 (9 11)  (81 267)  (81 267)  routing T_2_16.sp4_h_r_7 <X> T_2_16.sp4_v_t_42
 (21 11)  (93 267)  (93 267)  routing T_2_16.sp4_v_t_26 <X> T_2_16.lc_trk_g2_7


LogicTile_3_16

 (21 0)  (147 256)  (147 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (22 0)  (148 256)  (148 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (149 256)  (149 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (24 0)  (150 256)  (150 256)  routing T_3_16.sp4_h_r_11 <X> T_3_16.lc_trk_g0_3
 (0 2)  (126 258)  (126 258)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (2 2)  (128 258)  (128 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (130 258)  (130 258)  routing T_3_16.sp4_v_b_4 <X> T_3_16.sp4_v_t_37
 (6 2)  (132 258)  (132 258)  routing T_3_16.sp4_v_b_4 <X> T_3_16.sp4_v_t_37
 (13 2)  (139 258)  (139 258)  routing T_3_16.sp4_h_r_2 <X> T_3_16.sp4_v_t_39
 (27 2)  (153 258)  (153 258)  routing T_3_16.lc_trk_g1_1 <X> T_3_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 258)  (155 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (158 258)  (158 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 258)  (159 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 258)  (160 258)  routing T_3_16.lc_trk_g3_1 <X> T_3_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 258)  (162 258)  LC_1 Logic Functioning bit
 (37 2)  (163 258)  (163 258)  LC_1 Logic Functioning bit
 (38 2)  (164 258)  (164 258)  LC_1 Logic Functioning bit
 (39 2)  (165 258)  (165 258)  LC_1 Logic Functioning bit
 (41 2)  (167 258)  (167 258)  LC_1 Logic Functioning bit
 (43 2)  (169 258)  (169 258)  LC_1 Logic Functioning bit
 (45 2)  (171 258)  (171 258)  LC_1 Logic Functioning bit
 (47 2)  (173 258)  (173 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (126 259)  (126 259)  routing T_3_16.glb_netwk_3 <X> T_3_16.wire_logic_cluster/lc_7/clk
 (12 3)  (138 259)  (138 259)  routing T_3_16.sp4_h_r_2 <X> T_3_16.sp4_v_t_39
 (14 3)  (140 259)  (140 259)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g0_4
 (15 3)  (141 259)  (141 259)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g0_4
 (16 3)  (142 259)  (142 259)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g0_4
 (17 3)  (143 259)  (143 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (148 259)  (148 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (151 259)  (151 259)  routing T_3_16.sp4_r_v_b_30 <X> T_3_16.lc_trk_g0_6
 (27 3)  (153 259)  (153 259)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 259)  (154 259)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 259)  (155 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (162 259)  (162 259)  LC_1 Logic Functioning bit
 (38 3)  (164 259)  (164 259)  LC_1 Logic Functioning bit
 (9 4)  (135 260)  (135 260)  routing T_3_16.sp4_v_t_41 <X> T_3_16.sp4_h_r_4
 (15 4)  (141 260)  (141 260)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g1_1
 (16 4)  (142 260)  (142 260)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g1_1
 (17 4)  (143 260)  (143 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (144 260)  (144 260)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g1_1
 (21 4)  (147 260)  (147 260)  routing T_3_16.wire_logic_cluster/lc_3/out <X> T_3_16.lc_trk_g1_3
 (22 4)  (148 260)  (148 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (154 260)  (154 260)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 260)  (155 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (158 260)  (158 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 260)  (159 260)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 260)  (160 260)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 260)  (162 260)  LC_2 Logic Functioning bit
 (37 4)  (163 260)  (163 260)  LC_2 Logic Functioning bit
 (38 4)  (164 260)  (164 260)  LC_2 Logic Functioning bit
 (42 4)  (168 260)  (168 260)  LC_2 Logic Functioning bit
 (45 4)  (171 260)  (171 260)  LC_2 Logic Functioning bit
 (48 4)  (174 260)  (174 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (140 261)  (140 261)  routing T_3_16.top_op_0 <X> T_3_16.lc_trk_g1_0
 (15 5)  (141 261)  (141 261)  routing T_3_16.top_op_0 <X> T_3_16.lc_trk_g1_0
 (17 5)  (143 261)  (143 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (144 261)  (144 261)  routing T_3_16.sp4_h_l_4 <X> T_3_16.lc_trk_g1_1
 (26 5)  (152 261)  (152 261)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 261)  (153 261)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 261)  (154 261)  routing T_3_16.lc_trk_g3_3 <X> T_3_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 261)  (155 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (156 261)  (156 261)  routing T_3_16.lc_trk_g2_3 <X> T_3_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (157 261)  (157 261)  routing T_3_16.lc_trk_g3_2 <X> T_3_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 261)  (158 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (160 261)  (160 261)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.input_2_2
 (35 5)  (161 261)  (161 261)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.input_2_2
 (36 5)  (162 261)  (162 261)  LC_2 Logic Functioning bit
 (37 5)  (163 261)  (163 261)  LC_2 Logic Functioning bit
 (38 5)  (164 261)  (164 261)  LC_2 Logic Functioning bit
 (39 5)  (165 261)  (165 261)  LC_2 Logic Functioning bit
 (9 6)  (135 262)  (135 262)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_h_l_41
 (10 6)  (136 262)  (136 262)  routing T_3_16.sp4_h_r_1 <X> T_3_16.sp4_h_l_41
 (27 6)  (153 262)  (153 262)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 262)  (155 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (158 262)  (158 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 262)  (159 262)  routing T_3_16.lc_trk_g2_0 <X> T_3_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 262)  (162 262)  LC_3 Logic Functioning bit
 (38 6)  (164 262)  (164 262)  LC_3 Logic Functioning bit
 (45 6)  (171 262)  (171 262)  LC_3 Logic Functioning bit
 (14 7)  (140 263)  (140 263)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g1_4
 (15 7)  (141 263)  (141 263)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g1_4
 (16 7)  (142 263)  (142 263)  routing T_3_16.sp4_h_r_4 <X> T_3_16.lc_trk_g1_4
 (17 7)  (143 263)  (143 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (153 263)  (153 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 263)  (154 263)  routing T_3_16.lc_trk_g3_0 <X> T_3_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 263)  (155 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (156 263)  (156 263)  routing T_3_16.lc_trk_g1_3 <X> T_3_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (162 263)  (162 263)  LC_3 Logic Functioning bit
 (37 7)  (163 263)  (163 263)  LC_3 Logic Functioning bit
 (38 7)  (164 263)  (164 263)  LC_3 Logic Functioning bit
 (39 7)  (165 263)  (165 263)  LC_3 Logic Functioning bit
 (41 7)  (167 263)  (167 263)  LC_3 Logic Functioning bit
 (43 7)  (169 263)  (169 263)  LC_3 Logic Functioning bit
 (21 8)  (147 264)  (147 264)  routing T_3_16.sp4_v_t_22 <X> T_3_16.lc_trk_g2_3
 (22 8)  (148 264)  (148 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (149 264)  (149 264)  routing T_3_16.sp4_v_t_22 <X> T_3_16.lc_trk_g2_3
 (15 9)  (141 265)  (141 265)  routing T_3_16.sp4_v_t_29 <X> T_3_16.lc_trk_g2_0
 (16 9)  (142 265)  (142 265)  routing T_3_16.sp4_v_t_29 <X> T_3_16.lc_trk_g2_0
 (17 9)  (143 265)  (143 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (147 265)  (147 265)  routing T_3_16.sp4_v_t_22 <X> T_3_16.lc_trk_g2_3
 (21 10)  (147 266)  (147 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (22 10)  (148 266)  (148 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (150 266)  (150 266)  routing T_3_16.rgt_op_7 <X> T_3_16.lc_trk_g2_7
 (26 10)  (152 266)  (152 266)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (154 266)  (154 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 266)  (155 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (156 266)  (156 266)  routing T_3_16.lc_trk_g2_4 <X> T_3_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (157 266)  (157 266)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 266)  (158 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 266)  (159 266)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (161 266)  (161 266)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.input_2_5
 (36 10)  (162 266)  (162 266)  LC_5 Logic Functioning bit
 (37 10)  (163 266)  (163 266)  LC_5 Logic Functioning bit
 (38 10)  (164 266)  (164 266)  LC_5 Logic Functioning bit
 (41 10)  (167 266)  (167 266)  LC_5 Logic Functioning bit
 (43 10)  (169 266)  (169 266)  LC_5 Logic Functioning bit
 (17 11)  (143 267)  (143 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (148 267)  (148 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 267)  (149 267)  routing T_3_16.sp4_h_r_30 <X> T_3_16.lc_trk_g2_6
 (24 11)  (150 267)  (150 267)  routing T_3_16.sp4_h_r_30 <X> T_3_16.lc_trk_g2_6
 (25 11)  (151 267)  (151 267)  routing T_3_16.sp4_h_r_30 <X> T_3_16.lc_trk_g2_6
 (26 11)  (152 267)  (152 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (153 267)  (153 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 267)  (154 267)  routing T_3_16.lc_trk_g3_6 <X> T_3_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 267)  (155 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 267)  (157 267)  routing T_3_16.lc_trk_g2_6 <X> T_3_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 267)  (158 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (160 267)  (160 267)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.input_2_5
 (36 11)  (162 267)  (162 267)  LC_5 Logic Functioning bit
 (39 11)  (165 267)  (165 267)  LC_5 Logic Functioning bit
 (40 11)  (166 267)  (166 267)  LC_5 Logic Functioning bit
 (17 12)  (143 268)  (143 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (144 268)  (144 268)  routing T_3_16.wire_logic_cluster/lc_1/out <X> T_3_16.lc_trk_g3_1
 (21 12)  (147 268)  (147 268)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g3_3
 (22 12)  (148 268)  (148 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (150 268)  (150 268)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g3_3
 (25 12)  (151 268)  (151 268)  routing T_3_16.wire_logic_cluster/lc_2/out <X> T_3_16.lc_trk_g3_2
 (26 12)  (152 268)  (152 268)  routing T_3_16.lc_trk_g0_4 <X> T_3_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (155 268)  (155 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 268)  (157 268)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 268)  (158 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 268)  (159 268)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 268)  (162 268)  LC_6 Logic Functioning bit
 (37 12)  (163 268)  (163 268)  LC_6 Logic Functioning bit
 (43 12)  (169 268)  (169 268)  LC_6 Logic Functioning bit
 (50 12)  (176 268)  (176 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (140 269)  (140 269)  routing T_3_16.sp4_r_v_b_40 <X> T_3_16.lc_trk_g3_0
 (17 13)  (143 269)  (143 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (147 269)  (147 269)  routing T_3_16.sp12_v_t_0 <X> T_3_16.lc_trk_g3_3
 (22 13)  (148 269)  (148 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (155 269)  (155 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 269)  (156 269)  routing T_3_16.lc_trk_g0_3 <X> T_3_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (157 269)  (157 269)  routing T_3_16.lc_trk_g2_7 <X> T_3_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 269)  (162 269)  LC_6 Logic Functioning bit
 (37 13)  (163 269)  (163 269)  LC_6 Logic Functioning bit
 (38 13)  (164 269)  (164 269)  LC_6 Logic Functioning bit
 (41 13)  (167 269)  (167 269)  LC_6 Logic Functioning bit
 (42 13)  (168 269)  (168 269)  LC_6 Logic Functioning bit
 (51 13)  (177 269)  (177 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (6 14)  (132 270)  (132 270)  routing T_3_16.sp4_h_l_41 <X> T_3_16.sp4_v_t_44
 (22 14)  (148 270)  (148 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (150 270)  (150 270)  routing T_3_16.tnr_op_7 <X> T_3_16.lc_trk_g3_7
 (25 14)  (151 270)  (151 270)  routing T_3_16.sp4_v_b_38 <X> T_3_16.lc_trk_g3_6
 (29 14)  (155 270)  (155 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 270)  (156 270)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 270)  (157 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 270)  (158 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 270)  (159 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 270)  (160 270)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 270)  (161 270)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.input_2_7
 (36 14)  (162 270)  (162 270)  LC_7 Logic Functioning bit
 (38 14)  (164 270)  (164 270)  LC_7 Logic Functioning bit
 (39 14)  (165 270)  (165 270)  LC_7 Logic Functioning bit
 (41 14)  (167 270)  (167 270)  LC_7 Logic Functioning bit
 (43 14)  (169 270)  (169 270)  LC_7 Logic Functioning bit
 (22 15)  (148 271)  (148 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (149 271)  (149 271)  routing T_3_16.sp4_v_b_38 <X> T_3_16.lc_trk_g3_6
 (25 15)  (151 271)  (151 271)  routing T_3_16.sp4_v_b_38 <X> T_3_16.lc_trk_g3_6
 (27 15)  (153 271)  (153 271)  routing T_3_16.lc_trk_g1_0 <X> T_3_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 271)  (155 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (156 271)  (156 271)  routing T_3_16.lc_trk_g0_6 <X> T_3_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (157 271)  (157 271)  routing T_3_16.lc_trk_g3_7 <X> T_3_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 271)  (158 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (160 271)  (160 271)  routing T_3_16.lc_trk_g1_4 <X> T_3_16.input_2_7
 (37 15)  (163 271)  (163 271)  LC_7 Logic Functioning bit
 (38 15)  (164 271)  (164 271)  LC_7 Logic Functioning bit
 (42 15)  (168 271)  (168 271)  LC_7 Logic Functioning bit


LogicTile_4_16

 (17 0)  (197 256)  (197 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (205 256)  (205 256)  routing T_4_16.lft_op_2 <X> T_4_16.lc_trk_g0_2
 (18 1)  (198 257)  (198 257)  routing T_4_16.sp4_r_v_b_34 <X> T_4_16.lc_trk_g0_1
 (22 1)  (202 257)  (202 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (204 257)  (204 257)  routing T_4_16.lft_op_2 <X> T_4_16.lc_trk_g0_2
 (0 2)  (180 258)  (180 258)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (2 2)  (182 258)  (182 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (197 258)  (197 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (202 258)  (202 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (204 258)  (204 258)  routing T_4_16.top_op_7 <X> T_4_16.lc_trk_g0_7
 (25 2)  (205 258)  (205 258)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g0_6
 (27 2)  (207 258)  (207 258)  routing T_4_16.lc_trk_g1_1 <X> T_4_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 258)  (209 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (212 258)  (212 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (213 258)  (213 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (214 258)  (214 258)  routing T_4_16.lc_trk_g3_1 <X> T_4_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (216 258)  (216 258)  LC_1 Logic Functioning bit
 (37 2)  (217 258)  (217 258)  LC_1 Logic Functioning bit
 (38 2)  (218 258)  (218 258)  LC_1 Logic Functioning bit
 (39 2)  (219 258)  (219 258)  LC_1 Logic Functioning bit
 (41 2)  (221 258)  (221 258)  LC_1 Logic Functioning bit
 (43 2)  (223 258)  (223 258)  LC_1 Logic Functioning bit
 (45 2)  (225 258)  (225 258)  LC_1 Logic Functioning bit
 (46 2)  (226 258)  (226 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (180 259)  (180 259)  routing T_4_16.glb_netwk_3 <X> T_4_16.wire_logic_cluster/lc_7/clk
 (18 3)  (198 259)  (198 259)  routing T_4_16.sp4_r_v_b_29 <X> T_4_16.lc_trk_g0_5
 (21 3)  (201 259)  (201 259)  routing T_4_16.top_op_7 <X> T_4_16.lc_trk_g0_7
 (22 3)  (202 259)  (202 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (203 259)  (203 259)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g0_6
 (24 3)  (204 259)  (204 259)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g0_6
 (25 3)  (205 259)  (205 259)  routing T_4_16.sp4_h_l_11 <X> T_4_16.lc_trk_g0_6
 (28 3)  (208 259)  (208 259)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 259)  (209 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (216 259)  (216 259)  LC_1 Logic Functioning bit
 (38 3)  (218 259)  (218 259)  LC_1 Logic Functioning bit
 (10 4)  (190 260)  (190 260)  routing T_4_16.sp4_v_t_46 <X> T_4_16.sp4_h_r_4
 (15 4)  (195 260)  (195 260)  routing T_4_16.sp4_v_b_17 <X> T_4_16.lc_trk_g1_1
 (16 4)  (196 260)  (196 260)  routing T_4_16.sp4_v_b_17 <X> T_4_16.lc_trk_g1_1
 (17 4)  (197 260)  (197 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (201 260)  (201 260)  routing T_4_16.lft_op_3 <X> T_4_16.lc_trk_g1_3
 (22 4)  (202 260)  (202 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (204 260)  (204 260)  routing T_4_16.lft_op_3 <X> T_4_16.lc_trk_g1_3
 (21 6)  (201 262)  (201 262)  routing T_4_16.wire_logic_cluster/lc_7/out <X> T_4_16.lc_trk_g1_7
 (22 6)  (202 262)  (202 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (205 262)  (205 262)  routing T_4_16.wire_logic_cluster/lc_6/out <X> T_4_16.lc_trk_g1_6
 (29 6)  (209 262)  (209 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (211 262)  (211 262)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 262)  (212 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 262)  (216 262)  LC_3 Logic Functioning bit
 (37 6)  (217 262)  (217 262)  LC_3 Logic Functioning bit
 (38 6)  (218 262)  (218 262)  LC_3 Logic Functioning bit
 (39 6)  (219 262)  (219 262)  LC_3 Logic Functioning bit
 (22 7)  (202 263)  (202 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (209 263)  (209 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 263)  (210 263)  routing T_4_16.lc_trk_g0_2 <X> T_4_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 263)  (211 263)  routing T_4_16.lc_trk_g0_6 <X> T_4_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (220 263)  (220 263)  LC_3 Logic Functioning bit
 (41 7)  (221 263)  (221 263)  LC_3 Logic Functioning bit
 (42 7)  (222 263)  (222 263)  LC_3 Logic Functioning bit
 (43 7)  (223 263)  (223 263)  LC_3 Logic Functioning bit
 (51 7)  (231 263)  (231 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (195 264)  (195 264)  routing T_4_16.sp4_v_t_28 <X> T_4_16.lc_trk_g2_1
 (16 8)  (196 264)  (196 264)  routing T_4_16.sp4_v_t_28 <X> T_4_16.lc_trk_g2_1
 (17 8)  (197 264)  (197 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (205 264)  (205 264)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (22 9)  (202 265)  (202 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (204 265)  (204 265)  routing T_4_16.rgt_op_2 <X> T_4_16.lc_trk_g2_2
 (27 10)  (207 266)  (207 266)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 266)  (209 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 266)  (210 266)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (212 266)  (212 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 266)  (213 266)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 266)  (215 266)  routing T_4_16.lc_trk_g0_7 <X> T_4_16.input_2_5
 (38 10)  (218 266)  (218 266)  LC_5 Logic Functioning bit
 (39 10)  (219 266)  (219 266)  LC_5 Logic Functioning bit
 (42 10)  (222 266)  (222 266)  LC_5 Logic Functioning bit
 (43 10)  (223 266)  (223 266)  LC_5 Logic Functioning bit
 (46 10)  (226 266)  (226 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (188 267)  (188 267)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_v_t_42
 (9 11)  (189 267)  (189 267)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_v_t_42
 (10 11)  (190 267)  (190 267)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_v_t_42
 (29 11)  (209 267)  (209 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 267)  (210 267)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 267)  (211 267)  routing T_4_16.lc_trk_g2_2 <X> T_4_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 267)  (212 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (215 267)  (215 267)  routing T_4_16.lc_trk_g0_7 <X> T_4_16.input_2_5
 (36 11)  (216 267)  (216 267)  LC_5 Logic Functioning bit
 (37 11)  (217 267)  (217 267)  LC_5 Logic Functioning bit
 (40 11)  (220 267)  (220 267)  LC_5 Logic Functioning bit
 (41 11)  (221 267)  (221 267)  LC_5 Logic Functioning bit
 (51 11)  (231 267)  (231 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (197 268)  (197 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (198 268)  (198 268)  routing T_4_16.wire_logic_cluster/lc_1/out <X> T_4_16.lc_trk_g3_1
 (28 12)  (208 268)  (208 268)  routing T_4_16.lc_trk_g2_1 <X> T_4_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 268)  (209 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 268)  (211 268)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 268)  (212 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 268)  (214 268)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 268)  (216 268)  LC_6 Logic Functioning bit
 (37 12)  (217 268)  (217 268)  LC_6 Logic Functioning bit
 (38 12)  (218 268)  (218 268)  LC_6 Logic Functioning bit
 (39 12)  (219 268)  (219 268)  LC_6 Logic Functioning bit
 (41 12)  (221 268)  (221 268)  LC_6 Logic Functioning bit
 (43 12)  (223 268)  (223 268)  LC_6 Logic Functioning bit
 (45 12)  (225 268)  (225 268)  LC_6 Logic Functioning bit
 (46 12)  (226 268)  (226 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (227 268)  (227 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (206 269)  (206 269)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (207 269)  (207 269)  routing T_4_16.lc_trk_g1_3 <X> T_4_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 269)  (209 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 269)  (211 269)  routing T_4_16.lc_trk_g1_6 <X> T_4_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (217 269)  (217 269)  LC_6 Logic Functioning bit
 (39 13)  (219 269)  (219 269)  LC_6 Logic Functioning bit
 (17 14)  (197 270)  (197 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (206 270)  (206 270)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (207 270)  (207 270)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 270)  (208 270)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 270)  (209 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 270)  (210 270)  routing T_4_16.lc_trk_g3_5 <X> T_4_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 270)  (211 270)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 270)  (212 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 270)  (214 270)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (215 270)  (215 270)  routing T_4_16.lc_trk_g0_5 <X> T_4_16.input_2_7
 (36 14)  (216 270)  (216 270)  LC_7 Logic Functioning bit
 (37 14)  (217 270)  (217 270)  LC_7 Logic Functioning bit
 (38 14)  (218 270)  (218 270)  LC_7 Logic Functioning bit
 (45 14)  (225 270)  (225 270)  LC_7 Logic Functioning bit
 (51 14)  (231 270)  (231 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (202 271)  (202 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (203 271)  (203 271)  routing T_4_16.sp4_h_r_30 <X> T_4_16.lc_trk_g3_6
 (24 15)  (204 271)  (204 271)  routing T_4_16.sp4_h_r_30 <X> T_4_16.lc_trk_g3_6
 (25 15)  (205 271)  (205 271)  routing T_4_16.sp4_h_r_30 <X> T_4_16.lc_trk_g3_6
 (26 15)  (206 271)  (206 271)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 271)  (207 271)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 271)  (208 271)  routing T_4_16.lc_trk_g3_6 <X> T_4_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 271)  (209 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 271)  (211 271)  routing T_4_16.lc_trk_g1_7 <X> T_4_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 271)  (212 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (216 271)  (216 271)  LC_7 Logic Functioning bit
 (37 15)  (217 271)  (217 271)  LC_7 Logic Functioning bit
 (38 15)  (218 271)  (218 271)  LC_7 Logic Functioning bit
 (39 15)  (219 271)  (219 271)  LC_7 Logic Functioning bit
 (40 15)  (220 271)  (220 271)  LC_7 Logic Functioning bit


LogicTile_5_16

 (0 2)  (234 258)  (234 258)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (2 2)  (236 258)  (236 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (247 258)  (247 258)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_v_t_39
 (25 2)  (259 258)  (259 258)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (26 2)  (260 258)  (260 258)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 258)  (262 258)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 258)  (263 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 258)  (264 258)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 258)  (267 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 258)  (268 258)  routing T_5_16.lc_trk_g3_1 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 258)  (270 258)  LC_1 Logic Functioning bit
 (37 2)  (271 258)  (271 258)  LC_1 Logic Functioning bit
 (38 2)  (272 258)  (272 258)  LC_1 Logic Functioning bit
 (39 2)  (273 258)  (273 258)  LC_1 Logic Functioning bit
 (41 2)  (275 258)  (275 258)  LC_1 Logic Functioning bit
 (43 2)  (277 258)  (277 258)  LC_1 Logic Functioning bit
 (45 2)  (279 258)  (279 258)  LC_1 Logic Functioning bit
 (52 2)  (286 258)  (286 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (234 259)  (234 259)  routing T_5_16.glb_netwk_3 <X> T_5_16.wire_logic_cluster/lc_7/clk
 (12 3)  (246 259)  (246 259)  routing T_5_16.sp4_h_r_2 <X> T_5_16.sp4_v_t_39
 (14 3)  (248 259)  (248 259)  routing T_5_16.sp4_r_v_b_28 <X> T_5_16.lc_trk_g0_4
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (256 259)  (256 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (257 259)  (257 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (24 3)  (258 259)  (258 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (25 3)  (259 259)  (259 259)  routing T_5_16.sp4_h_l_11 <X> T_5_16.lc_trk_g0_6
 (26 3)  (260 259)  (260 259)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 259)  (262 259)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 259)  (263 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 259)  (270 259)  LC_1 Logic Functioning bit
 (38 3)  (272 259)  (272 259)  LC_1 Logic Functioning bit
 (12 4)  (246 260)  (246 260)  routing T_5_16.sp4_v_b_5 <X> T_5_16.sp4_h_r_5
 (27 4)  (261 260)  (261 260)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 260)  (262 260)  routing T_5_16.lc_trk_g3_0 <X> T_5_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 260)  (263 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 260)  (266 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 260)  (267 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 260)  (268 260)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 260)  (269 260)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.input_2_2
 (36 4)  (270 260)  (270 260)  LC_2 Logic Functioning bit
 (37 4)  (271 260)  (271 260)  LC_2 Logic Functioning bit
 (38 4)  (272 260)  (272 260)  LC_2 Logic Functioning bit
 (42 4)  (276 260)  (276 260)  LC_2 Logic Functioning bit
 (45 4)  (279 260)  (279 260)  LC_2 Logic Functioning bit
 (11 5)  (245 261)  (245 261)  routing T_5_16.sp4_v_b_5 <X> T_5_16.sp4_h_r_5
 (26 5)  (260 261)  (260 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 261)  (261 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 261)  (262 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 261)  (265 261)  routing T_5_16.lc_trk_g3_2 <X> T_5_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 261)  (266 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (270 261)  (270 261)  LC_2 Logic Functioning bit
 (37 5)  (271 261)  (271 261)  LC_2 Logic Functioning bit
 (38 5)  (272 261)  (272 261)  LC_2 Logic Functioning bit
 (39 5)  (273 261)  (273 261)  LC_2 Logic Functioning bit
 (48 5)  (282 261)  (282 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (285 261)  (285 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (247 262)  (247 262)  routing T_5_16.sp4_h_r_5 <X> T_5_16.sp4_v_t_40
 (17 6)  (251 262)  (251 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (12 7)  (246 263)  (246 263)  routing T_5_16.sp4_h_r_5 <X> T_5_16.sp4_v_t_40
 (18 7)  (252 263)  (252 263)  routing T_5_16.sp4_r_v_b_29 <X> T_5_16.lc_trk_g1_5
 (26 8)  (260 264)  (260 264)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 264)  (262 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 264)  (263 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 264)  (264 264)  routing T_5_16.lc_trk_g2_5 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 264)  (265 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 264)  (267 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 264)  (268 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 264)  (269 264)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.input_2_4
 (36 8)  (270 264)  (270 264)  LC_4 Logic Functioning bit
 (37 8)  (271 264)  (271 264)  LC_4 Logic Functioning bit
 (43 8)  (277 264)  (277 264)  LC_4 Logic Functioning bit
 (45 8)  (279 264)  (279 264)  LC_4 Logic Functioning bit
 (27 9)  (261 265)  (261 265)  routing T_5_16.lc_trk_g1_5 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 265)  (265 265)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 265)  (266 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 265)  (267 265)  routing T_5_16.lc_trk_g2_4 <X> T_5_16.input_2_4
 (36 9)  (270 265)  (270 265)  LC_4 Logic Functioning bit
 (37 9)  (271 265)  (271 265)  LC_4 Logic Functioning bit
 (41 9)  (275 265)  (275 265)  LC_4 Logic Functioning bit
 (42 9)  (276 265)  (276 265)  LC_4 Logic Functioning bit
 (43 9)  (277 265)  (277 265)  LC_4 Logic Functioning bit
 (5 10)  (239 266)  (239 266)  routing T_5_16.sp4_h_r_3 <X> T_5_16.sp4_h_l_43
 (14 10)  (248 266)  (248 266)  routing T_5_16.wire_logic_cluster/lc_4/out <X> T_5_16.lc_trk_g2_4
 (15 10)  (249 266)  (249 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (16 10)  (250 266)  (250 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (17 10)  (251 266)  (251 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 266)  (252 266)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (19 10)  (253 266)  (253 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (256 266)  (256 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (257 266)  (257 266)  routing T_5_16.sp12_v_b_23 <X> T_5_16.lc_trk_g2_7
 (26 10)  (260 266)  (260 266)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 266)  (261 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 266)  (262 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 266)  (263 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 266)  (264 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 266)  (265 266)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 266)  (266 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (270 266)  (270 266)  LC_5 Logic Functioning bit
 (38 10)  (272 266)  (272 266)  LC_5 Logic Functioning bit
 (45 10)  (279 266)  (279 266)  LC_5 Logic Functioning bit
 (46 10)  (280 266)  (280 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (238 267)  (238 267)  routing T_5_16.sp4_h_r_3 <X> T_5_16.sp4_h_l_43
 (17 11)  (251 267)  (251 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (252 267)  (252 267)  routing T_5_16.sp4_h_r_45 <X> T_5_16.lc_trk_g2_5
 (21 11)  (255 267)  (255 267)  routing T_5_16.sp12_v_b_23 <X> T_5_16.lc_trk_g2_7
 (26 11)  (260 267)  (260 267)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 267)  (262 267)  routing T_5_16.lc_trk_g2_7 <X> T_5_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 267)  (263 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 267)  (265 267)  routing T_5_16.lc_trk_g0_6 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 267)  (270 267)  LC_5 Logic Functioning bit
 (37 11)  (271 267)  (271 267)  LC_5 Logic Functioning bit
 (38 11)  (272 267)  (272 267)  LC_5 Logic Functioning bit
 (39 11)  (273 267)  (273 267)  LC_5 Logic Functioning bit
 (41 11)  (275 267)  (275 267)  LC_5 Logic Functioning bit
 (43 11)  (277 267)  (277 267)  LC_5 Logic Functioning bit
 (47 11)  (281 267)  (281 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (251 268)  (251 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (252 268)  (252 268)  routing T_5_16.wire_logic_cluster/lc_1/out <X> T_5_16.lc_trk_g3_1
 (22 12)  (256 268)  (256 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (259 268)  (259 268)  routing T_5_16.wire_logic_cluster/lc_2/out <X> T_5_16.lc_trk_g3_2
 (17 13)  (251 269)  (251 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 269)  (256 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (251 270)  (251 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (252 270)  (252 270)  routing T_5_16.wire_logic_cluster/lc_5/out <X> T_5_16.lc_trk_g3_5
 (25 14)  (259 270)  (259 270)  routing T_5_16.sp4_v_b_30 <X> T_5_16.lc_trk_g3_6
 (22 15)  (256 271)  (256 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (257 271)  (257 271)  routing T_5_16.sp4_v_b_30 <X> T_5_16.lc_trk_g3_6


LogicTile_6_16

 (13 0)  (301 256)  (301 256)  routing T_6_16.sp4_v_t_39 <X> T_6_16.sp4_v_b_2
 (21 0)  (309 256)  (309 256)  routing T_6_16.wire_logic_cluster/lc_3/out <X> T_6_16.lc_trk_g0_3
 (22 0)  (310 256)  (310 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 256)  (314 256)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 256)  (315 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 256)  (324 256)  LC_0 Logic Functioning bit
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (38 0)  (326 256)  (326 256)  LC_0 Logic Functioning bit
 (42 0)  (330 256)  (330 256)  LC_0 Logic Functioning bit
 (45 0)  (333 256)  (333 256)  LC_0 Logic Functioning bit
 (16 1)  (304 257)  (304 257)  routing T_6_16.sp12_h_r_8 <X> T_6_16.lc_trk_g0_0
 (17 1)  (305 257)  (305 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (315 257)  (315 257)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 257)  (320 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (324 257)  (324 257)  LC_0 Logic Functioning bit
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (38 1)  (326 257)  (326 257)  LC_0 Logic Functioning bit
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (53 1)  (341 257)  (341 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (288 258)  (288 258)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (299 258)  (299 258)  routing T_6_16.sp4_h_r_8 <X> T_6_16.sp4_v_t_39
 (13 2)  (301 258)  (301 258)  routing T_6_16.sp4_h_r_8 <X> T_6_16.sp4_v_t_39
 (14 2)  (302 258)  (302 258)  routing T_6_16.wire_logic_cluster/lc_4/out <X> T_6_16.lc_trk_g0_4
 (17 2)  (305 258)  (305 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 258)  (306 258)  routing T_6_16.bnr_op_5 <X> T_6_16.lc_trk_g0_5
 (0 3)  (288 259)  (288 259)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (12 3)  (300 259)  (300 259)  routing T_6_16.sp4_h_r_8 <X> T_6_16.sp4_v_t_39
 (17 3)  (305 259)  (305 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (306 259)  (306 259)  routing T_6_16.bnr_op_5 <X> T_6_16.lc_trk_g0_5
 (14 4)  (302 260)  (302 260)  routing T_6_16.wire_logic_cluster/lc_0/out <X> T_6_16.lc_trk_g1_0
 (21 4)  (309 260)  (309 260)  routing T_6_16.wire_logic_cluster/lc_3/out <X> T_6_16.lc_trk_g1_3
 (22 4)  (310 260)  (310 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 260)  (313 260)  routing T_6_16.wire_logic_cluster/lc_2/out <X> T_6_16.lc_trk_g1_2
 (26 4)  (314 260)  (314 260)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 260)  (321 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 260)  (322 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 260)  (324 260)  LC_2 Logic Functioning bit
 (38 4)  (326 260)  (326 260)  LC_2 Logic Functioning bit
 (45 4)  (333 260)  (333 260)  LC_2 Logic Functioning bit
 (17 5)  (305 261)  (305 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (314 261)  (314 261)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 261)  (316 261)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 261)  (324 261)  LC_2 Logic Functioning bit
 (37 5)  (325 261)  (325 261)  LC_2 Logic Functioning bit
 (38 5)  (326 261)  (326 261)  LC_2 Logic Functioning bit
 (39 5)  (327 261)  (327 261)  LC_2 Logic Functioning bit
 (41 5)  (329 261)  (329 261)  LC_2 Logic Functioning bit
 (43 5)  (331 261)  (331 261)  LC_2 Logic Functioning bit
 (47 5)  (335 261)  (335 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (339 261)  (339 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp4_v_b_13 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (306 262)  (306 262)  routing T_6_16.sp4_v_b_13 <X> T_6_16.lc_trk_g1_5
 (27 6)  (315 262)  (315 262)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 262)  (316 262)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 262)  (317 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 262)  (319 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 262)  (321 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (38 6)  (326 262)  (326 262)  LC_3 Logic Functioning bit
 (41 6)  (329 262)  (329 262)  LC_3 Logic Functioning bit
 (43 6)  (331 262)  (331 262)  LC_3 Logic Functioning bit
 (45 6)  (333 262)  (333 262)  LC_3 Logic Functioning bit
 (15 7)  (303 263)  (303 263)  routing T_6_16.sp4_v_t_9 <X> T_6_16.lc_trk_g1_4
 (16 7)  (304 263)  (304 263)  routing T_6_16.sp4_v_t_9 <X> T_6_16.lc_trk_g1_4
 (17 7)  (305 263)  (305 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (306 263)  (306 263)  routing T_6_16.sp4_v_b_13 <X> T_6_16.lc_trk_g1_5
 (26 7)  (314 263)  (314 263)  routing T_6_16.lc_trk_g0_3 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 263)  (317 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 263)  (324 263)  LC_3 Logic Functioning bit
 (38 7)  (326 263)  (326 263)  LC_3 Logic Functioning bit
 (40 7)  (328 263)  (328 263)  LC_3 Logic Functioning bit
 (42 7)  (330 263)  (330 263)  LC_3 Logic Functioning bit
 (26 8)  (314 264)  (314 264)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 264)  (315 264)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 264)  (316 264)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 264)  (321 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 264)  (322 264)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 264)  (323 264)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.input_2_4
 (36 8)  (324 264)  (324 264)  LC_4 Logic Functioning bit
 (37 8)  (325 264)  (325 264)  LC_4 Logic Functioning bit
 (39 8)  (327 264)  (327 264)  LC_4 Logic Functioning bit
 (43 8)  (331 264)  (331 264)  LC_4 Logic Functioning bit
 (45 8)  (333 264)  (333 264)  LC_4 Logic Functioning bit
 (51 8)  (339 264)  (339 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (315 265)  (315 265)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 265)  (319 265)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 265)  (320 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 265)  (324 265)  LC_4 Logic Functioning bit
 (37 9)  (325 265)  (325 265)  LC_4 Logic Functioning bit
 (42 9)  (330 265)  (330 265)  LC_4 Logic Functioning bit
 (43 9)  (331 265)  (331 265)  LC_4 Logic Functioning bit
 (51 9)  (339 265)  (339 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (305 266)  (305 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (306 266)  (306 266)  routing T_6_16.wire_logic_cluster/lc_5/out <X> T_6_16.lc_trk_g2_5
 (26 10)  (314 266)  (314 266)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 266)  (316 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 266)  (318 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (38 10)  (326 266)  (326 266)  LC_5 Logic Functioning bit
 (41 10)  (329 266)  (329 266)  LC_5 Logic Functioning bit
 (43 10)  (331 266)  (331 266)  LC_5 Logic Functioning bit
 (45 10)  (333 266)  (333 266)  LC_5 Logic Functioning bit
 (4 11)  (292 267)  (292 267)  routing T_6_16.sp4_v_b_1 <X> T_6_16.sp4_h_l_43
 (15 11)  (303 267)  (303 267)  routing T_6_16.sp4_v_t_33 <X> T_6_16.lc_trk_g2_4
 (16 11)  (304 267)  (304 267)  routing T_6_16.sp4_v_t_33 <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (310 267)  (310 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 267)  (311 267)  routing T_6_16.sp4_v_b_46 <X> T_6_16.lc_trk_g2_6
 (24 11)  (312 267)  (312 267)  routing T_6_16.sp4_v_b_46 <X> T_6_16.lc_trk_g2_6
 (28 11)  (316 267)  (316 267)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 267)  (319 267)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (40 11)  (328 267)  (328 267)  LC_5 Logic Functioning bit
 (42 11)  (330 267)  (330 267)  LC_5 Logic Functioning bit
 (53 11)  (341 267)  (341 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (296 268)  (296 268)  routing T_6_16.sp4_h_l_39 <X> T_6_16.sp4_h_r_10
 (10 12)  (298 268)  (298 268)  routing T_6_16.sp4_h_l_39 <X> T_6_16.sp4_h_r_10
 (15 12)  (303 268)  (303 268)  routing T_6_16.tnl_op_1 <X> T_6_16.lc_trk_g3_1
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (314 268)  (314 268)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 268)  (317 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 268)  (318 268)  routing T_6_16.lc_trk_g0_5 <X> T_6_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 268)  (319 268)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 268)  (320 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 268)  (321 268)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 268)  (322 268)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 268)  (324 268)  LC_6 Logic Functioning bit
 (37 12)  (325 268)  (325 268)  LC_6 Logic Functioning bit
 (38 12)  (326 268)  (326 268)  LC_6 Logic Functioning bit
 (39 12)  (327 268)  (327 268)  LC_6 Logic Functioning bit
 (41 12)  (329 268)  (329 268)  LC_6 Logic Functioning bit
 (43 12)  (331 268)  (331 268)  LC_6 Logic Functioning bit
 (45 12)  (333 268)  (333 268)  LC_6 Logic Functioning bit
 (15 13)  (303 269)  (303 269)  routing T_6_16.tnr_op_0 <X> T_6_16.lc_trk_g3_0
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (306 269)  (306 269)  routing T_6_16.tnl_op_1 <X> T_6_16.lc_trk_g3_1
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 269)  (312 269)  routing T_6_16.tnl_op_2 <X> T_6_16.lc_trk_g3_2
 (25 13)  (313 269)  (313 269)  routing T_6_16.tnl_op_2 <X> T_6_16.lc_trk_g3_2
 (26 13)  (314 269)  (314 269)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 269)  (316 269)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 269)  (317 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 269)  (319 269)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 269)  (324 269)  LC_6 Logic Functioning bit
 (38 13)  (326 269)  (326 269)  LC_6 Logic Functioning bit
 (46 13)  (334 269)  (334 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (4 14)  (292 270)  (292 270)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (6 14)  (294 270)  (294 270)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (25 14)  (313 270)  (313 270)  routing T_6_16.wire_logic_cluster/lc_6/out <X> T_6_16.lc_trk_g3_6
 (26 14)  (314 270)  (314 270)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 270)  (315 270)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 270)  (316 270)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 270)  (317 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 270)  (320 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 270)  (322 270)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 270)  (323 270)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.input_2_7
 (36 14)  (324 270)  (324 270)  LC_7 Logic Functioning bit
 (5 15)  (293 271)  (293 271)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_t_44
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (316 271)  (316 271)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 271)  (317 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 271)  (319 271)  routing T_6_16.lc_trk_g1_3 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (320 271)  (320 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (322 271)  (322 271)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.input_2_7


LogicTile_7_16

 (9 0)  (351 256)  (351 256)  routing T_7_16.sp4_v_t_36 <X> T_7_16.sp4_h_r_1
 (15 0)  (357 256)  (357 256)  routing T_7_16.bot_op_1 <X> T_7_16.lc_trk_g0_1
 (17 0)  (359 256)  (359 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (368 256)  (368 256)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 256)  (369 256)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 256)  (372 256)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 256)  (373 256)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 256)  (377 256)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_0
 (36 0)  (378 256)  (378 256)  LC_0 Logic Functioning bit
 (27 1)  (369 257)  (369 257)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 257)  (372 257)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 257)  (373 257)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (375 257)  (375 257)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_0
 (34 1)  (376 257)  (376 257)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_0
 (35 1)  (377 257)  (377 257)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.input_2_0
 (0 2)  (342 258)  (342 258)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (364 258)  (364 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (365 258)  (365 258)  routing T_7_16.sp4_v_b_23 <X> T_7_16.lc_trk_g0_7
 (24 2)  (366 258)  (366 258)  routing T_7_16.sp4_v_b_23 <X> T_7_16.lc_trk_g0_7
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 258)  (372 258)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (50 2)  (392 258)  (392 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (342 259)  (342 259)  routing T_7_16.glb_netwk_3 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (14 3)  (356 259)  (356 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (15 3)  (357 259)  (357 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_h_r_4 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 259)  (372 259)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (368 260)  (368 260)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 260)  (369 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 260)  (370 260)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (45 4)  (387 260)  (387 260)  LC_2 Logic Functioning bit
 (21 5)  (363 261)  (363 261)  routing T_7_16.sp4_r_v_b_27 <X> T_7_16.lc_trk_g1_3
 (22 5)  (364 261)  (364 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (365 261)  (365 261)  routing T_7_16.sp12_h_r_10 <X> T_7_16.lc_trk_g1_2
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 261)  (372 261)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (37 5)  (379 261)  (379 261)  LC_2 Logic Functioning bit
 (38 5)  (380 261)  (380 261)  LC_2 Logic Functioning bit
 (39 5)  (381 261)  (381 261)  LC_2 Logic Functioning bit
 (41 5)  (383 261)  (383 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (47 5)  (389 261)  (389 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (355 262)  (355 262)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_40
 (14 6)  (356 262)  (356 262)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (17 6)  (359 262)  (359 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (363 262)  (363 262)  routing T_7_16.lft_op_7 <X> T_7_16.lc_trk_g1_7
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.lft_op_7 <X> T_7_16.lc_trk_g1_7
 (25 6)  (367 262)  (367 262)  routing T_7_16.lft_op_6 <X> T_7_16.lc_trk_g1_6
 (29 6)  (371 262)  (371 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 262)  (372 262)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 262)  (373 262)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 262)  (376 262)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 262)  (377 262)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (37 6)  (379 262)  (379 262)  LC_3 Logic Functioning bit
 (38 6)  (380 262)  (380 262)  LC_3 Logic Functioning bit
 (39 6)  (381 262)  (381 262)  LC_3 Logic Functioning bit
 (41 6)  (383 262)  (383 262)  LC_3 Logic Functioning bit
 (42 6)  (384 262)  (384 262)  LC_3 Logic Functioning bit
 (43 6)  (385 262)  (385 262)  LC_3 Logic Functioning bit
 (12 7)  (354 263)  (354 263)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_40
 (14 7)  (356 263)  (356 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (15 7)  (357 263)  (357 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (360 263)  (360 263)  routing T_7_16.sp4_r_v_b_29 <X> T_7_16.lc_trk_g1_5
 (22 7)  (364 263)  (364 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (366 263)  (366 263)  routing T_7_16.lft_op_6 <X> T_7_16.lc_trk_g1_6
 (26 7)  (368 263)  (368 263)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 263)  (369 263)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 263)  (371 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 263)  (374 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 263)  (375 263)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (35 7)  (377 263)  (377 263)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_3
 (36 7)  (378 263)  (378 263)  LC_3 Logic Functioning bit
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (38 7)  (380 263)  (380 263)  LC_3 Logic Functioning bit
 (39 7)  (381 263)  (381 263)  LC_3 Logic Functioning bit
 (40 7)  (382 263)  (382 263)  LC_3 Logic Functioning bit
 (41 7)  (383 263)  (383 263)  LC_3 Logic Functioning bit
 (42 7)  (384 263)  (384 263)  LC_3 Logic Functioning bit
 (43 7)  (385 263)  (385 263)  LC_3 Logic Functioning bit
 (4 8)  (346 264)  (346 264)  routing T_7_16.sp4_v_t_43 <X> T_7_16.sp4_v_b_6
 (8 8)  (350 264)  (350 264)  routing T_7_16.sp4_h_l_42 <X> T_7_16.sp4_h_r_7
 (15 8)  (357 264)  (357 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (16 8)  (358 264)  (358 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (360 264)  (360 264)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (26 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 264)  (369 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 264)  (370 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 264)  (372 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 264)  (375 264)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (38 8)  (380 264)  (380 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (46 8)  (388 264)  (388 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (360 265)  (360 265)  routing T_7_16.sp4_h_r_41 <X> T_7_16.lc_trk_g2_1
 (22 9)  (364 265)  (364 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 265)  (365 265)  routing T_7_16.sp4_v_b_42 <X> T_7_16.lc_trk_g2_2
 (24 9)  (366 265)  (366 265)  routing T_7_16.sp4_v_b_42 <X> T_7_16.lc_trk_g2_2
 (28 9)  (370 265)  (370 265)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (41 9)  (383 265)  (383 265)  LC_4 Logic Functioning bit
 (43 9)  (385 265)  (385 265)  LC_4 Logic Functioning bit
 (46 9)  (388 265)  (388 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (2 10)  (344 266)  (344 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (357 266)  (357 266)  routing T_7_16.sp4_h_l_16 <X> T_7_16.lc_trk_g2_5
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_h_l_16 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (363 266)  (363 266)  routing T_7_16.sp4_v_t_18 <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (365 266)  (365 266)  routing T_7_16.sp4_v_t_18 <X> T_7_16.lc_trk_g2_7
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 266)  (372 266)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 266)  (373 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 266)  (375 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (41 10)  (383 266)  (383 266)  LC_5 Logic Functioning bit
 (43 10)  (385 266)  (385 266)  LC_5 Logic Functioning bit
 (45 10)  (387 266)  (387 266)  LC_5 Logic Functioning bit
 (46 10)  (388 266)  (388 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (356 267)  (356 267)  routing T_7_16.sp4_r_v_b_36 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (360 267)  (360 267)  routing T_7_16.sp4_h_l_16 <X> T_7_16.lc_trk_g2_5
 (26 11)  (368 267)  (368 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (379 267)  (379 267)  LC_5 Logic Functioning bit
 (39 11)  (381 267)  (381 267)  LC_5 Logic Functioning bit
 (21 12)  (363 268)  (363 268)  routing T_7_16.bnl_op_3 <X> T_7_16.lc_trk_g3_3
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (367 268)  (367 268)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g3_2
 (27 12)  (369 268)  (369 268)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 268)  (370 268)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 268)  (373 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 268)  (376 268)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (41 12)  (383 268)  (383 268)  LC_6 Logic Functioning bit
 (42 12)  (384 268)  (384 268)  LC_6 Logic Functioning bit
 (43 12)  (385 268)  (385 268)  LC_6 Logic Functioning bit
 (13 13)  (355 269)  (355 269)  routing T_7_16.sp4_v_t_43 <X> T_7_16.sp4_h_r_11
 (21 13)  (363 269)  (363 269)  routing T_7_16.bnl_op_3 <X> T_7_16.lc_trk_g3_3
 (22 13)  (364 269)  (364 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 269)  (368 269)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 269)  (370 269)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 269)  (372 269)  routing T_7_16.lc_trk_g3_2 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (374 269)  (374 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (376 269)  (376 269)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.input_2_6
 (35 13)  (377 269)  (377 269)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.input_2_6
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (38 13)  (380 269)  (380 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (40 13)  (382 269)  (382 269)  LC_6 Logic Functioning bit
 (41 13)  (383 269)  (383 269)  LC_6 Logic Functioning bit
 (42 13)  (384 269)  (384 269)  LC_6 Logic Functioning bit
 (43 13)  (385 269)  (385 269)  LC_6 Logic Functioning bit
 (12 14)  (354 270)  (354 270)  routing T_7_16.sp4_v_t_46 <X> T_7_16.sp4_h_l_46
 (14 14)  (356 270)  (356 270)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g3_4
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 270)  (360 270)  routing T_7_16.wire_logic_cluster/lc_5/out <X> T_7_16.lc_trk_g3_5
 (21 14)  (363 270)  (363 270)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g3_7
 (22 14)  (364 270)  (364 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (368 270)  (368 270)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 270)  (370 270)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 270)  (372 270)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 270)  (373 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 270)  (375 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 270)  (376 270)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (38 14)  (380 270)  (380 270)  LC_7 Logic Functioning bit
 (39 14)  (381 270)  (381 270)  LC_7 Logic Functioning bit
 (41 14)  (383 270)  (383 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (45 14)  (387 270)  (387 270)  LC_7 Logic Functioning bit
 (51 14)  (393 270)  (393 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (353 271)  (353 271)  routing T_7_16.sp4_v_t_46 <X> T_7_16.sp4_h_l_46
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (368 271)  (368 271)  routing T_7_16.lc_trk_g0_7 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 271)  (373 271)  routing T_7_16.lc_trk_g3_7 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 271)  (379 271)  LC_7 Logic Functioning bit
 (39 15)  (381 271)  (381 271)  LC_7 Logic Functioning bit


RAM_Tile_8_16

 (9 8)  (405 264)  (405 264)  routing T_8_16.sp4_v_t_42 <X> T_8_16.sp4_h_r_7
 (12 14)  (408 270)  (408 270)  routing T_8_16.sp4_v_t_46 <X> T_8_16.sp4_h_l_46
 (11 15)  (407 271)  (407 271)  routing T_8_16.sp4_v_t_46 <X> T_8_16.sp4_h_l_46


LogicTile_9_16

 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (462 256)  (462 256)  routing T_9_16.bot_op_3 <X> T_9_16.lc_trk_g0_3
 (6 1)  (444 257)  (444 257)  routing T_9_16.sp4_h_l_37 <X> T_9_16.sp4_h_r_0
 (8 1)  (446 257)  (446 257)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_v_b_1
 (9 1)  (447 257)  (447 257)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_v_b_1
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 258)  (468 258)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (45 2)  (483 258)  (483 258)  LC_1 Logic Functioning bit
 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (8 3)  (446 259)  (446 259)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_v_t_36
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 259)  (466 259)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (47 3)  (485 259)  (485 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 6)  (443 262)  (443 262)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_l_38
 (14 6)  (452 262)  (452 262)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g1_4
 (15 6)  (453 262)  (453 262)  routing T_9_16.sp4_h_r_13 <X> T_9_16.lc_trk_g1_5
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_h_r_13 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_h_r_13 <X> T_9_16.lc_trk_g1_5
 (21 6)  (459 262)  (459 262)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g1_7
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 262)  (472 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 262)  (473 262)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (47 6)  (485 262)  (485 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (444 263)  (444 263)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_l_38
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (19 7)  (457 263)  (457 263)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_3
 (35 7)  (473 263)  (473 263)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_3
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (47 7)  (485 263)  (485 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (46 8)  (484 264)  (484 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (451 265)  (451 265)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_r_8
 (27 9)  (465 265)  (465 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 265)  (466 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (4 10)  (442 266)  (442 266)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_t_43
 (6 10)  (444 266)  (444 266)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_t_43
 (19 10)  (457 266)  (457 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp12_v_b_23 <X> T_9_16.lc_trk_g2_7
 (5 11)  (443 267)  (443 267)  routing T_9_16.sp4_h_r_0 <X> T_9_16.sp4_v_t_43
 (21 11)  (459 267)  (459 267)  routing T_9_16.sp12_v_b_23 <X> T_9_16.lc_trk_g2_7
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 268)  (456 268)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g3_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (37 12)  (475 268)  (475 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (39 12)  (477 268)  (477 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (46 12)  (484 268)  (484 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (14 14)  (452 270)  (452 270)  routing T_9_16.rgt_op_4 <X> T_9_16.lc_trk_g3_4
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g3_7
 (24 14)  (462 270)  (462 270)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g3_7
 (26 14)  (464 270)  (464 270)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (15 15)  (453 271)  (453 271)  routing T_9_16.rgt_op_4 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (48 15)  (486 271)  (486 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (491 271)  (491 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_16

 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (513 257)  (513 257)  routing T_10_16.sp4_r_v_b_32 <X> T_10_16.lc_trk_g0_3
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_3 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (14 6)  (506 262)  (506 262)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g1_4
 (15 6)  (507 262)  (507 262)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g1_5
 (16 6)  (508 262)  (508 262)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g1_5
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 262)  (510 262)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g1_5
 (25 6)  (517 262)  (517 262)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 263)  (510 263)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g1_5
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 263)  (515 263)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (53 8)  (545 264)  (545 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_v_t_29 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (47 9)  (539 265)  (539 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 268)  (525 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 268)  (527 268)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp4_r_v_b_41 <X> T_10_16.lc_trk_g3_1
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 269)  (525 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (35 13)  (527 269)  (527 269)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.input_2_6
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (5 14)  (497 270)  (497 270)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_l_44
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp12_v_t_10 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 270)  (515 270)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (24 14)  (516 270)  (516 270)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (25 14)  (517 270)  (517 270)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (27 14)  (519 270)  (519 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 270)  (520 270)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 270)  (521 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 270)  (523 270)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 270)  (524 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 270)  (526 270)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 270)  (530 270)  LC_7 Logic Functioning bit
 (39 14)  (531 270)  (531 270)  LC_7 Logic Functioning bit
 (42 14)  (534 270)  (534 270)  LC_7 Logic Functioning bit
 (43 14)  (535 270)  (535 270)  LC_7 Logic Functioning bit
 (50 14)  (542 270)  (542 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (543 270)  (543 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (498 271)  (498 271)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_l_44
 (8 15)  (500 271)  (500 271)  routing T_10_16.sp4_h_l_47 <X> T_10_16.sp4_v_t_47
 (15 15)  (507 271)  (507 271)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_h_r_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (513 271)  (513 271)  routing T_10_16.sp4_h_r_31 <X> T_10_16.lc_trk_g3_7
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (24 15)  (516 271)  (516 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.sp4_h_r_46 <X> T_10_16.lc_trk_g3_6
 (26 15)  (518 271)  (518 271)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 271)  (521 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 271)  (528 271)  LC_7 Logic Functioning bit
 (37 15)  (529 271)  (529 271)  LC_7 Logic Functioning bit
 (40 15)  (532 271)  (532 271)  LC_7 Logic Functioning bit
 (41 15)  (533 271)  (533 271)  LC_7 Logic Functioning bit


LogicTile_11_16

 (10 3)  (556 259)  (556 259)  routing T_11_16.sp4_h_l_45 <X> T_11_16.sp4_v_t_36
 (6 6)  (552 262)  (552 262)  routing T_11_16.sp4_h_l_47 <X> T_11_16.sp4_v_t_38
 (11 6)  (557 262)  (557 262)  routing T_11_16.sp4_h_l_37 <X> T_11_16.sp4_v_t_40
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_t_42


LogicTile_12_16

 (5 2)  (605 258)  (605 258)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37
 (4 3)  (604 259)  (604 259)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37


LogicTile_13_16

 (5 6)  (659 262)  (659 262)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38
 (4 7)  (658 263)  (658 263)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38
 (6 7)  (660 263)  (660 263)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_l_38


LogicTile_2_15

 (5 4)  (77 244)  (77 244)  routing T_2_15.sp4_v_t_38 <X> T_2_15.sp4_h_r_3


LogicTile_4_15

 (0 2)  (180 242)  (180 242)  routing T_4_15.glb_netwk_3 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (2 2)  (182 242)  (182 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 243)  (180 243)  routing T_4_15.glb_netwk_3 <X> T_4_15.wire_logic_cluster/lc_7/clk
 (14 4)  (194 244)  (194 244)  routing T_4_15.sp4_h_r_8 <X> T_4_15.lc_trk_g1_0
 (15 5)  (195 245)  (195 245)  routing T_4_15.sp4_h_r_8 <X> T_4_15.lc_trk_g1_0
 (16 5)  (196 245)  (196 245)  routing T_4_15.sp4_h_r_8 <X> T_4_15.lc_trk_g1_0
 (17 5)  (197 245)  (197 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 6)  (201 246)  (201 246)  routing T_4_15.wire_logic_cluster/lc_7/out <X> T_4_15.lc_trk_g1_7
 (22 6)  (202 246)  (202 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 8)  (202 248)  (202 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (203 248)  (203 248)  routing T_4_15.sp4_h_r_27 <X> T_4_15.lc_trk_g2_3
 (24 8)  (204 248)  (204 248)  routing T_4_15.sp4_h_r_27 <X> T_4_15.lc_trk_g2_3
 (14 9)  (194 249)  (194 249)  routing T_4_15.sp4_r_v_b_32 <X> T_4_15.lc_trk_g2_0
 (17 9)  (197 249)  (197 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (201 249)  (201 249)  routing T_4_15.sp4_h_r_27 <X> T_4_15.lc_trk_g2_3
 (22 9)  (202 249)  (202 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (205 249)  (205 249)  routing T_4_15.sp4_r_v_b_34 <X> T_4_15.lc_trk_g2_2
 (27 12)  (207 252)  (207 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (208 252)  (208 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 252)  (209 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 252)  (210 252)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 252)  (212 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 252)  (214 252)  routing T_4_15.lc_trk_g1_0 <X> T_4_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 252)  (216 252)  LC_6 Logic Functioning bit
 (38 12)  (218 252)  (218 252)  LC_6 Logic Functioning bit
 (45 12)  (225 252)  (225 252)  LC_6 Logic Functioning bit
 (52 12)  (232 252)  (232 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (194 253)  (194 253)  routing T_4_15.sp4_r_v_b_40 <X> T_4_15.lc_trk_g3_0
 (17 13)  (197 253)  (197 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (206 253)  (206 253)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 253)  (208 253)  routing T_4_15.lc_trk_g2_2 <X> T_4_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 253)  (209 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 253)  (210 253)  routing T_4_15.lc_trk_g3_6 <X> T_4_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (216 253)  (216 253)  LC_6 Logic Functioning bit
 (37 13)  (217 253)  (217 253)  LC_6 Logic Functioning bit
 (38 13)  (218 253)  (218 253)  LC_6 Logic Functioning bit
 (39 13)  (219 253)  (219 253)  LC_6 Logic Functioning bit
 (41 13)  (221 253)  (221 253)  LC_6 Logic Functioning bit
 (43 13)  (223 253)  (223 253)  LC_6 Logic Functioning bit
 (51 13)  (231 253)  (231 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (205 254)  (205 254)  routing T_4_15.wire_logic_cluster/lc_6/out <X> T_4_15.lc_trk_g3_6
 (28 14)  (208 254)  (208 254)  routing T_4_15.lc_trk_g2_0 <X> T_4_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 254)  (209 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 254)  (211 254)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 254)  (212 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 254)  (214 254)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 254)  (216 254)  LC_7 Logic Functioning bit
 (37 14)  (217 254)  (217 254)  LC_7 Logic Functioning bit
 (38 14)  (218 254)  (218 254)  LC_7 Logic Functioning bit
 (42 14)  (222 254)  (222 254)  LC_7 Logic Functioning bit
 (45 14)  (225 254)  (225 254)  LC_7 Logic Functioning bit
 (22 15)  (202 255)  (202 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (207 255)  (207 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 255)  (208 255)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 255)  (209 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 255)  (211 255)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 255)  (212 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (213 255)  (213 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_7
 (35 15)  (215 255)  (215 255)  routing T_4_15.lc_trk_g2_3 <X> T_4_15.input_2_7
 (36 15)  (216 255)  (216 255)  LC_7 Logic Functioning bit
 (37 15)  (217 255)  (217 255)  LC_7 Logic Functioning bit
 (38 15)  (218 255)  (218 255)  LC_7 Logic Functioning bit
 (39 15)  (219 255)  (219 255)  LC_7 Logic Functioning bit
 (51 15)  (231 255)  (231 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (233 255)  (233 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_15

 (14 0)  (248 240)  (248 240)  routing T_5_15.sp12_h_r_0 <X> T_5_15.lc_trk_g0_0
 (27 0)  (261 240)  (261 240)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 240)  (263 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 240)  (266 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 240)  (268 240)  routing T_5_15.lc_trk_g1_0 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 240)  (270 240)  LC_0 Logic Functioning bit
 (37 0)  (271 240)  (271 240)  LC_0 Logic Functioning bit
 (38 0)  (272 240)  (272 240)  LC_0 Logic Functioning bit
 (39 0)  (273 240)  (273 240)  LC_0 Logic Functioning bit
 (41 0)  (275 240)  (275 240)  LC_0 Logic Functioning bit
 (43 0)  (277 240)  (277 240)  LC_0 Logic Functioning bit
 (45 0)  (279 240)  (279 240)  LC_0 Logic Functioning bit
 (14 1)  (248 241)  (248 241)  routing T_5_15.sp12_h_r_0 <X> T_5_15.lc_trk_g0_0
 (15 1)  (249 241)  (249 241)  routing T_5_15.sp12_h_r_0 <X> T_5_15.lc_trk_g0_0
 (17 1)  (251 241)  (251 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (29 1)  (263 241)  (263 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 241)  (264 241)  routing T_5_15.lc_trk_g1_2 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (270 241)  (270 241)  LC_0 Logic Functioning bit
 (38 1)  (272 241)  (272 241)  LC_0 Logic Functioning bit
 (48 1)  (282 241)  (282 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 242)  (234 242)  routing T_5_15.glb_netwk_3 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (2 2)  (236 242)  (236 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 243)  (234 243)  routing T_5_15.glb_netwk_3 <X> T_5_15.wire_logic_cluster/lc_7/clk
 (3 4)  (237 244)  (237 244)  routing T_5_15.sp12_v_t_23 <X> T_5_15.sp12_h_r_0
 (14 4)  (248 244)  (248 244)  routing T_5_15.wire_logic_cluster/lc_0/out <X> T_5_15.lc_trk_g1_0
 (17 5)  (251 245)  (251 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (256 245)  (256 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 245)  (259 245)  routing T_5_15.sp4_r_v_b_26 <X> T_5_15.lc_trk_g1_2


LogicTile_6_15

 (14 0)  (302 240)  (302 240)  routing T_6_15.lft_op_0 <X> T_6_15.lc_trk_g0_0
 (15 0)  (303 240)  (303 240)  routing T_6_15.sp4_h_r_9 <X> T_6_15.lc_trk_g0_1
 (16 0)  (304 240)  (304 240)  routing T_6_15.sp4_h_r_9 <X> T_6_15.lc_trk_g0_1
 (17 0)  (305 240)  (305 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (306 240)  (306 240)  routing T_6_15.sp4_h_r_9 <X> T_6_15.lc_trk_g0_1
 (29 0)  (317 240)  (317 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 240)  (318 240)  routing T_6_15.lc_trk_g0_5 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 240)  (320 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 240)  (322 240)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 240)  (324 240)  LC_0 Logic Functioning bit
 (37 0)  (325 240)  (325 240)  LC_0 Logic Functioning bit
 (38 0)  (326 240)  (326 240)  LC_0 Logic Functioning bit
 (39 0)  (327 240)  (327 240)  LC_0 Logic Functioning bit
 (41 0)  (329 240)  (329 240)  LC_0 Logic Functioning bit
 (43 0)  (331 240)  (331 240)  LC_0 Logic Functioning bit
 (45 0)  (333 240)  (333 240)  LC_0 Logic Functioning bit
 (15 1)  (303 241)  (303 241)  routing T_6_15.lft_op_0 <X> T_6_15.lc_trk_g0_0
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (314 241)  (314 241)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 241)  (315 241)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 241)  (317 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (324 241)  (324 241)  LC_0 Logic Functioning bit
 (38 1)  (326 241)  (326 241)  LC_0 Logic Functioning bit
 (47 1)  (335 241)  (335 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (339 241)  (339 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (288 242)  (288 242)  routing T_6_15.glb_netwk_3 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (303 242)  (303 242)  routing T_6_15.sp12_h_r_5 <X> T_6_15.lc_trk_g0_5
 (17 2)  (305 242)  (305 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (306 242)  (306 242)  routing T_6_15.sp12_h_r_5 <X> T_6_15.lc_trk_g0_5
 (21 2)  (309 242)  (309 242)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (22 2)  (310 242)  (310 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (311 242)  (311 242)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (0 3)  (288 243)  (288 243)  routing T_6_15.glb_netwk_3 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (18 3)  (306 243)  (306 243)  routing T_6_15.sp12_h_r_5 <X> T_6_15.lc_trk_g0_5
 (21 3)  (309 243)  (309 243)  routing T_6_15.sp4_v_b_15 <X> T_6_15.lc_trk_g0_7
 (14 4)  (302 244)  (302 244)  routing T_6_15.wire_logic_cluster/lc_0/out <X> T_6_15.lc_trk_g1_0
 (21 4)  (309 244)  (309 244)  routing T_6_15.sp12_h_r_3 <X> T_6_15.lc_trk_g1_3
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (312 244)  (312 244)  routing T_6_15.sp12_h_r_3 <X> T_6_15.lc_trk_g1_3
 (27 4)  (315 244)  (315 244)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 244)  (316 244)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 244)  (319 244)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 244)  (324 244)  LC_2 Logic Functioning bit
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (45 4)  (333 244)  (333 244)  LC_2 Logic Functioning bit
 (47 4)  (335 244)  (335 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (305 245)  (305 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (309 245)  (309 245)  routing T_6_15.sp12_h_r_3 <X> T_6_15.lc_trk_g1_3
 (26 5)  (314 245)  (314 245)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 245)  (315 245)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 245)  (318 245)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (319 245)  (319 245)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 245)  (324 245)  LC_2 Logic Functioning bit
 (37 5)  (325 245)  (325 245)  LC_2 Logic Functioning bit
 (38 5)  (326 245)  (326 245)  LC_2 Logic Functioning bit
 (39 5)  (327 245)  (327 245)  LC_2 Logic Functioning bit
 (41 5)  (329 245)  (329 245)  LC_2 Logic Functioning bit
 (43 5)  (331 245)  (331 245)  LC_2 Logic Functioning bit
 (53 5)  (341 245)  (341 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (309 246)  (309 246)  routing T_6_15.wire_logic_cluster/lc_7/out <X> T_6_15.lc_trk_g1_7
 (22 6)  (310 246)  (310 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (313 246)  (313 246)  routing T_6_15.wire_logic_cluster/lc_6/out <X> T_6_15.lc_trk_g1_6
 (26 6)  (314 246)  (314 246)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 246)  (317 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 246)  (320 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 246)  (321 246)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 246)  (322 246)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 246)  (324 246)  LC_3 Logic Functioning bit
 (22 7)  (310 247)  (310 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (314 247)  (314 247)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 247)  (315 247)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 247)  (317 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 247)  (319 247)  routing T_6_15.lc_trk_g3_3 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 247)  (320 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (11 10)  (299 250)  (299 250)  routing T_6_15.sp4_h_r_2 <X> T_6_15.sp4_v_t_45
 (13 10)  (301 250)  (301 250)  routing T_6_15.sp4_h_r_2 <X> T_6_15.sp4_v_t_45
 (12 11)  (300 251)  (300 251)  routing T_6_15.sp4_h_r_2 <X> T_6_15.sp4_v_t_45
 (22 12)  (310 252)  (310 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (313 252)  (313 252)  routing T_6_15.wire_logic_cluster/lc_2/out <X> T_6_15.lc_trk_g3_2
 (27 12)  (315 252)  (315 252)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 252)  (316 252)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 252)  (318 252)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 252)  (319 252)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 252)  (322 252)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 252)  (324 252)  LC_6 Logic Functioning bit
 (37 12)  (325 252)  (325 252)  LC_6 Logic Functioning bit
 (38 12)  (326 252)  (326 252)  LC_6 Logic Functioning bit
 (39 12)  (327 252)  (327 252)  LC_6 Logic Functioning bit
 (41 12)  (329 252)  (329 252)  LC_6 Logic Functioning bit
 (43 12)  (331 252)  (331 252)  LC_6 Logic Functioning bit
 (45 12)  (333 252)  (333 252)  LC_6 Logic Functioning bit
 (22 13)  (310 253)  (310 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (314 253)  (314 253)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 253)  (315 253)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 253)  (317 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 253)  (319 253)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 253)  (324 253)  LC_6 Logic Functioning bit
 (38 13)  (326 253)  (326 253)  LC_6 Logic Functioning bit
 (48 13)  (336 253)  (336 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (292 254)  (292 254)  routing T_6_15.sp4_h_r_9 <X> T_6_15.sp4_v_t_44
 (14 14)  (302 254)  (302 254)  routing T_6_15.rgt_op_4 <X> T_6_15.lc_trk_g3_4
 (26 14)  (314 254)  (314 254)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 254)  (315 254)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 254)  (317 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 254)  (319 254)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 254)  (320 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 254)  (322 254)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 254)  (324 254)  LC_7 Logic Functioning bit
 (37 14)  (325 254)  (325 254)  LC_7 Logic Functioning bit
 (38 14)  (326 254)  (326 254)  LC_7 Logic Functioning bit
 (39 14)  (327 254)  (327 254)  LC_7 Logic Functioning bit
 (41 14)  (329 254)  (329 254)  LC_7 Logic Functioning bit
 (43 14)  (331 254)  (331 254)  LC_7 Logic Functioning bit
 (45 14)  (333 254)  (333 254)  LC_7 Logic Functioning bit
 (5 15)  (293 255)  (293 255)  routing T_6_15.sp4_h_r_9 <X> T_6_15.sp4_v_t_44
 (15 15)  (303 255)  (303 255)  routing T_6_15.rgt_op_4 <X> T_6_15.lc_trk_g3_4
 (17 15)  (305 255)  (305 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (314 255)  (314 255)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (315 255)  (315 255)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 255)  (317 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 255)  (318 255)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 255)  (319 255)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 255)  (325 255)  LC_7 Logic Functioning bit
 (39 15)  (327 255)  (327 255)  LC_7 Logic Functioning bit
 (53 15)  (341 255)  (341 255)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_7_15

 (22 0)  (364 240)  (364 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (365 240)  (365 240)  routing T_7_15.sp4_h_r_3 <X> T_7_15.lc_trk_g0_3
 (24 0)  (366 240)  (366 240)  routing T_7_15.sp4_h_r_3 <X> T_7_15.lc_trk_g0_3
 (14 1)  (356 241)  (356 241)  routing T_7_15.sp12_h_r_16 <X> T_7_15.lc_trk_g0_0
 (16 1)  (358 241)  (358 241)  routing T_7_15.sp12_h_r_16 <X> T_7_15.lc_trk_g0_0
 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (363 241)  (363 241)  routing T_7_15.sp4_h_r_3 <X> T_7_15.lc_trk_g0_3
 (0 2)  (342 242)  (342 242)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 242)  (356 242)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g0_4
 (21 2)  (363 242)  (363 242)  routing T_7_15.lft_op_7 <X> T_7_15.lc_trk_g0_7
 (22 2)  (364 242)  (364 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (366 242)  (366 242)  routing T_7_15.lft_op_7 <X> T_7_15.lc_trk_g0_7
 (26 2)  (368 242)  (368 242)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 242)  (372 242)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 242)  (377 242)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.input_2_1
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (368 243)  (368 243)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 243)  (373 243)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 243)  (374 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (375 243)  (375 243)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.input_2_1
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (363 245)  (363 245)  routing T_7_15.sp4_r_v_b_27 <X> T_7_15.lc_trk_g1_3
 (4 6)  (346 246)  (346 246)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_38
 (14 6)  (356 246)  (356 246)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (5 7)  (347 247)  (347 247)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_38
 (14 7)  (356 247)  (356 247)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (15 7)  (357 247)  (357 247)  routing T_7_15.sp12_h_l_3 <X> T_7_15.lc_trk_g1_4
 (17 7)  (359 247)  (359 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 8)  (368 248)  (368 248)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 248)  (369 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (46 8)  (388 248)  (388 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 249)  (373 249)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (37 9)  (379 249)  (379 249)  LC_4 Logic Functioning bit
 (38 9)  (380 249)  (380 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (40 9)  (382 249)  (382 249)  LC_4 Logic Functioning bit
 (42 9)  (384 249)  (384 249)  LC_4 Logic Functioning bit
 (17 10)  (359 250)  (359 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 250)  (360 250)  routing T_7_15.wire_logic_cluster/lc_5/out <X> T_7_15.lc_trk_g2_5
 (26 10)  (368 250)  (368 250)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 250)  (371 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (377 250)  (377 250)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.input_2_5
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (38 10)  (380 250)  (380 250)  LC_5 Logic Functioning bit
 (41 10)  (383 250)  (383 250)  LC_5 Logic Functioning bit
 (43 10)  (385 250)  (385 250)  LC_5 Logic Functioning bit
 (45 10)  (387 250)  (387 250)  LC_5 Logic Functioning bit
 (28 11)  (370 251)  (370 251)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 251)  (374 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (376 251)  (376 251)  routing T_7_15.lc_trk_g1_4 <X> T_7_15.input_2_5
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (39 11)  (381 251)  (381 251)  LC_5 Logic Functioning bit
 (40 11)  (382 251)  (382 251)  LC_5 Logic Functioning bit
 (43 11)  (385 251)  (385 251)  LC_5 Logic Functioning bit
 (53 11)  (395 251)  (395 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (19 14)  (361 254)  (361 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_9_15

 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.sp4_v_t_1 <X> T_9_15.lc_trk_g0_4
 (0 3)  (438 243)  (438 243)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (14 3)  (452 243)  (452 243)  routing T_9_15.sp4_v_t_1 <X> T_9_15.lc_trk_g0_4
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp4_v_t_1 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 4)  (459 244)  (459 244)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g1_3
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 6)  (449 246)  (449 246)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_t_40
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 246)  (472 246)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 247)  (469 247)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (53 7)  (491 247)  (491 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 12)  (463 252)  (463 252)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2
 (25 13)  (463 253)  (463 253)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g3_2


LogicTile_10_15

 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 240)  (515 240)  routing T_10_15.sp12_h_r_11 <X> T_10_15.lc_trk_g0_3
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_3 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 243)  (492 243)  routing T_10_15.glb_netwk_3 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (14 3)  (506 243)  (506 243)  routing T_10_15.sp12_h_r_20 <X> T_10_15.lc_trk_g0_4
 (16 3)  (508 243)  (508 243)  routing T_10_15.sp12_h_r_20 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (37 6)  (529 246)  (529 246)  LC_3 Logic Functioning bit
 (38 6)  (530 246)  (530 246)  LC_3 Logic Functioning bit
 (39 6)  (531 246)  (531 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (38 7)  (530 247)  (530 247)  LC_3 Logic Functioning bit
 (47 7)  (539 247)  (539 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (543 247)  (543 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 14)  (497 254)  (497 254)  routing T_10_15.sp4_v_t_44 <X> T_10_15.sp4_h_l_44
 (6 15)  (498 255)  (498 255)  routing T_10_15.sp4_v_t_44 <X> T_10_15.sp4_h_l_44


LogicTile_11_15

 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_3 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (549 242)  (549 242)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_l_23
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_3 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (21 4)  (567 244)  (567 244)  routing T_11_15.wire_logic_cluster/lc_3/out <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 246)  (573 246)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (47 6)  (593 246)  (593 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (16 7)  (562 247)  (562 247)  routing T_11_15.sp12_h_r_12 <X> T_11_15.lc_trk_g1_4
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (39 7)  (585 247)  (585 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (43 7)  (589 247)  (589 247)  LC_3 Logic Functioning bit
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp12_v_b_11 <X> T_11_15.lc_trk_g3_3


LogicTile_3_14

 (3 4)  (129 228)  (129 228)  routing T_3_14.sp12_v_t_23 <X> T_3_14.sp12_h_r_0
 (19 13)  (145 237)  (145 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_14

 (11 2)  (299 226)  (299 226)  routing T_6_14.sp4_h_r_8 <X> T_6_14.sp4_v_t_39
 (13 2)  (301 226)  (301 226)  routing T_6_14.sp4_h_r_8 <X> T_6_14.sp4_v_t_39
 (12 3)  (300 227)  (300 227)  routing T_6_14.sp4_h_r_8 <X> T_6_14.sp4_v_t_39
 (6 10)  (294 234)  (294 234)  routing T_6_14.sp4_h_l_36 <X> T_6_14.sp4_v_t_43


LogicTile_10_14

 (12 10)  (504 234)  (504 234)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45
 (11 11)  (503 235)  (503 235)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45
 (13 11)  (505 235)  (505 235)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_h_l_45


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9

 (7 10)  (79 154)  (79 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_3_9

 (7 10)  (133 154)  (133 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_4_9

 (7 10)  (187 154)  (187 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_5_9

 (7 10)  (241 154)  (241 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_8_9



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_9

 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_11_9

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8


