
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106938                       # Number of seconds simulated
sim_ticks                                106938333948                       # Number of ticks simulated
final_tick                               636576051258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148197                       # Simulator instruction rate (inst/s)
host_op_rate                                   187386                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7174514                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898680                       # Number of bytes of host memory used
host_seconds                                 14905.31                       # Real time elapsed on the host
sim_insts                                  2208918689                       # Number of instructions simulated
sim_ops                                    2793046128                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5835136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2335232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8173440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1611136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1611136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        45587                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18244                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63855                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12587                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12587                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54565428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21837183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76431338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15066029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15066029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15066029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54565428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21837183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91497367                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256446845                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21405955                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429582                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919467                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8822566                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135466                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235644                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87066                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193762677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120510530                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21405955                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10371110                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5741993                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10545470                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854298                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233570384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.623875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208099315     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726470      1.17%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139460      0.92%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310716      0.99%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1949974      0.83%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107860      0.47%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759056      0.32%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1932591      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12544942      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233570384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083471                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.469924                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191409566                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12937417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25330903                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       107855                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3784639                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650022                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145442337                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51673                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3784639                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191666720                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8874722                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2898279                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182111                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1163901                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145222652                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4549                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422595                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        49921                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203203214                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676836635                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676836635                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34752508                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3614733                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7853096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695727                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144712618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137415053                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83162                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20218663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41290325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233570384                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293785                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175519091     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24514523     10.50%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12382206      5.30%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7983018      3.42%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570542      2.81%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584038      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186449      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778124      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52393      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233570384                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961616     75.41%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144764     11.35%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168791     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925851     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015528      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651475      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806119      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137415053                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535842                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275171                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009280                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    509758823                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164965989                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133600461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138690224                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152648                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829372                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143530                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3784639                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        8082651                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       288266                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144746637                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          455                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980972                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7853096                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12592                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215795                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134826646                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518602                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588407                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323942                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19240793                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805340                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525749                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133602240                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133600461                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79383227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213690848                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520967                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371486                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22290634                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943749                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229785745                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.532959                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    180009214     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23320608     10.15%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10832338      4.71%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818050      2.10%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655148      1.59%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543921      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533900      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097196      0.48%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975370      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229785745                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975370                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371567372                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293298691                       # The number of ROB writes
system.switch_cpus0.timesIdled                2872571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22876461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.564468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.564468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.389944                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.389944                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609633469                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184088710                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138154288                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256446845                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22772867                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18464218                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097782                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9322801                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8626666                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2471547                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98893                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197291638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126964587                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22772867                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11098213                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27953211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6400669                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5550422                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12192719                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2095470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235071120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207117909     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1947532      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3538144      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3274789      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2078143      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1708415      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          980139      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1009625      0.43%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13416424      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235071120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088802                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.495091                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195271339                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7588905                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27885532                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49713                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4275626                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3951805                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155879557                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4275626                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195771565                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1311793                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5119843                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27405350                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1186938                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155745594                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        207033                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       506481                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220896308                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725484846                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725484846                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181797446                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39098831                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35801                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17900                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4354216                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14714189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7605603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86856                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1691290                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154728967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146079788                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122922                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23377724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49271052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    235071120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172078983     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26663277     11.34%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14339215      6.10%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7276723      3.10%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8663263      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2808650      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2626500      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463462      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151047      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235071120                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         440372     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        153843     20.79%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145907     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122847549     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2094776      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17901      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13538532      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7581030      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146079788                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569630                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             740122                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    528093739                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178142715                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142926325                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146819910                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       283751                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2862847                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97829                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4275626                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         887030                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121963                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154764767                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14714189                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7605603                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17900                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1119722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288545                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143976957                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13062412                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2102830                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20643268                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20324430                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7580856                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561430                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142926361                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142926325                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82477899                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229775554                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.557333                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358950                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105878485                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130367251                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24397874                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35800                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2124409                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230795494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364561                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175893046     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25275230     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13110186      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4209893      1.82%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5788515      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1940632      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1122892      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       993402      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2461698      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230795494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105878485                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130367251                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19359116                       # Number of memory references committed
system.switch_cpus1.commit.loads             11851342                       # Number of loads committed
system.switch_cpus1.commit.membars              17900                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18817090                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117450857                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2688792                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2461698                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           383098921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313805925                       # The number of ROB writes
system.switch_cpus1.timesIdled                3061331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21375725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105878485                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130367251                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105878485                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.422086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.422086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412867                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412867                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647560421                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200015651                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143823128                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35800                       # number of misc regfile writes
system.l20.replacements                         45611                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           71502                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46635                       # Sample count of references to valid blocks.
system.l20.avg_refs                          1.533226                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.153400                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.181576                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   979.786704                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            39.878320                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004056                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000177                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.956823                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.038944                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        51891                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  51891                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8734                       # number of Writeback hits
system.l20.Writeback_hits::total                 8734                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        51891                       # number of demand (read+write) hits
system.l20.demand_hits::total                   51891                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        51891                       # number of overall hits
system.l20.overall_hits::total                  51891                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        45587                       # number of ReadReq misses
system.l20.ReadReq_misses::total                45597                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        45587                       # number of demand (read+write) misses
system.l20.demand_misses::total                 45597                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        45587                       # number of overall misses
system.l20.overall_misses::total                45597                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874534                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9600891696                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9602766230                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874534                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9600891696                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9602766230                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874534                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9600891696                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9602766230                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97478                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97488                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8734                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8734                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97478                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97488                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97478                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97488                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.467664                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.467719                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.467664                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.467719                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.467664                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.467719                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 187453.400000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210605.911685                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210600.834046                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 187453.400000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210605.911685                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210600.834046                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 187453.400000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210605.911685                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210600.834046                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6064                       # number of writebacks
system.l20.writebacks::total                     6064                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        45587                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           45597                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        45587                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            45597                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        45587                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           45597                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1274063                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6868273926                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6869547989                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1274063                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6868273926                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6869547989                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1274063                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6868273926                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6869547989                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.467664                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.467719                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.467664                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.467719                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.467664                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.467719                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127406.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150662.994406                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150657.893918                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127406.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150662.994406                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150657.893918                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127406.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150662.994406                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150657.893918                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18300                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           46402                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19324                       # Sample count of references to valid blocks.
system.l21.avg_refs                          2.401263                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.561443                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.476738                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   919.958843                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            95.002976                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008361                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000466                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.898397                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.092776                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        23079                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  23079                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8994                       # number of Writeback hits
system.l21.Writeback_hits::total                 8994                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        23079                       # number of demand (read+write) hits
system.l21.demand_hits::total                   23079                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        23079                       # number of overall hits
system.l21.overall_hits::total                  23079                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18244                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18258                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18244                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18258                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18244                       # number of overall misses
system.l21.overall_misses::total                18258                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2663648                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3723479083                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3726142731                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2663648                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3723479083                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3726142731                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2663648                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3723479083                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3726142731                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41323                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41337                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8994                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8994                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41323                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41337                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41323                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41337                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.441497                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.441687                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.441497                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.441687                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.441497                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.441687                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 190260.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204093.350307                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204082.743510                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 190260.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204093.350307                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204082.743510                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 190260.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204093.350307                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204082.743510                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6523                       # number of writebacks
system.l21.writebacks::total                     6523                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18244                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18258                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18244                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18258                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18244                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18258                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1819790                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2625620338                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2627440128                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1819790                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2625620338                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2627440128                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1819790                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2625620338                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2627440128                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.441497                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.441687                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.441497                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.441687                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.441497                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.441687                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       129985                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143916.922714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143906.239895                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       129985                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143916.922714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143906.239895                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       129985                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143916.922714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143906.239895                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.764040                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861937                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849839.007313                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.764040                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015647                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876224                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854287                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854287                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854287                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2228182                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2228182                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2228182                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2228182                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2228182                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2228182                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854298                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854298                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854298                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854298                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854298                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       202562                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       202562                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       202562                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       202562                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       202562                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       202562                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1957534                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1957534                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1957534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1957534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1957534                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1957534                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195753.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195753.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195753.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195753.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195753.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195753.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97478                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996361                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97734                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1954.246843                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.599937                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.400063                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411159                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17397                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17397                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088391                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088391                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088391                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402256                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402336                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402336                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53169404660                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53169404660                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9888811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9888811                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53179293471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53179293471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53179293471                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53179293471                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490727                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490727                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490727                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490727                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037200                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037200                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021759                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021759                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021759                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132178.027574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132178.027574                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 123610.137500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 123610.137500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132176.323946                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132176.323946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132176.323946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132176.323946                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8734                       # number of writebacks
system.cpu0.dcache.writebacks::total             8734                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304778                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304778                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304858                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304858                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97478                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97478                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97478                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13391407115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13391407115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13391407115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13391407115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13391407115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13391407115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005272                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005272                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005272                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005272                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137378.763567                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 137378.763567                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 137378.763567                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137378.763567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 137378.763567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137378.763567                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996893                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015240556                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192744.181425                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996893                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12192704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12192704                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12192704                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12192704                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12192704                       # number of overall hits
system.cpu1.icache.overall_hits::total       12192704                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3144947                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3144947                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3144947                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3144947                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3144947                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3144947                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12192719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12192719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12192719                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12192719                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12192719                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12192719                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 209663.133333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 209663.133333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 209663.133333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 209663.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 209663.133333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 209663.133333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2779848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2779848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2779848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2779848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2779848                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2779848                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198560.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198560.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198560.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198560.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198560.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198560.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41323                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169512152                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41579                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4076.869381                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.024798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.975202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910253                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089747                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9814591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9814591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7473771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7473771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17900                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17900                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17288362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17288362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17288362                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17288362                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       124321                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124321                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124321                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124321                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124321                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124321                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18013074307                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18013074307                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18013074307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18013074307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18013074307                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18013074307                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9938912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9938912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7473771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7473771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17900                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17900                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17412683                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17412683                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17412683                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17412683                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012509                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 144891.645876                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 144891.645876                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 144891.645876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 144891.645876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 144891.645876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 144891.645876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8994                       # number of writebacks
system.cpu1.dcache.writebacks::total             8994                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82998                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82998                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41323                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41323                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5379362561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5379362561                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5379362561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5379362561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5379362561                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5379362561                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130178.413015                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 130178.413015                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 130178.413015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 130178.413015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 130178.413015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 130178.413015                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
