// Seed: 3192633860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  if ("" !== 1) wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  bit  id_4;
  tri1 id_5 = id_5;
  assign id_3 = id_3 * -1 - $display(-1, this, -1'b0, id_5, id_3);
  reg id_6;
  bit id_7;
  bit id_8 = id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_2
  );
  logic [7:0] id_9;
  supply0 id_10 = 1;
  always
    if (id_10) id_6 <= 1;
    else id_7 <= id_4;
  assign id_9 = id_9[1];
endmodule
