Warning (10268): Verilog HDL information at word_gen.sv(72): always construct contains both blocking and non-blocking assignments File: C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv Line: 72
Warning (10268): Verilog HDL information at word_gen.sv(84): always construct contains both blocking and non-blocking assignments File: C:/QuartusProjects/verilog-portfolio/hello/word_gen.sv Line: 84
