viewName "module"
langName "Verilog"
libName ""
extDirs ".v"
libFiles ""
libDirs ""
