// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_abs_r (
        ap_ready,
        n,
        ap_return
);


output   ap_ready;
input  [31:0] n;
output  [31:0] ap_return;

wire   [0:0] tmp_fu_22_p3;
wire   [31:0] m_fu_30_p2;

assign ap_ready = 1'b1;

assign m_fu_30_p2 = (32'd0 - n);

assign tmp_fu_22_p3 = n[32'd31];

assign ap_return = ((tmp_fu_22_p3[0:0] == 1'b1) ? m_fu_30_p2 : n);

endmodule //adpcm_main_abs_r
