@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 149 sequential elements including FFT_Butterfly_HW_MATHDSP_0.real_a_out_sig[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
