Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 26 13:17:37 2024
| Host         : JARVIS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/mlp_oled_0/inst/mFind/o_data_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.883        0.000                      0                16287        0.033        0.000                      0                16287        3.750        0.000                       0                  6685  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.883        0.000                      0                16287        0.033        0.000                      0                16287        3.750        0.000                       0                  6685  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 2.170ns (24.991%)  route 6.513ns (75.009%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.711     9.352    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X10Y41         LDCE (SetClr_ldce_CLR_Q)     1.100    10.452 f  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[85]/Q
                         net (fo=1, routed)           0.577    11.029    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[2]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.153 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[4]_i_2/O
                         net (fo=1, routed)           0.591    11.744    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[4]_i_2_n_30
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.868 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[4]_i_1/O
                         net (fo=1, routed)           0.000    11.868    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[4]
    SLICE_X11Y40         FDRE                                         f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.579    12.759    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[4]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.032    12.751    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 2.170ns (25.309%)  route 6.404ns (74.691%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.711     9.352    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X10Y41         LDCE (SetClr_ldce_CLR_Q)     1.100    10.452 f  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[87]/Q
                         net (fo=2, routed)           0.456    10.907    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[3]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124    11.031 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[6]_i_4/O
                         net (fo=1, routed)           0.604    11.635    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[6]_i_4_n_30
    SLICE_X9Y38          LUT4 (Prop_lut4_I0_O)        0.124    11.759 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[6]_i_2/O
                         net (fo=1, routed)           0.000    11.759    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[6]
    SLICE_X9Y38          FDRE                                         f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.577    12.757    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X9Y38          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[6]/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    12.748    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.970ns (23.274%)  route 6.495ns (76.726%))
  Logic Levels:           6  (LDPE=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.657     9.298    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X9Y42          LDPE (SetClr_ldpe_PRE_Q)     0.900    10.198 r  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[91]/Q
                         net (fo=2, routed)           0.752    10.950    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[5]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    11.074 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[2]_i_3/O
                         net (fo=1, routed)           0.452    11.526    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[2]_i_3_n_30
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    11.650 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[2]_i_1/O
                         net (fo=1, routed)           0.000    11.650    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[2]
    SLICE_X8Y40          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.578    12.757    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[2]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)        0.077    12.795    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.157ns (25.833%)  route 6.193ns (74.167%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.657     9.298    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X9Y42          LDCE (SetClr_ldce_CLR_Q)     1.087    10.385 f  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[92]/Q
                         net (fo=1, routed)           0.436    10.821    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[6]
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.945 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[3]_i_3/O
                         net (fo=1, routed)           0.466    11.411    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[3]_i_3_n_30
    SLICE_X9Y40          LUT6 (Prop_lut6_I1_O)        0.124    11.535 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[3]_i_1/O
                         net (fo=1, routed)           0.000    11.535    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[3]
    SLICE_X9Y40          FDRE                                         f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.578    12.757    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[3]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.029    12.747    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 2.013ns (24.145%)  route 6.324ns (75.855%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.886     3.180    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X28Y113        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/Q
                         net (fo=21, routed)          1.771     5.407    design_1_i/mlp_oled_0/inst/mFind/counter[1]
    SLICE_X30Y133        LUT6 (Prop_lut6_I2_O)        0.124     5.531 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5/O
                         net (fo=1, routed)           0.000     5.531    design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5_n_30
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     5.745 r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3/O
                         net (fo=1, routed)           0.452     6.198    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3_n_30
    SLICE_X30Y133        LUT5 (Prop_lut5_I4_O)        0.297     6.495 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_2/O
                         net (fo=3, routed)           0.564     7.059    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_0
    SLICE_X29Y135        LUT4 (Prop_lut4_I2_O)        0.124     7.183 r  design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.183    design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7_n_30
    SLICE_X29Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.733 r  design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.608     9.341    design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry_n_30
    SLICE_X27Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  design_1_i/mlp_oled_0/inst/mFind/o_data[31]_i_1/O
                         net (fo=33, routed)          1.205    10.670    design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[16][0]
    SLICE_X30Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  design_1_i/mlp_oled_0/inst/l3/n_0/maxValue[7]_i_1/O
                         net (fo=8, routed)           0.724    11.517    design_1_i/mlp_oled_0/inst/mFind/outvalid_reg_0[0]
    SLICE_X28Y135        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.694    12.873    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X28Y135        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[0]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X28Y135        FDRE (Setup_fdre_C_CE)      -0.205    12.761    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 1.970ns (23.813%)  route 6.303ns (76.187%))
  Logic Levels:           6  (LDPE=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.657     9.298    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X9Y42          LDPE (SetClr_ldpe_PRE_Q)     0.900    10.198 r  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[91]/Q
                         net (fo=2, routed)           0.605    10.803    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[5]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124    10.927 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[0]_i_3/O
                         net (fo=1, routed)           0.407    11.334    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[0]_i_3_n_30
    SLICE_X9Y40          LUT6 (Prop_lut6_I2_O)        0.124    11.458 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[0]
    SLICE_X9Y40          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.578    12.757    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[0]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)        0.031    12.749    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 1.981ns (23.852%)  route 6.324ns (76.148%))
  Logic Levels:           6  (LDPE=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.891     3.185    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y105        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  design_1_i/mlp_oled_0/inst/mFind/o_data_reg[27]/Q
                         net (fo=2, routed)           1.504     5.145    design_1_i/mlp_oled_0/inst/mFind/Q[27]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.124     5.269 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6/O
                         net (fo=1, routed)           0.605     5.874    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_6_n_30
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.124     5.998 f  design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4/O
                         net (fo=32, routed)          2.525     8.523    design_1_i/mlp_oled_0/inst/mFind/str3_reg[117]_i_4_n_30
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.118     8.641 r  design_1_i/mlp_oled_0/inst/mFind/str3_reg[116]_i_3/O
                         net (fo=9, routed)           0.711     9.352    design_1_i/mlp_oled_0/inst/oled_top/AR[3]
    SLICE_X10Y41         LDPE (SetClr_ldpe_PRE_Q)     0.911    10.263 r  design_1_i/mlp_oled_0/inst/oled_top/str3_reg[114]/Q
                         net (fo=1, routed)           0.475    10.738    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/Q[20]
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.862 f  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[1]_i_2/O
                         net (fo=1, routed)           0.504    11.366    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[1]_i_2_n_30
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.490 r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii[1]_i_1/O
                         net (fo=1, routed)           0.000    11.490    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/write_ascii_data[1]
    SLICE_X10Y40         FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.579    12.759    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/s_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[1]/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    12.796    design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/temp_write_ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.013ns (24.347%)  route 6.255ns (75.653%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.886     3.180    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X28Y113        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/Q
                         net (fo=21, routed)          1.771     5.407    design_1_i/mlp_oled_0/inst/mFind/counter[1]
    SLICE_X30Y133        LUT6 (Prop_lut6_I2_O)        0.124     5.531 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5/O
                         net (fo=1, routed)           0.000     5.531    design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5_n_30
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     5.745 r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3/O
                         net (fo=1, routed)           0.452     6.198    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3_n_30
    SLICE_X30Y133        LUT5 (Prop_lut5_I4_O)        0.297     6.495 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_2/O
                         net (fo=3, routed)           0.564     7.059    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_0
    SLICE_X29Y135        LUT4 (Prop_lut4_I2_O)        0.124     7.183 r  design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.183    design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7_n_30
    SLICE_X29Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.733 r  design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.608     9.341    design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry_n_30
    SLICE_X27Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  design_1_i/mlp_oled_0/inst/mFind/o_data[31]_i_1/O
                         net (fo=33, routed)          1.205    10.670    design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[16][0]
    SLICE_X30Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  design_1_i/mlp_oled_0/inst/l3/n_0/maxValue[7]_i_1/O
                         net (fo=8, routed)           0.654    11.448    design_1_i/mlp_oled_0/inst/mFind/outvalid_reg_0[0]
    SLICE_X31Y136        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.694    12.873    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y136        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[5]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X31Y136        FDRE (Setup_fdre_C_CE)      -0.205    12.761    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.013ns (24.347%)  route 6.255ns (75.653%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.886     3.180    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X28Y113        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/Q
                         net (fo=21, routed)          1.771     5.407    design_1_i/mlp_oled_0/inst/mFind/counter[1]
    SLICE_X30Y133        LUT6 (Prop_lut6_I2_O)        0.124     5.531 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5/O
                         net (fo=1, routed)           0.000     5.531    design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5_n_30
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     5.745 r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3/O
                         net (fo=1, routed)           0.452     6.198    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3_n_30
    SLICE_X30Y133        LUT5 (Prop_lut5_I4_O)        0.297     6.495 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_2/O
                         net (fo=3, routed)           0.564     7.059    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_0
    SLICE_X29Y135        LUT4 (Prop_lut4_I2_O)        0.124     7.183 r  design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.183    design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7_n_30
    SLICE_X29Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.733 r  design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.608     9.341    design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry_n_30
    SLICE_X27Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  design_1_i/mlp_oled_0/inst/mFind/o_data[31]_i_1/O
                         net (fo=33, routed)          1.205    10.670    design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[16][0]
    SLICE_X30Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  design_1_i/mlp_oled_0/inst/l3/n_0/maxValue[7]_i_1/O
                         net (fo=8, routed)           0.654    11.448    design_1_i/mlp_oled_0/inst/mFind/outvalid_reg_0[0]
    SLICE_X31Y136        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.694    12.873    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X31Y136        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[7]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X31Y136        FDRE (Setup_fdre_C_CE)      -0.205    12.761    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 2.013ns (24.581%)  route 6.176ns (75.419%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.886     3.180    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X28Y113        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.456     3.636 r  design_1_i/mlp_oled_0/inst/mFind/counter_reg[1]/Q
                         net (fo=21, routed)          1.771     5.407    design_1_i/mlp_oled_0/inst/mFind/counter[1]
    SLICE_X30Y133        LUT6 (Prop_lut6_I2_O)        0.124     5.531 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5/O
                         net (fo=1, routed)           0.000     5.531    design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_5_n_30
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I1_O)      0.214     5.745 r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3/O
                         net (fo=1, routed)           0.452     6.198    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_i_3_n_30
    SLICE_X30Y133        LUT5 (Prop_lut5_I4_O)        0.297     6.495 r  design_1_i/mlp_oled_0/inst/mFind/maxValue[2]_i_2/O
                         net (fo=3, routed)           0.564     7.059    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[2]_0
    SLICE_X29Y135        LUT4 (Prop_lut4_I2_O)        0.124     7.183 r  design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.183    design_1_i/mlp_oled_0/inst/mFind/i__carry_i_7_n_30
    SLICE_X29Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.733 r  design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.608     9.341    design_1_i/mlp_oled_0/inst/mFind/maxValue0_inferred__0/i__carry_n_30
    SLICE_X27Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  design_1_i/mlp_oled_0/inst/mFind/o_data[31]_i_1/O
                         net (fo=33, routed)          1.205    10.670    design_1_i/mlp_oled_0/inst/l3/n_0/counter_reg[16][0]
    SLICE_X30Y130        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  design_1_i/mlp_oled_0/inst/l3/n_0/maxValue[7]_i_1/O
                         net (fo=8, routed)           0.576    11.369    design_1_i/mlp_oled_0/inst/mFind/outvalid_reg_0[0]
    SLICE_X29Y135        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        1.694    12.873    design_1_i/mlp_oled_0/inst/mFind/s_axi_aclk
    SLICE_X29Y135        FDRE                                         r  design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[1]/C
                         clock pessimism              0.247    13.120    
                         clock uncertainty           -0.154    12.966    
    SLICE_X29Y135        FDRE (Setup_fdre_C_CE)      -0.205    12.761    design_1_i/mlp_oled_0/inst/mFind/maxValue_reg[1]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.700%)  route 0.220ns (57.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.593     0.929    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y39         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.164     1.093 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1081]/Q
                         net (fo=1, routed)           0.220     1.313    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.900     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     1.280    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/mlp_oled_0/inst/l2/n_17/mul_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/l2/n_17/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.696%)  route 0.240ns (56.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.632     0.968    design_1_i/mlp_oled_0/inst/l2/n_17/s_axi_aclk
    SLICE_X47Y117        FDRE                                         r  design_1_i/mlp_oled_0/inst/l2/n_17/mul_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  design_1_i/mlp_oled_0/inst/l2/n_17/mul_reg[15]/Q
                         net (fo=17, routed)          0.240     1.349    design_1_i/mlp_oled_0/inst/l2/n_17/mul_reg_n_30_[15]
    SLICE_X50Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.394 r  design_1_i/mlp_oled_0/inst/l2/n_17/sum[14]_i_1__22/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/mlp_oled_0/inst/l2/n_17/sum[14]_i_1__22_n_30
    SLICE_X50Y116        FDRE                                         r  design_1_i/mlp_oled_0/inst/l2/n_17/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.899     1.265    design_1_i/mlp_oled_0/inst/l2/n_17/s_axi_aclk
    SLICE_X50Y116        FDRE                                         r  design_1_i/mlp_oled_0/inst/l2/n_17/sum_reg[14]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.121     1.347    design_1_i/mlp_oled_0/inst/l2/n_17/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.346%)  route 0.258ns (64.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.594     0.930    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X23Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.258     1.328    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.900     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[0])
                                                      0.296     1.280    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.719%)  route 0.221ns (54.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.591     0.927    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1142]/Q
                         net (fo=1, routed)           0.221     1.288    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg_n_0_[1142]
    SLICE_X29Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.333 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1142]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1142]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.845     1.211    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1142]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1142]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/mlp_oled_0/inst/l2/n_2/sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/y_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.194%)  route 0.178ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.640     0.976    design_1_i/mlp_oled_0/inst/l2/n_2/s_axi_aclk
    SLICE_X35Y106        FDRE                                         r  design_1_i/mlp_oled_0/inst/l2/n_2/sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/mlp_oled_0/inst/l2/n_2/sum_reg[12]/Q
                         net (fo=3, routed)           0.178     1.295    design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/ADDRARDADDR[6]
    RAMB18_X2Y42         RAMB18E1                                     r  design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/y_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.952     1.318    design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/s_axi_aclk
    RAMB18_X2Y42         RAMB18E1                                     r  design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/y_reg/CLKARDCLK
                         clock pessimism             -0.268     1.050    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.233    design_1_i/mlp_oled_0/inst/l2/n_2/siginst.s1/y_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.886%)  route 0.269ns (62.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.594     0.930    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X20Y40         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1067]/Q
                         net (fo=1, routed)           0.269     1.362    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.900     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.003    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.299    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/mlp_oled_0/inst/l3/n_6/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/l3/n_6/WM/wout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.817%)  route 0.184ns (42.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.624     0.960    design_1_i/mlp_oled_0/inst/l3/n_6/s_axi_aclk
    SLICE_X50Y122        FDRE                                         r  design_1_i/mlp_oled_0/inst/l3/n_6/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.148     1.108 r  design_1_i/mlp_oled_0/inst/l3/n_6/r_addr_reg[4]/Q
                         net (fo=10, routed)          0.184     1.292    design_1_i/mlp_oled_0/inst/l3/n_6/WM/r_addr_reg[4][4]
    SLICE_X49Y122        LUT5 (Prop_lut5_I4_O)        0.104     1.396 r  design_1_i/mlp_oled_0/inst/l3/n_6/WM/g0_b3__25/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/mlp_oled_0/inst/l3/n_6/WM/g0_b3__25_n_30
    SLICE_X49Y122        FDRE                                         r  design_1_i/mlp_oled_0/inst/l3/n_6/WM/wout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.897     1.263    design_1_i/mlp_oled_0/inst/l3/n_6/WM/s_axi_aclk
    SLICE_X49Y122        FDRE                                         r  design_1_i/mlp_oled_0/inst/l3/n_6/WM/wout_reg[3]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.107     1.331    design_1_i/mlp_oled_0/inst/l3/n_6/WM/wout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.481%)  route 0.251ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.594     0.930    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y41         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1089]/Q
                         net (fo=1, routed)           0.251     1.345    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.900     1.266    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.296     1.280    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.257%)  route 0.186ns (42.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.563     0.899    design_1_i/mlp_oled_0/inst/l1/n_9/s_axi_aclk
    SLICE_X38Y48         FDRE                                         r  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[7]/Q
                         net (fo=8, routed)           0.186     1.232    design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg__0[7]
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.101     1.333 r  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr[9]_i_1__13/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/mlp_oled_0/inst/l1/n_9/r_addr[9]_i_1__13_n_30
    SLICE_X39Y50         FDRE                                         r  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6686, routed)        0.825     1.191    design_1_i/mlp_oled_0/inst/l1/n_9/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[9]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.107     1.268    design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y15  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/PIXEL_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y15  design_1_i/mlp_oled_0/inst/oled_top/m_OLEDCtrl/PIXEL_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27  design_1_i/mlp_oled_0/inst/l1/n_4/siginst.s1/y_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27  design_1_i/mlp_oled_0/inst/l1/n_4/siginst.s1/y_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y54  design_1_i/mlp_oled_0/inst/l3/n_2/siginst.s1/y_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y54  design_1_i/mlp_oled_0/inst/l3/n_2/siginst.s1/y_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  design_1_i/mlp_oled_0/inst/l1/n_14/r_addr_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y48  design_1_i/mlp_oled_0/inst/l2/n_18/siginst.s1/y_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y48  design_1_i/mlp_oled_0/inst/l2/n_18/siginst.s1/y_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  design_1_i/mlp_oled_0/inst/l1/n_9/r_addr_reg_rep/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y50  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y55  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y56  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y54  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y54  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK



