TimeQuest Timing Analyzer report for lab_4_multireg
Thu Jan 23 13:10:57 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; lab_4_multireg                                     ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; clk                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                              ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] } ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                              ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 352.36 MHz ; 250.0 MHz       ; clk                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 911.58 MHz ; 500.0 MHz       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -1.838 ; -24.158       ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.097 ; -0.184        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -0.125 ; -0.125        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.402  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -27.000       ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.000 ; -4.000        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.838 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.773      ;
; -1.720 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.655      ;
; -1.643 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.578      ;
; -1.608 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.543      ;
; -1.525 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.460      ;
; -1.492 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.427      ;
; -1.409 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.344      ;
; -1.374 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.309      ;
; -1.373 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.657      ;
; -1.367 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.651      ;
; -1.294 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.229      ;
; -1.276 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.846      ;
; -1.258 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.193      ;
; -1.258 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.193      ;
; -1.257 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.541      ;
; -1.255 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.539      ;
; -1.253 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.537      ;
; -1.252 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.187      ;
; -1.251 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.535      ;
; -1.249 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.533      ;
; -1.195 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.765      ;
; -1.178 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.462      ;
; -1.177 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.112      ;
; -1.159 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.729      ;
; -1.143 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.077      ;
; -1.143 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.427      ;
; -1.142 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.061     ; 2.076      ;
; -1.141 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.425      ;
; -1.140 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.075      ;
; -1.140 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.424      ;
; -1.139 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.423      ;
; -1.138 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.073      ;
; -1.137 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.421      ;
; -1.137 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.421      ;
; -1.136 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.071      ;
; -1.135 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.419      ;
; -1.134 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 2.069      ;
; -1.133 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.417      ;
; -1.082 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.652      ;
; -1.063 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.998      ;
; -1.062 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.997      ;
; -1.062 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.346      ;
; -1.060 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.344      ;
; -1.046 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.616      ;
; -1.028 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.963      ;
; -1.027 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.061     ; 1.961      ;
; -1.027 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.961      ;
; -1.027 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.311      ;
; -1.027 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.311      ;
; -1.025 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.309      ;
; -1.025 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.959      ;
; -1.025 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.960      ;
; -1.024 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.308      ;
; -1.024 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.308      ;
; -1.023 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.307      ;
; -1.022 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.957      ;
; -1.022 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.957      ;
; -1.021 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.955      ;
; -1.021 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.305      ;
; -1.021 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.305      ;
; -1.021 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.305      ;
; -1.019 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.303      ;
; -1.018 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.953      ;
; -1.017 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.301      ;
; -0.963 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.533      ;
; -0.948 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.882      ;
; -0.946 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.230      ;
; -0.945 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.880      ;
; -0.944 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.878      ;
; -0.944 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.228      ;
; -0.944 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.228      ;
; -0.931 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.501      ;
; -0.913 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.847      ;
; -0.912 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.847      ;
; -0.911 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.061     ; 1.845      ;
; -0.911 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.195      ;
; -0.911 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.195      ;
; -0.909 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.193      ;
; -0.909 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.844      ;
; -0.909 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.061     ; 1.843      ;
; -0.909 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.844      ;
; -0.908 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.192      ;
; -0.908 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.192      ;
; -0.907 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.191      ;
; -0.907 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.841      ;
; -0.906 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.841      ;
; -0.906 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.841      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.061     ; 1.839      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.189      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.189      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.189      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.189      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.187      ;
; -0.903 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.837      ;
; -0.901 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.185      ;
; -0.848 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.425     ; 1.418      ;
; -0.832 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.061     ; 1.766      ;
; -0.830 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.764      ;
; -0.830 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.114      ;
; -0.829 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.289      ; 2.113      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.097 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 1.030      ;
; -0.087 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 1.020      ;
; -0.061 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 0.994      ;
; 0.074  ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 0.859      ;
; 0.075  ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 0.858      ;
; 0.212  ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 0.721      ;
; 0.213  ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.062     ; 0.720      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.125 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk         ; 0.000        ; 2.374      ; 2.635      ;
; 0.462  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.044      ;
; 0.478  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.060      ;
; 0.521  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk         ; -0.500       ; 2.374      ; 2.781      ;
; 0.535  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.768      ;
; 0.536  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.769      ;
; 0.537  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.770      ;
; 0.539  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.772      ;
; 0.539  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.772      ;
; 0.540  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.773      ;
; 0.541  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.774      ;
; 0.541  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 0.774      ;
; 0.549  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.767      ;
; 0.549  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.767      ;
; 0.550  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.768      ;
; 0.550  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.768      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.769      ;
; 0.551  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.769      ;
; 0.553  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.771      ;
; 0.553  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.771      ;
; 0.554  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.772      ;
; 0.554  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.772      ;
; 0.555  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.773      ;
; 0.572  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.154      ;
; 0.573  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.155      ;
; 0.574  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.156      ;
; 0.587  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.170      ;
; 0.588  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.170      ;
; 0.590  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.172      ;
; 0.683  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.265      ;
; 0.684  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.266      ;
; 0.684  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.267      ;
; 0.685  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.267      ;
; 0.686  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.268      ;
; 0.697  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.280      ;
; 0.699  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.282      ;
; 0.699  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.282      ;
; 0.700  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.282      ;
; 0.702  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.284      ;
; 0.794  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.377      ;
; 0.795  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.377      ;
; 0.796  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.378      ;
; 0.796  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.379      ;
; 0.797  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.380      ;
; 0.797  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.379      ;
; 0.798  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.380      ;
; 0.809  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.392      ;
; 0.809  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.392      ;
; 0.811  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.044      ;
; 0.811  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.394      ;
; 0.811  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.394      ;
; 0.812  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.045      ;
; 0.812  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.394      ;
; 0.812  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.395      ;
; 0.813  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.046      ;
; 0.814  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.396      ;
; 0.824  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.057      ;
; 0.825  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.043      ;
; 0.825  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.043      ;
; 0.825  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.043      ;
; 0.825  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.058      ;
; 0.826  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.044      ;
; 0.826  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.044      ;
; 0.826  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.059      ;
; 0.827  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.045      ;
; 0.827  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.060      ;
; 0.828  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.061      ;
; 0.828  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.061      ;
; 0.830  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.063      ;
; 0.837  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.062      ; 1.056      ;
; 0.838  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.056      ;
; 0.839  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.057      ;
; 0.839  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.057      ;
; 0.839  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.062      ; 1.058      ;
; 0.840  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.058      ;
; 0.840  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.058      ;
; 0.841  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.059      ;
; 0.841  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.059      ;
; 0.842  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.060      ;
; 0.842  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.060      ;
; 0.844  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.061      ; 1.062      ;
; 0.906  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.489      ;
; 0.907  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.490      ;
; 0.907  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.489      ;
; 0.908  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.491      ;
; 0.908  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.490      ;
; 0.909  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.492      ;
; 0.909  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.425      ; 1.491      ;
; 0.910  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.493      ;
; 0.921  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.154      ;
; 0.921  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.504      ;
; 0.921  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.504      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.076      ; 1.155      ;
; 0.922  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.426      ; 1.505      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.621      ;
; 0.506 ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.725      ;
; 0.509 ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.728      ;
; 0.622 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.841      ;
; 0.687 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.906      ;
; 0.695 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.062      ; 0.914      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; 0.074  ; 0.258        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 0.236  ; 0.236        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                      ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.256  ; 0.256        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                        ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; 0.504  ; 0.720        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; 0.524  ; 0.740        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.778 ; 3.347 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.778 ; 3.347 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.256 ; 2.805 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.238 ; 2.764 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.669 ; 2.190 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.729 ; 3.247 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.729 ; 3.247 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.608 ; 3.131 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.242 ; -1.731 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -2.291 ; -2.818 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.806 ; -2.320 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.788 ; -2.281 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.242 ; -1.731 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.442 ; -1.939 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.442 ; -1.939 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.519 ; -2.033 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.253 ; 5.191 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.294 ; 5.244 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 7.103 ; 6.875 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.256 ; 5.189 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.125 ; 5.059 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.164 ; 5.111 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 6.976 ; 6.744 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.128 ; 5.058 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 402.09 MHz  ; 250.0 MHz       ; clk                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1024.59 MHz ; 500.0 MHz       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -1.487 ; -18.270       ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.024  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -0.110 ; -0.110        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.362  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -27.000       ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.000 ; -4.000        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.487 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.429      ;
; -1.385 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.327      ;
; -1.323 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.265      ;
; -1.288 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.230      ;
; -1.218 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.160      ;
; -1.189 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.131      ;
; -1.119 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.061      ;
; -1.087 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 2.029      ;
; -1.069 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.329      ;
; -1.051 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.311      ;
; -1.021 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.963      ;
; -1.020 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.630      ;
; -0.987 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.929      ;
; -0.986 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.928      ;
; -0.969 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.229      ;
; -0.969 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.911      ;
; -0.967 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.227      ;
; -0.966 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.226      ;
; -0.953 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.563      ;
; -0.951 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.211      ;
; -0.949 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.209      ;
; -0.921 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.863      ;
; -0.918 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.528      ;
; -0.905 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.165      ;
; -0.888 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.829      ;
; -0.887 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.828      ;
; -0.885 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.827      ;
; -0.884 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.826      ;
; -0.870 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.130      ;
; -0.870 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.130      ;
; -0.869 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.129      ;
; -0.869 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.811      ;
; -0.867 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.127      ;
; -0.867 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.809      ;
; -0.866 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.126      ;
; -0.856 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.466      ;
; -0.852 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.112      ;
; -0.851 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.111      ;
; -0.849 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.109      ;
; -0.823 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.765      ;
; -0.822 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.432      ;
; -0.821 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.763      ;
; -0.805 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.065      ;
; -0.800 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.060      ;
; -0.788 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.054     ; 1.729      ;
; -0.788 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.729      ;
; -0.788 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.730      ;
; -0.788 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.730      ;
; -0.786 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.727      ;
; -0.784 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.726      ;
; -0.771 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.031      ;
; -0.770 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.711      ;
; -0.770 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.030      ;
; -0.770 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.712      ;
; -0.770 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.030      ;
; -0.770 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.030      ;
; -0.769 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.029      ;
; -0.767 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.027      ;
; -0.767 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.709      ;
; -0.766 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.026      ;
; -0.753 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.013      ;
; -0.752 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.362      ;
; -0.752 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.012      ;
; -0.751 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.011      ;
; -0.749 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.265      ; 2.009      ;
; -0.724 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.665      ;
; -0.722 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.332      ;
; -0.718 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.660      ;
; -0.717 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.658      ;
; -0.705 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.965      ;
; -0.701 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.961      ;
; -0.700 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.960      ;
; -0.689 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.631      ;
; -0.689 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.630      ;
; -0.688 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.054     ; 1.629      ;
; -0.688 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.630      ;
; -0.688 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.630      ;
; -0.686 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.054     ; 1.627      ;
; -0.685 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.626      ;
; -0.671 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.931      ;
; -0.671 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.613      ;
; -0.670 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.054     ; 1.611      ;
; -0.670 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.930      ;
; -0.670 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.612      ;
; -0.670 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.930      ;
; -0.670 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.930      ;
; -0.669 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.929      ;
; -0.668 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.609      ;
; -0.667 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.927      ;
; -0.666 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.926      ;
; -0.666 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.926      ;
; -0.653 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.913      ;
; -0.652 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.385     ; 1.262      ;
; -0.652 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.912      ;
; -0.651 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.911      ;
; -0.649 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.909      ;
; -0.624 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.054     ; 1.565      ;
; -0.619 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.053     ; 1.561      ;
; -0.619 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.054     ; 1.560      ;
; -0.605 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.265      ; 1.865      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.024 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.915      ;
; 0.033 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.906      ;
; 0.057 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.882      ;
; 0.173 ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.766      ;
; 0.174 ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.765      ;
; 0.300 ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.639      ;
; 0.300 ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.056     ; 0.639      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.110 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk         ; 0.000        ; 2.185      ; 2.429      ;
; 0.411  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 0.940      ;
; 0.423  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 0.952      ;
; 0.426  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk         ; -0.500       ; 2.185      ; 2.465      ;
; 0.481  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.692      ;
; 0.482  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.693      ;
; 0.483  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.694      ;
; 0.485  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.696      ;
; 0.486  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.697      ;
; 0.487  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.698      ;
; 0.488  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.699      ;
; 0.488  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.699      ;
; 0.493  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.691      ;
; 0.493  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.691      ;
; 0.495  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.693      ;
; 0.495  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.693      ;
; 0.496  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.694      ;
; 0.496  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.694      ;
; 0.497  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.695      ;
; 0.497  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.695      ;
; 0.498  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.697      ;
; 0.499  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.029      ;
; 0.500  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.698      ;
; 0.505  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.034      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.036      ;
; 0.512  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.041      ;
; 0.514  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.044      ;
; 0.515  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.713      ;
; 0.519  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.048      ;
; 0.594  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.123      ;
; 0.596  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.125      ;
; 0.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.131      ;
; 0.601  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.130      ;
; 0.603  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.132      ;
; 0.603  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.133      ;
; 0.608  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.137      ;
; 0.610  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.140      ;
; 0.610  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.140      ;
; 0.615  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.144      ;
; 0.690  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.220      ;
; 0.690  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.219      ;
; 0.692  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.221      ;
; 0.697  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.227      ;
; 0.697  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.226      ;
; 0.698  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.228      ;
; 0.699  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.228      ;
; 0.699  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.229      ;
; 0.699  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.229      ;
; 0.704  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.233      ;
; 0.706  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.236      ;
; 0.706  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.236      ;
; 0.708  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.238      ;
; 0.711  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.240      ;
; 0.726  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.937      ;
; 0.730  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.941      ;
; 0.731  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.942      ;
; 0.731  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.942      ;
; 0.732  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.943      ;
; 0.736  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.947      ;
; 0.737  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.948      ;
; 0.738  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.949      ;
; 0.739  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.937      ;
; 0.739  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.950      ;
; 0.740  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.938      ;
; 0.741  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.939      ;
; 0.742  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.940      ;
; 0.742  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.940      ;
; 0.742  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.055      ; 0.941      ;
; 0.743  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.941      ;
; 0.743  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.941      ;
; 0.743  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.941      ;
; 0.744  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.067      ; 0.955      ;
; 0.745  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.943      ;
; 0.745  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.943      ;
; 0.747  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.945      ;
; 0.748  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.946      ;
; 0.749  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.947      ;
; 0.749  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.055      ; 0.948      ;
; 0.750  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.948      ;
; 0.752  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.950      ;
; 0.752  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.950      ;
; 0.755  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.953      ;
; 0.756  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.054      ; 0.954      ;
; 0.786  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.316      ;
; 0.786  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.315      ;
; 0.787  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.317      ;
; 0.788  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.317      ;
; 0.793  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.323      ;
; 0.793  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.322      ;
; 0.794  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.324      ;
; 0.795  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.325      ;
; 0.795  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.325      ;
; 0.795  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.325      ;
; 0.797  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.327      ;
; 0.800  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.385      ; 1.329      ;
; 0.802  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.386      ; 1.332      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.562      ;
; 0.364 ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.564      ;
; 0.455 ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.655      ;
; 0.458 ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.658      ;
; 0.558 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.758      ;
; 0.625 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.825      ;
; 0.632 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.056      ; 0.832      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; 0.085  ; 0.269        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; 0.091  ; 0.275        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                      ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 0.245  ; 0.245        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                        ;
; 0.254  ; 0.254        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; 0.509  ; 0.725        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; 0.515  ; 0.731        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.490 ; 2.943 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.490 ; 2.943 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.008 ; 2.459 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.988 ; 2.443 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.471 ; 1.921 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.416 ; 2.855 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.416 ; 2.855 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.311 ; 2.776 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.092 ; -1.515 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -2.053 ; -2.475 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.606 ; -2.033 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.588 ; -2.017 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.092 ; -1.515 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.266 ; -1.703 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.266 ; -1.703 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.340 ; -1.781 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.954 ; 4.865 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.989 ; 4.916 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 6.803 ; 6.549 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.956 ; 4.863 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.838 ; 4.747 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.872 ; 4.796 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 6.688 ; 6.432 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.840 ; 4.746 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -0.617 ; -4.134        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.389  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -0.017 ; -0.017        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.210  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -34.489       ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.000 ; -4.000        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.617 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.570      ;
; -0.547 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.500      ;
; -0.502 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.455      ;
; -0.482 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.435      ;
; -0.434 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.387      ;
; -0.415 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.368      ;
; -0.367 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.320      ;
; -0.364 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.506      ;
; -0.360 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.502      ;
; -0.346 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.299      ;
; -0.297 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.250      ;
; -0.296 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.438      ;
; -0.294 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.436      ;
; -0.292 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.434      ;
; -0.290 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.432      ;
; -0.283 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.425      ;
; -0.281 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.234      ;
; -0.278 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.231      ;
; -0.277 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.230      ;
; -0.272 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 1.027      ;
; -0.245 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.387      ;
; -0.229 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.182      ;
; -0.229 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.371      ;
; -0.228 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.370      ;
; -0.226 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.368      ;
; -0.225 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.367      ;
; -0.224 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.366      ;
; -0.224 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.979      ;
; -0.222 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.364      ;
; -0.215 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.357      ;
; -0.215 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.357      ;
; -0.213 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.166      ;
; -0.211 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.164      ;
; -0.210 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.162      ;
; -0.210 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.162      ;
; -0.207 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.160      ;
; -0.202 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.957      ;
; -0.200 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.153      ;
; -0.177 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.319      ;
; -0.177 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.319      ;
; -0.162 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.304      ;
; -0.162 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.115      ;
; -0.161 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.114      ;
; -0.161 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.303      ;
; -0.160 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.302      ;
; -0.158 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.300      ;
; -0.158 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.300      ;
; -0.157 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.912      ;
; -0.157 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.299      ;
; -0.156 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.298      ;
; -0.154 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.296      ;
; -0.147 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.289      ;
; -0.147 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.289      ;
; -0.147 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.289      ;
; -0.146 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.098      ;
; -0.146 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.099      ;
; -0.143 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.095      ;
; -0.143 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.096      ;
; -0.142 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.094      ;
; -0.142 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.095      ;
; -0.140 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.092      ;
; -0.137 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.892      ;
; -0.132 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.085      ;
; -0.132 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.085      ;
; -0.110 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.252      ;
; -0.109 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.251      ;
; -0.109 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.251      ;
; -0.095 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.047      ;
; -0.095 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.047      ;
; -0.094 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.236      ;
; -0.094 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.047      ;
; -0.093 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.235      ;
; -0.093 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.235      ;
; -0.090 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.232      ;
; -0.090 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.232      ;
; -0.089 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.844      ;
; -0.089 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.089 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.231      ;
; -0.086 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.228      ;
; -0.080 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.222      ;
; -0.079 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.032      ;
; -0.079 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.221      ;
; -0.079 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.221      ;
; -0.079 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.221      ;
; -0.078 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.030      ;
; -0.078 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.031      ;
; -0.076 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.028      ;
; -0.075 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.028      ;
; -0.075 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.027      ;
; -0.074 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.026      ;
; -0.072 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk          ; clk         ; 1.000        ; -0.035     ; 1.024      ;
; -0.070 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk          ; clk         ; 1.000        ; -0.232     ; 0.825      ;
; -0.065 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.017      ;
; -0.064 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.017      ;
; -0.064 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.017      ;
; -0.042 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.184      ;
; -0.041 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.183      ;
; -0.041 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.183      ;
; -0.040 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk          ; clk         ; 1.000        ; 0.155      ; 1.182      ;
; -0.027 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk          ; clk         ; 1.000        ; -0.034     ; 0.980      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.389 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.562      ;
; 0.393 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.558      ;
; 0.402 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.549      ;
; 0.483 ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.468      ;
; 0.486 ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.465      ;
; 0.558 ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.393      ;
; 0.559 ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.000        ; -0.036     ; 0.392      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.017 ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk         ; 0.000        ; 1.317      ; 1.519      ;
; 0.247  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.563      ;
; 0.260  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.576      ;
; 0.286  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.413      ;
; 0.287  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.414      ;
; 0.288  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.415      ;
; 0.288  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.415      ;
; 0.288  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.415      ;
; 0.289  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.416      ;
; 0.289  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.416      ;
; 0.289  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.416      ;
; 0.293  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.412      ;
; 0.293  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.412      ;
; 0.294  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.413      ;
; 0.295  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.296  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.415      ;
; 0.296  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.415      ;
; 0.297  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.416      ;
; 0.307  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.310  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.626      ;
; 0.312  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.628      ;
; 0.313  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.629      ;
; 0.323  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.639      ;
; 0.323  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.640      ;
; 0.326  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.642      ;
; 0.375  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.691      ;
; 0.376  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.692      ;
; 0.378  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.695      ;
; 0.378  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.694      ;
; 0.379  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.695      ;
; 0.386  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.703      ;
; 0.389  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.705      ;
; 0.389  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.706      ;
; 0.389  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.706      ;
; 0.392  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.708      ;
; 0.436  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.563      ;
; 0.437  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.564      ;
; 0.437  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.564      ;
; 0.441  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.758      ;
; 0.441  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.757      ;
; 0.442  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.758      ;
; 0.443  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.443  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.563      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.761      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.761      ;
; 0.444  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.760      ;
; 0.445  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.564      ;
; 0.445  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.572      ;
; 0.445  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.761      ;
; 0.446  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.573      ;
; 0.447  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.574      ;
; 0.447  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.574      ;
; 0.448  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.575      ;
; 0.449  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.576      ;
; 0.450  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.451  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.036      ; 0.571      ;
; 0.452  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.452  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.769      ;
; 0.452  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.769      ;
; 0.453  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.572      ;
; 0.453  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; clk                                                                                              ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.771      ;
; 0.455  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.772      ;
; 0.455  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.772      ;
; 0.456  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.773      ;
; 0.457  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.576      ;
; 0.458  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.774      ;
; 0.499  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.626      ;
; 0.500  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.627      ;
; 0.500  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.627      ;
; 0.502  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.629      ;
; 0.503  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ; clk                                                                                              ; clk         ; 0.000        ; 0.043      ; 0.630      ;
; 0.506  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; clk                                                                                              ; clk         ; 0.000        ; 0.036      ; 0.626      ;
; 0.506  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.625      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.824      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ; clk                                                                                              ; clk         ; 0.000        ; 0.233      ; 0.824      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.035      ; 0.626      ;
; 0.507  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ; clk                                                                                              ; clk         ; 0.000        ; 0.232      ; 0.823      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.210 ; inst2     ; inst3   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; inst1     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.332      ;
; 0.269 ; inst3     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; inst3     ; inst    ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.391      ;
; 0.335 ; inst2     ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.455      ;
; 0.359 ; inst      ; inst1   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.479      ;
; 0.363 ; inst1     ; inst2   ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.000        ; 0.036      ; 0.483      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[21] ;
; -0.262 ; -0.078       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[22] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; -0.082 ; -0.082       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; -0.059 ; -0.059       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                        ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[12] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[13] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[14] ;
; 0.831  ; 1.047        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[0]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[10] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[11] ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[1]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[2]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[3]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[4]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[5]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[6]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[7]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[8]  ;
; 0.832  ; 1.048        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[9]  ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[15] ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[16] ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[17] ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[18] ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[19] ;
; 0.859  ; 1.075        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[20] ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst                                                                            ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1                                                                           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2                                                                           ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3                                                                           ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]~clkctrl|outclk   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst1|clk                                                                       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst2|clk                                                                       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst3|clk                                                                       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; Rise       ; inst|clk                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.447 ; 2.250 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.447 ; 2.250 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.170 ; 1.943 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.162 ; 1.931 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 0.849 ; 1.589 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.444 ; 2.202 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.444 ; 2.202 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.394 ; 2.137 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.607 ; -1.329 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.174 ; -1.951 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.915 ; -1.669 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.906 ; -1.659 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.607 ; -1.329 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.716 ; -1.463 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.716 ; -1.463 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.772 ; -1.517 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.235 ; 3.224 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.255 ; 3.259 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.667 ; 4.478 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.222 ; 3.224 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.160 ; 3.146 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.179 ; 3.180 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.593 ; 4.401 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.148 ; 3.146 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -1.838  ; -0.125 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                              ; -1.838  ; -0.125 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.097  ; 0.210  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                   ; -24.342 ; -0.125 ; 0.0      ; 0.0     ; -38.489             ;
;  clk                                                                                              ; -24.158 ; -0.125 ; N/A      ; N/A     ; -34.489             ;
;  lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.184  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.778 ; 3.347 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.778 ; 3.347 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.256 ; 2.805 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.238 ; 2.764 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 1.669 ; 2.190 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.729 ; 3.247 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.729 ; 3.247 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 2.608 ; 3.131 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; D[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.607 ; -1.329 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -1.174 ; -1.951 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.915 ; -1.669 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[2]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.906 ; -1.659 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  D[3]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.607 ; -1.329 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; S[*]      ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.716 ; -1.463 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[0]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.716 ; -1.463 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
;  S[1]     ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; -0.772 ; -1.517 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.253 ; 5.191 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.294 ; 5.244 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 7.103 ; 6.875 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 5.256 ; 5.189 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Q0        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.160 ; 3.146 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q1        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.179 ; 3.180 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q2        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 4.593 ; 4.401 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
; Q3        ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 3.148 ; 3.146 ; Rise       ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q0            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q3            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; S[1]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S[0]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; Q1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; Q2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; Q3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; Q1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; Q2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; Q3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                              ; clk                                                                                              ; 299      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 7        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                              ; clk                                                                                              ; 299      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; clk                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] ; 7        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jan 23 13:10:53 2025
Info: Command: quartus_sta lab_4_multireg -c lab_4_multireg
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_4_multireg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.838             -24.158 clk 
    Info (332119):    -0.097              -0.184 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332146): Worst-case hold slack is -0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.125              -0.125 clk 
    Info (332119):     0.402               0.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 clk 
    Info (332119):    -1.000              -4.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -18.270 clk 
    Info (332119):     0.024               0.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332146): Worst-case hold slack is -0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.110              -0.110 clk 
    Info (332119):     0.362               0.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 clk 
    Info (332119):    -1.000              -4.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.617              -4.134 clk 
    Info (332119):     0.389               0.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332146): Worst-case hold slack is -0.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.017              -0.017 clk 
    Info (332119):     0.210               0.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -34.489 clk 
    Info (332119):    -1.000              -4.000 lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_60i:auto_generated|counter_reg_bit[23] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4665 megabytes
    Info: Processing ended: Thu Jan 23 13:10:57 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


