Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 13 04:18:37 2023
| Host         : Salvatore running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pmod_keypad_control_sets_placed.rpt
| Design       : pmod_keypad
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              67 |           28 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |              50 |           21 |
| Yes          | Yes                   | No                     |             356 |           93 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                      |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/addnum2buff.i_reg[2]_1[0] | debounce_clear/AR[0]                                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | keys_int[3]_i_1_n_0                                      | debounce_clear/reset_n                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | keys_int[10]_i_1_n_0                                     | debounce_clear/reset_n                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | keys_int[0]_i_1_n_0                                      | debounce_clear/reset_n                              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | keys_int[2]_i_1_n_0                                      | debounce_clear/reset_n                              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/addnum2buff.i_reg[1][0]   | debounce_clear/AR[0]                                |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/addnum2buff.i_reg[2][0]   | debounce_clear/AR[0]                                |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/E[0]                      | debounce_clear/AR[0]                                |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/addnum2buff.i_reg[2]_0[0] | debounce_clear/AR[0]                                |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | reset_n_IBUF                                             |                                                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                          |                                                     |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | FSM_onehot_columns[10]_i_1_n_0                           | debounce_clear/reset_n                              |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                                          | connectiondisp/count[16]_i_1_n_0                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | keys_stored[0]_i_2_n_0                                   | keys_stored[0]_i_1_n_0                              |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | debounce_clear/count0                                    | debounce_clear/count[0]_i_1__16_n_0                 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[0].debounce_keys/count0                     | row_debounce[0].debounce_keys/count[0]_i_1__0_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[10].debounce_keys/count0                    | row_debounce[10].debounce_keys/count[0]_i_1__10_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[4].debounce_keys/count0                     | row_debounce[4].debounce_keys/count[0]_i_1__4_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[5].debounce_keys/count0                     | row_debounce[5].debounce_keys/count[0]_i_1__5_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[6].debounce_keys/count0                     | row_debounce[6].debounce_keys/count[0]_i_1__6_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[7].debounce_keys/count0                     | row_debounce[7].debounce_keys/count[0]_i_1__7_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[8].debounce_keys/count0                     | row_debounce[8].debounce_keys/count[0]_i_1__8_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[9].debounce_keys/count0                     | row_debounce[9].debounce_keys/count[0]_i_1__9_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[11].debounce_keys/count0                    | row_debounce[11].debounce_keys/count[0]_i_1__11_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[12].debounce_keys/count0                    | row_debounce[12].debounce_keys/count[0]_i_1__12_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[13].debounce_keys/count0                    | row_debounce[13].debounce_keys/count[0]_i_1__13_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[14].debounce_keys/count0                    | row_debounce[14].debounce_keys/count[0]_i_1__14_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[15].debounce_keys/count0                    | row_debounce[15].debounce_keys/count[0]_i_1__15_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[1].debounce_keys/count0                     | row_debounce[1].debounce_keys/count[0]_i_1__1_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[2].debounce_keys/count0                     | row_debounce[2].debounce_keys/count[0]_i_1__2_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | row_debounce[3].debounce_keys/count0                     | row_debounce[3].debounce_keys/count[0]_i_1__3_n_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                          | debounce_clear/reset_n                              |               28 |             67 |         2.39 |
+----------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


