# UART-Design-Verification
Digital Design and Verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVerilog using Xilinx Vivado and Mentor QuestaSim.
