|SingleCycleProcessor
swapButton => DispController:displayOutput.i_swapButton
GReset => uniShiftReg:PC.in_reset
GReset => registerFile:registers.i_gReset
GClock => clk_div:div_clk.clock_25Mhz
GClock => uniShiftReg:PC.in_clk
GClock => uniShiftReg:PC.in_enable
GClock => rom_unregistered:instructionMem.clock
GClock => registerFile:registers.i_clock
memClock => ram_unreg:dataMem.clock
ValueSelect[0] => mux81n:ioMUX.sel[0]
ValueSelect[1] => mux81n:ioMUX.sel[1]
ValueSelect[2] => mux81n:ioMUX.sel[2]
MuxOut[0] <= mux81n:ioMUX.outp[0]
MuxOut[1] <= mux81n:ioMUX.outp[1]
MuxOut[2] <= mux81n:ioMUX.outp[2]
MuxOut[3] <= mux81n:ioMUX.outp[3]
MuxOut[4] <= mux81n:ioMUX.outp[4]
MuxOut[5] <= mux81n:ioMUX.outp[5]
MuxOut[6] <= mux81n:ioMUX.outp[6]
MuxOut[7] <= mux81n:ioMUX.outp[7]
InstructionOut[0] <= rom_unregistered:instructionMem.q[0]
InstructionOut[1] <= rom_unregistered:instructionMem.q[1]
InstructionOut[2] <= rom_unregistered:instructionMem.q[2]
InstructionOut[3] <= rom_unregistered:instructionMem.q[3]
InstructionOut[4] <= rom_unregistered:instructionMem.q[4]
InstructionOut[5] <= rom_unregistered:instructionMem.q[5]
InstructionOut[6] <= rom_unregistered:instructionMem.q[6]
InstructionOut[7] <= rom_unregistered:instructionMem.q[7]
InstructionOut[8] <= rom_unregistered:instructionMem.q[8]
InstructionOut[9] <= rom_unregistered:instructionMem.q[9]
InstructionOut[10] <= rom_unregistered:instructionMem.q[10]
InstructionOut[11] <= rom_unregistered:instructionMem.q[11]
InstructionOut[12] <= rom_unregistered:instructionMem.q[12]
InstructionOut[13] <= rom_unregistered:instructionMem.q[13]
InstructionOut[14] <= rom_unregistered:instructionMem.q[14]
InstructionOut[15] <= rom_unregistered:instructionMem.q[15]
InstructionOut[16] <= rom_unregistered:instructionMem.q[16]
InstructionOut[17] <= rom_unregistered:instructionMem.q[17]
InstructionOut[18] <= rom_unregistered:instructionMem.q[18]
InstructionOut[19] <= rom_unregistered:instructionMem.q[19]
InstructionOut[20] <= rom_unregistered:instructionMem.q[20]
InstructionOut[21] <= rom_unregistered:instructionMem.q[21]
InstructionOut[22] <= rom_unregistered:instructionMem.q[22]
InstructionOut[23] <= rom_unregistered:instructionMem.q[23]
InstructionOut[24] <= rom_unregistered:instructionMem.q[24]
InstructionOut[25] <= rom_unregistered:instructionMem.q[25]
InstructionOut[26] <= rom_unregistered:instructionMem.q[26]
InstructionOut[27] <= rom_unregistered:instructionMem.q[27]
InstructionOut[28] <= rom_unregistered:instructionMem.q[28]
InstructionOut[29] <= rom_unregistered:instructionMem.q[29]
InstructionOut[30] <= rom_unregistered:instructionMem.q[30]
InstructionOut[31] <= rom_unregistered:instructionMem.q[31]
BranchOut <= controlUnit:control.o_Branch
ZeroOut <= nBitALU:alu.o_zero
MemWriteOut <= controlUnit:control.o_MemWrite
RegWriteOut <= controlUnit:control.o_RegWrite
o_display1[0] <= DispController:displayOutput.co_display1[0]
o_display1[1] <= DispController:displayOutput.co_display1[1]
o_display1[2] <= DispController:displayOutput.co_display1[2]
o_display1[3] <= DispController:displayOutput.co_display1[3]
o_display1[4] <= DispController:displayOutput.co_display1[4]
o_display1[5] <= DispController:displayOutput.co_display1[5]
o_display1[6] <= DispController:displayOutput.co_display1[6]
o_display2[0] <= DispController:displayOutput.co_display2[0]
o_display2[1] <= DispController:displayOutput.co_display2[1]
o_display2[2] <= DispController:displayOutput.co_display2[2]
o_display2[3] <= DispController:displayOutput.co_display2[3]
o_display2[4] <= DispController:displayOutput.co_display2[4]
o_display2[5] <= DispController:displayOutput.co_display2[5]
o_display2[6] <= DispController:displayOutput.co_display2[6]
o_display3[0] <= DispController:displayOutput.co_display3[0]
o_display3[1] <= DispController:displayOutput.co_display3[1]
o_display3[2] <= DispController:displayOutput.co_display3[2]
o_display3[3] <= DispController:displayOutput.co_display3[3]
o_display3[4] <= DispController:displayOutput.co_display3[4]
o_display3[5] <= DispController:displayOutput.co_display3[5]
o_display3[6] <= DispController:displayOutput.co_display3[6]
o_display4[0] <= DispController:displayOutput.co_display4[0]
o_display4[1] <= DispController:displayOutput.co_display4[1]
o_display4[2] <= DispController:displayOutput.co_display4[2]
o_display4[3] <= DispController:displayOutput.co_display4[3]
o_display4[4] <= DispController:displayOutput.co_display4[4]
o_display4[5] <= DispController:displayOutput.co_display4[5]
o_display4[6] <= DispController:displayOutput.co_display4[6]
o_display5[0] <= DispController:displayOutput.co_display5[0]
o_display5[1] <= DispController:displayOutput.co_display5[1]
o_display5[2] <= DispController:displayOutput.co_display5[2]
o_display5[3] <= DispController:displayOutput.co_display5[3]
o_display5[4] <= DispController:displayOutput.co_display5[4]
o_display5[5] <= DispController:displayOutput.co_display5[5]
o_display5[6] <= DispController:displayOutput.co_display5[6]
o_display6[0] <= DispController:displayOutput.co_display6[0]
o_display6[1] <= DispController:displayOutput.co_display6[1]
o_display6[2] <= DispController:displayOutput.co_display6[2]
o_display6[3] <= DispController:displayOutput.co_display6[3]
o_display6[4] <= DispController:displayOutput.co_display6[4]
o_display6[5] <= DispController:displayOutput.co_display6[5]
o_display6[6] <= DispController:displayOutput.co_display6[6]
o_display7[0] <= DispController:displayOutput.co_display7[0]
o_display7[1] <= DispController:displayOutput.co_display7[1]
o_display7[2] <= DispController:displayOutput.co_display7[2]
o_display7[3] <= DispController:displayOutput.co_display7[3]
o_display7[4] <= DispController:displayOutput.co_display7[4]
o_display7[5] <= DispController:displayOutput.co_display7[5]
o_display7[6] <= DispController:displayOutput.co_display7[6]
o_display8[0] <= DispController:displayOutput.co_display8[0]
o_display8[1] <= DispController:displayOutput.co_display8[1]
o_display8[2] <= DispController:displayOutput.co_display8[2]
o_display8[3] <= DispController:displayOutput.co_display8[3]
o_display8[4] <= DispController:displayOutput.co_display8[4]
o_display8[5] <= DispController:displayOutput.co_display8[5]
o_display8[6] <= DispController:displayOutput.co_display8[6]


|SingleCycleProcessor|clk_div:div_clk
clock_25Mhz => clock_1Hz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_1KHz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_100KHz~reg0.CLK
clock_25Mhz => clock_1MHz~reg0.CLK
clock_25Mhz => clock_1Mhz_int.CLK
clock_25Mhz => count_1Mhz[0].CLK
clock_25Mhz => count_1Mhz[1].CLK
clock_25Mhz => count_1Mhz[2].CLK
clock_25Mhz => count_1Mhz[3].CLK
clock_25Mhz => count_1Mhz[4].CLK
clock_1MHz <= clock_1MHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100KHz <= clock_100KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1KHz <= clock_1KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_1Hz <= clock_1Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|DispController:displayOutput
i_swapButton => swap.CLK
i_MuxOut[0] => Mux0.IN19
i_MuxOut[0] => Mux1.IN19
i_MuxOut[0] => Mux2.IN19
i_MuxOut[0] => Mux3.IN19
i_MuxOut[0] => Mux4.IN19
i_MuxOut[0] => Mux5.IN19
i_MuxOut[0] => Mux6.IN19
i_MuxOut[1] => Mux0.IN18
i_MuxOut[1] => Mux1.IN18
i_MuxOut[1] => Mux2.IN18
i_MuxOut[1] => Mux3.IN18
i_MuxOut[1] => Mux4.IN18
i_MuxOut[1] => Mux5.IN18
i_MuxOut[1] => Mux6.IN18
i_MuxOut[2] => Mux0.IN17
i_MuxOut[2] => Mux1.IN17
i_MuxOut[2] => Mux2.IN17
i_MuxOut[2] => Mux3.IN17
i_MuxOut[2] => Mux4.IN17
i_MuxOut[2] => Mux5.IN17
i_MuxOut[2] => Mux6.IN17
i_MuxOut[3] => Mux0.IN16
i_MuxOut[3] => Mux1.IN16
i_MuxOut[3] => Mux2.IN16
i_MuxOut[3] => Mux3.IN16
i_MuxOut[3] => Mux4.IN16
i_MuxOut[3] => Mux5.IN16
i_MuxOut[3] => Mux6.IN16
i_MuxOut[4] => Mux7.IN19
i_MuxOut[4] => Mux8.IN19
i_MuxOut[4] => Mux9.IN19
i_MuxOut[4] => Mux10.IN19
i_MuxOut[4] => Mux11.IN19
i_MuxOut[4] => Mux12.IN19
i_MuxOut[4] => Mux13.IN19
i_MuxOut[5] => Mux7.IN18
i_MuxOut[5] => Mux8.IN18
i_MuxOut[5] => Mux9.IN18
i_MuxOut[5] => Mux10.IN18
i_MuxOut[5] => Mux11.IN18
i_MuxOut[5] => Mux12.IN18
i_MuxOut[5] => Mux13.IN18
i_MuxOut[6] => Mux7.IN17
i_MuxOut[6] => Mux8.IN17
i_MuxOut[6] => Mux9.IN17
i_MuxOut[6] => Mux10.IN17
i_MuxOut[6] => Mux11.IN17
i_MuxOut[6] => Mux12.IN17
i_MuxOut[6] => Mux13.IN17
i_MuxOut[7] => Mux7.IN16
i_MuxOut[7] => Mux8.IN16
i_MuxOut[7] => Mux9.IN16
i_MuxOut[7] => Mux10.IN16
i_MuxOut[7] => Mux11.IN16
i_MuxOut[7] => Mux12.IN16
i_MuxOut[7] => Mux13.IN16
i_instOut[0] => Mux14.IN19
i_instOut[0] => Mux15.IN19
i_instOut[0] => Mux16.IN19
i_instOut[0] => Mux17.IN19
i_instOut[0] => Mux18.IN19
i_instOut[0] => Mux19.IN19
i_instOut[0] => Mux20.IN19
i_instOut[1] => Mux14.IN18
i_instOut[1] => Mux15.IN18
i_instOut[1] => Mux16.IN18
i_instOut[1] => Mux17.IN18
i_instOut[1] => Mux18.IN18
i_instOut[1] => Mux19.IN18
i_instOut[1] => Mux20.IN18
i_instOut[2] => Mux14.IN17
i_instOut[2] => Mux15.IN17
i_instOut[2] => Mux16.IN17
i_instOut[2] => Mux17.IN17
i_instOut[2] => Mux18.IN17
i_instOut[2] => Mux19.IN17
i_instOut[2] => Mux20.IN17
i_instOut[3] => Mux14.IN16
i_instOut[3] => Mux15.IN16
i_instOut[3] => Mux16.IN16
i_instOut[3] => Mux17.IN16
i_instOut[3] => Mux18.IN16
i_instOut[3] => Mux19.IN16
i_instOut[3] => Mux20.IN16
i_instOut[4] => Mux21.IN19
i_instOut[4] => Mux22.IN19
i_instOut[4] => Mux23.IN19
i_instOut[4] => Mux24.IN19
i_instOut[4] => Mux25.IN19
i_instOut[4] => Mux26.IN19
i_instOut[4] => Mux27.IN19
i_instOut[5] => Mux21.IN18
i_instOut[5] => Mux22.IN18
i_instOut[5] => Mux23.IN18
i_instOut[5] => Mux24.IN18
i_instOut[5] => Mux25.IN18
i_instOut[5] => Mux26.IN18
i_instOut[5] => Mux27.IN18
i_instOut[6] => Mux21.IN17
i_instOut[6] => Mux22.IN17
i_instOut[6] => Mux23.IN17
i_instOut[6] => Mux24.IN17
i_instOut[6] => Mux25.IN17
i_instOut[6] => Mux26.IN17
i_instOut[6] => Mux27.IN17
i_instOut[7] => Mux21.IN16
i_instOut[7] => Mux22.IN16
i_instOut[7] => Mux23.IN16
i_instOut[7] => Mux24.IN16
i_instOut[7] => Mux25.IN16
i_instOut[7] => Mux26.IN16
i_instOut[7] => Mux27.IN16
i_instOut[8] => Mux28.IN19
i_instOut[8] => Mux29.IN19
i_instOut[8] => Mux30.IN19
i_instOut[8] => Mux31.IN19
i_instOut[8] => Mux32.IN19
i_instOut[8] => Mux33.IN19
i_instOut[8] => Mux34.IN19
i_instOut[9] => Mux28.IN18
i_instOut[9] => Mux29.IN18
i_instOut[9] => Mux30.IN18
i_instOut[9] => Mux31.IN18
i_instOut[9] => Mux32.IN18
i_instOut[9] => Mux33.IN18
i_instOut[9] => Mux34.IN18
i_instOut[10] => Mux28.IN17
i_instOut[10] => Mux29.IN17
i_instOut[10] => Mux30.IN17
i_instOut[10] => Mux31.IN17
i_instOut[10] => Mux32.IN17
i_instOut[10] => Mux33.IN17
i_instOut[10] => Mux34.IN17
i_instOut[11] => Mux28.IN16
i_instOut[11] => Mux29.IN16
i_instOut[11] => Mux30.IN16
i_instOut[11] => Mux31.IN16
i_instOut[11] => Mux32.IN16
i_instOut[11] => Mux33.IN16
i_instOut[11] => Mux34.IN16
i_instOut[12] => Mux35.IN19
i_instOut[12] => Mux36.IN19
i_instOut[12] => Mux37.IN19
i_instOut[12] => Mux38.IN19
i_instOut[12] => Mux39.IN19
i_instOut[12] => Mux40.IN19
i_instOut[12] => Mux41.IN19
i_instOut[13] => Mux35.IN18
i_instOut[13] => Mux36.IN18
i_instOut[13] => Mux37.IN18
i_instOut[13] => Mux38.IN18
i_instOut[13] => Mux39.IN18
i_instOut[13] => Mux40.IN18
i_instOut[13] => Mux41.IN18
i_instOut[14] => Mux35.IN17
i_instOut[14] => Mux36.IN17
i_instOut[14] => Mux37.IN17
i_instOut[14] => Mux38.IN17
i_instOut[14] => Mux39.IN17
i_instOut[14] => Mux40.IN17
i_instOut[14] => Mux41.IN17
i_instOut[15] => Mux35.IN16
i_instOut[15] => Mux36.IN16
i_instOut[15] => Mux37.IN16
i_instOut[15] => Mux38.IN16
i_instOut[15] => Mux39.IN16
i_instOut[15] => Mux40.IN16
i_instOut[15] => Mux41.IN16
i_instOut[16] => Mux42.IN19
i_instOut[16] => Mux43.IN19
i_instOut[16] => Mux44.IN19
i_instOut[16] => Mux45.IN19
i_instOut[16] => Mux46.IN19
i_instOut[16] => Mux47.IN19
i_instOut[16] => Mux48.IN19
i_instOut[17] => Mux42.IN18
i_instOut[17] => Mux43.IN18
i_instOut[17] => Mux44.IN18
i_instOut[17] => Mux45.IN18
i_instOut[17] => Mux46.IN18
i_instOut[17] => Mux47.IN18
i_instOut[17] => Mux48.IN18
i_instOut[18] => Mux42.IN17
i_instOut[18] => Mux43.IN17
i_instOut[18] => Mux44.IN17
i_instOut[18] => Mux45.IN17
i_instOut[18] => Mux46.IN17
i_instOut[18] => Mux47.IN17
i_instOut[18] => Mux48.IN17
i_instOut[19] => Mux42.IN16
i_instOut[19] => Mux43.IN16
i_instOut[19] => Mux44.IN16
i_instOut[19] => Mux45.IN16
i_instOut[19] => Mux46.IN16
i_instOut[19] => Mux47.IN16
i_instOut[19] => Mux48.IN16
i_instOut[20] => Mux49.IN19
i_instOut[20] => Mux50.IN19
i_instOut[20] => Mux51.IN19
i_instOut[20] => Mux52.IN19
i_instOut[20] => Mux53.IN19
i_instOut[20] => Mux54.IN19
i_instOut[20] => Mux55.IN19
i_instOut[21] => Mux49.IN18
i_instOut[21] => Mux50.IN18
i_instOut[21] => Mux51.IN18
i_instOut[21] => Mux52.IN18
i_instOut[21] => Mux53.IN18
i_instOut[21] => Mux54.IN18
i_instOut[21] => Mux55.IN18
i_instOut[22] => Mux49.IN17
i_instOut[22] => Mux50.IN17
i_instOut[22] => Mux51.IN17
i_instOut[22] => Mux52.IN17
i_instOut[22] => Mux53.IN17
i_instOut[22] => Mux54.IN17
i_instOut[22] => Mux55.IN17
i_instOut[23] => Mux49.IN16
i_instOut[23] => Mux50.IN16
i_instOut[23] => Mux51.IN16
i_instOut[23] => Mux52.IN16
i_instOut[23] => Mux53.IN16
i_instOut[23] => Mux54.IN16
i_instOut[23] => Mux55.IN16
i_instOut[24] => Mux56.IN19
i_instOut[24] => Mux57.IN19
i_instOut[24] => Mux58.IN19
i_instOut[24] => Mux59.IN19
i_instOut[24] => Mux60.IN19
i_instOut[24] => Mux61.IN19
i_instOut[24] => Mux62.IN19
i_instOut[25] => Mux56.IN18
i_instOut[25] => Mux57.IN18
i_instOut[25] => Mux58.IN18
i_instOut[25] => Mux59.IN18
i_instOut[25] => Mux60.IN18
i_instOut[25] => Mux61.IN18
i_instOut[25] => Mux62.IN18
i_instOut[26] => Mux56.IN17
i_instOut[26] => Mux57.IN17
i_instOut[26] => Mux58.IN17
i_instOut[26] => Mux59.IN17
i_instOut[26] => Mux60.IN17
i_instOut[26] => Mux61.IN17
i_instOut[26] => Mux62.IN17
i_instOut[27] => Mux56.IN16
i_instOut[27] => Mux57.IN16
i_instOut[27] => Mux58.IN16
i_instOut[27] => Mux59.IN16
i_instOut[27] => Mux60.IN16
i_instOut[27] => Mux61.IN16
i_instOut[27] => Mux62.IN16
i_instOut[28] => Mux63.IN19
i_instOut[28] => Mux64.IN19
i_instOut[28] => Mux65.IN19
i_instOut[28] => Mux66.IN19
i_instOut[28] => Mux67.IN19
i_instOut[28] => Mux68.IN19
i_instOut[28] => Mux69.IN19
i_instOut[29] => Mux63.IN18
i_instOut[29] => Mux64.IN18
i_instOut[29] => Mux65.IN18
i_instOut[29] => Mux66.IN18
i_instOut[29] => Mux67.IN18
i_instOut[29] => Mux68.IN18
i_instOut[29] => Mux69.IN18
i_instOut[30] => Mux63.IN17
i_instOut[30] => Mux64.IN17
i_instOut[30] => Mux65.IN17
i_instOut[30] => Mux66.IN17
i_instOut[30] => Mux67.IN17
i_instOut[30] => Mux68.IN17
i_instOut[30] => Mux69.IN17
i_instOut[31] => Mux63.IN16
i_instOut[31] => Mux64.IN16
i_instOut[31] => Mux65.IN16
i_instOut[31] => Mux66.IN16
i_instOut[31] => Mux67.IN16
i_instOut[31] => Mux68.IN16
i_instOut[31] => Mux69.IN16
co_display1[0] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[1] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[2] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[3] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[4] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[5] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display1[6] <= int_display1.DB_MAX_OUTPUT_PORT_TYPE
co_display2[0] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[1] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[2] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[3] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[4] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[5] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display2[6] <= int_display2.DB_MAX_OUTPUT_PORT_TYPE
co_display3[0] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[1] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[2] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[3] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[4] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[5] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display3[6] <= int_display3.DB_MAX_OUTPUT_PORT_TYPE
co_display4[0] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[1] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[2] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[3] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[4] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[5] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display4[6] <= int_display4.DB_MAX_OUTPUT_PORT_TYPE
co_display5[0] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[1] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[2] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[3] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[4] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[5] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display5[6] <= int_display5.DB_MAX_OUTPUT_PORT_TYPE
co_display6[0] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[1] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[2] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[3] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[4] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[5] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display6[6] <= int_display6.DB_MAX_OUTPUT_PORT_TYPE
co_display7[0] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[1] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[2] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[3] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[4] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[5] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display7[6] <= int_display7.DB_MAX_OUTPUT_PORT_TYPE
co_display8[0] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[1] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[2] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[3] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[4] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[5] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE
co_display8[6] <= int_display8.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX
i0[0] => mux81:genMuxes:0:smallMux.i0
i0[1] => mux81:genMuxes:1:smallMux.i0
i0[2] => mux81:genMuxes:2:smallMux.i0
i0[3] => mux81:genMuxes:3:smallMux.i0
i0[4] => mux81:genMuxes:4:smallMux.i0
i0[5] => mux81:genMuxes:5:smallMux.i0
i0[6] => mux81:genMuxes:6:smallMux.i0
i0[7] => mux81:genMuxes:7:smallMux.i0
i1[0] => mux81:genMuxes:0:smallMux.i1
i1[1] => mux81:genMuxes:1:smallMux.i1
i1[2] => mux81:genMuxes:2:smallMux.i1
i1[3] => mux81:genMuxes:3:smallMux.i1
i1[4] => mux81:genMuxes:4:smallMux.i1
i1[5] => mux81:genMuxes:5:smallMux.i1
i1[6] => mux81:genMuxes:6:smallMux.i1
i1[7] => mux81:genMuxes:7:smallMux.i1
i2[0] => mux81:genMuxes:0:smallMux.i2
i2[1] => mux81:genMuxes:1:smallMux.i2
i2[2] => mux81:genMuxes:2:smallMux.i2
i2[3] => mux81:genMuxes:3:smallMux.i2
i2[4] => mux81:genMuxes:4:smallMux.i2
i2[5] => mux81:genMuxes:5:smallMux.i2
i2[6] => mux81:genMuxes:6:smallMux.i2
i2[7] => mux81:genMuxes:7:smallMux.i2
i3[0] => mux81:genMuxes:0:smallMux.i3
i3[1] => mux81:genMuxes:1:smallMux.i3
i3[2] => mux81:genMuxes:2:smallMux.i3
i3[3] => mux81:genMuxes:3:smallMux.i3
i3[4] => mux81:genMuxes:4:smallMux.i3
i3[5] => mux81:genMuxes:5:smallMux.i3
i3[6] => mux81:genMuxes:6:smallMux.i3
i3[7] => mux81:genMuxes:7:smallMux.i3
i4[0] => mux81:genMuxes:0:smallMux.i4
i4[1] => mux81:genMuxes:1:smallMux.i4
i4[2] => mux81:genMuxes:2:smallMux.i4
i4[3] => mux81:genMuxes:3:smallMux.i4
i4[4] => mux81:genMuxes:4:smallMux.i4
i4[5] => mux81:genMuxes:5:smallMux.i4
i4[6] => mux81:genMuxes:6:smallMux.i4
i4[7] => mux81:genMuxes:7:smallMux.i4
i5[0] => mux81:genMuxes:0:smallMux.i5
i5[1] => mux81:genMuxes:1:smallMux.i5
i5[2] => mux81:genMuxes:2:smallMux.i5
i5[3] => mux81:genMuxes:3:smallMux.i5
i5[4] => mux81:genMuxes:4:smallMux.i5
i5[5] => mux81:genMuxes:5:smallMux.i5
i5[6] => mux81:genMuxes:6:smallMux.i5
i5[7] => mux81:genMuxes:7:smallMux.i5
i6[0] => mux81:genMuxes:0:smallMux.i6
i6[1] => mux81:genMuxes:1:smallMux.i6
i6[2] => mux81:genMuxes:2:smallMux.i6
i6[3] => mux81:genMuxes:3:smallMux.i6
i6[4] => mux81:genMuxes:4:smallMux.i6
i6[5] => mux81:genMuxes:5:smallMux.i6
i6[6] => mux81:genMuxes:6:smallMux.i6
i6[7] => mux81:genMuxes:7:smallMux.i6
i7[0] => mux81:genMuxes:0:smallMux.i7
i7[1] => mux81:genMuxes:1:smallMux.i7
i7[2] => mux81:genMuxes:2:smallMux.i7
i7[3] => mux81:genMuxes:3:smallMux.i7
i7[4] => mux81:genMuxes:4:smallMux.i7
i7[5] => mux81:genMuxes:5:smallMux.i7
i7[6] => mux81:genMuxes:6:smallMux.i7
i7[7] => mux81:genMuxes:7:smallMux.i7
sel[0] => mux81:genMuxes:0:smallMux.sel[0]
sel[0] => mux81:genMuxes:1:smallMux.sel[0]
sel[0] => mux81:genMuxes:2:smallMux.sel[0]
sel[0] => mux81:genMuxes:3:smallMux.sel[0]
sel[0] => mux81:genMuxes:4:smallMux.sel[0]
sel[0] => mux81:genMuxes:5:smallMux.sel[0]
sel[0] => mux81:genMuxes:6:smallMux.sel[0]
sel[0] => mux81:genMuxes:7:smallMux.sel[0]
sel[1] => mux81:genMuxes:0:smallMux.sel[1]
sel[1] => mux81:genMuxes:1:smallMux.sel[1]
sel[1] => mux81:genMuxes:2:smallMux.sel[1]
sel[1] => mux81:genMuxes:3:smallMux.sel[1]
sel[1] => mux81:genMuxes:4:smallMux.sel[1]
sel[1] => mux81:genMuxes:5:smallMux.sel[1]
sel[1] => mux81:genMuxes:6:smallMux.sel[1]
sel[1] => mux81:genMuxes:7:smallMux.sel[1]
sel[2] => mux81:genMuxes:0:smallMux.sel[2]
sel[2] => mux81:genMuxes:1:smallMux.sel[2]
sel[2] => mux81:genMuxes:2:smallMux.sel[2]
sel[2] => mux81:genMuxes:3:smallMux.sel[2]
sel[2] => mux81:genMuxes:4:smallMux.sel[2]
sel[2] => mux81:genMuxes:5:smallMux.sel[2]
sel[2] => mux81:genMuxes:6:smallMux.sel[2]
sel[2] => mux81:genMuxes:7:smallMux.sel[2]
outp[0] <= mux81:genMuxes:0:smallMux.outp
outp[1] <= mux81:genMuxes:1:smallMux.outp
outp[2] <= mux81:genMuxes:2:smallMux.outp
outp[3] <= mux81:genMuxes:3:smallMux.outp
outp[4] <= mux81:genMuxes:4:smallMux.outp
outp[5] <= mux81:genMuxes:5:smallMux.outp
outp[6] <= mux81:genMuxes:6:smallMux.outp
outp[7] <= mux81:genMuxes:7:smallMux.outp


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:0:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:1:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:2:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:3:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:4:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:5:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:6:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux81n:ioMUX|mux81:\genMuxes:7:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|uniShiftReg:PC|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|uniShiftReg:PC|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder
a_in[0] => fadder:gen:0:foo.a
a_in[1] => fadder:gen:1:foo.a
a_in[2] => fadder:gen:2:foo.a
a_in[3] => fadder:gen:3:foo.a
a_in[4] => fadder:gen:4:foo.a
a_in[5] => fadder:gen:5:foo.a
a_in[6] => fadder:gen:6:foo.a
a_in[7] => fadder:gen:7:foo.a
b_in[0] => do_2s_complement[0].IN0
b_in[1] => do_2s_complement[1].IN0
b_in[2] => do_2s_complement[2].IN0
b_in[3] => do_2s_complement[3].IN0
b_in[4] => do_2s_complement[4].IN0
b_in[5] => do_2s_complement[5].IN0
b_in[6] => do_2s_complement[6].IN0
b_in[7] => do_2s_complement[7].IN0
subtract => carries[0].IN0
subtract => do_2s_complement[7].IN1
subtract => do_2s_complement[6].IN1
subtract => do_2s_complement[5].IN1
subtract => do_2s_complement[4].IN1
subtract => do_2s_complement[3].IN1
subtract => do_2s_complement[2].IN1
subtract => do_2s_complement[1].IN1
subtract => do_2s_complement[0].IN1
c_in => carries[0].IN1
c_out <= fadder:gen:7:foo.c_out
overflow_out <= overflow_out.DB_MAX_OUTPUT_PORT_TYPE
s_out[0] <= fadder:gen:0:foo.s_out
s_out[1] <= fadder:gen:1:foo.s_out
s_out[2] <= fadder:gen:2:foo.s_out
s_out[3] <= fadder:gen:3:foo.s_out
s_out[4] <= fadder:gen:4:foo.s_out
s_out[5] <= fadder:gen:5:foo.s_out
s_out[6] <= fadder:gen:6:foo.s_out
s_out[7] <= fadder:gen:7:foo.s_out


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:0:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:1:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:2:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:3:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:4:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:5:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:6:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:PCAdder|fadder:\gen:7:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder
a_in[0] => fadder:gen:0:foo.a
a_in[1] => fadder:gen:1:foo.a
a_in[2] => fadder:gen:2:foo.a
a_in[3] => fadder:gen:3:foo.a
a_in[4] => fadder:gen:4:foo.a
a_in[5] => fadder:gen:5:foo.a
a_in[6] => fadder:gen:6:foo.a
a_in[7] => fadder:gen:7:foo.a
b_in[0] => do_2s_complement[0].IN0
b_in[1] => do_2s_complement[1].IN0
b_in[2] => do_2s_complement[2].IN0
b_in[3] => do_2s_complement[3].IN0
b_in[4] => do_2s_complement[4].IN0
b_in[5] => do_2s_complement[5].IN0
b_in[6] => do_2s_complement[6].IN0
b_in[7] => do_2s_complement[7].IN0
subtract => carries[0].IN0
subtract => do_2s_complement[7].IN1
subtract => do_2s_complement[6].IN1
subtract => do_2s_complement[5].IN1
subtract => do_2s_complement[4].IN1
subtract => do_2s_complement[3].IN1
subtract => do_2s_complement[2].IN1
subtract => do_2s_complement[1].IN1
subtract => do_2s_complement[0].IN1
c_in => carries[0].IN1
c_out <= fadder:gen:7:foo.c_out
overflow_out <= overflow_out.DB_MAX_OUTPUT_PORT_TYPE
s_out[0] <= fadder:gen:0:foo.s_out
s_out[1] <= fadder:gen:1:foo.s_out
s_out[2] <= fadder:gen:2:foo.s_out
s_out[3] <= fadder:gen:3:foo.s_out
s_out[4] <= fadder:gen:4:foo.s_out
s_out[5] <= fadder:gen:5:foo.s_out
s_out[6] <= fadder:gen:6:foo.s_out
s_out[7] <= fadder:gen:7:foo.s_out


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:0:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:1:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:2:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:3:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:4:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:5:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:6:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|adder_nbit:branchAdder|fadder:\gen:7:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect
in0[0] => mux21:gen:0:mux.in0
in0[1] => mux21:gen:1:mux.in0
in0[2] => mux21:gen:2:mux.in0
in0[3] => mux21:gen:3:mux.in0
in0[4] => mux21:gen:4:mux.in0
in0[5] => mux21:gen:5:mux.in0
in0[6] => mux21:gen:6:mux.in0
in0[7] => mux21:gen:7:mux.in0
in1[0] => mux21:gen:0:mux.in1
in1[1] => mux21:gen:1:mux.in1
in1[2] => mux21:gen:2:mux.in1
in1[3] => mux21:gen:3:mux.in1
in1[4] => mux21:gen:4:mux.in1
in1[5] => mux21:gen:5:mux.in1
in1[6] => mux21:gen:6:mux.in1
in1[7] => mux21:gen:7:mux.in1
sel => mux21:gen:0:mux.sel
sel => mux21:gen:1:mux.sel
sel => mux21:gen:2:mux.sel
sel => mux21:gen:3:mux.sel
sel => mux21:gen:4:mux.sel
sel => mux21:gen:5:mux.sel
sel => mux21:gen:6:mux.sel
sel => mux21:gen:7:mux.sel
outp[0] <= mux21:gen:0:mux.outp
outp[1] <= mux21:gen:1:mux.outp
outp[2] <= mux21:gen:2:mux.outp
outp[3] <= mux21:gen:3:mux.outp
outp[4] <= mux21:gen:4:mux.outp
outp[5] <= mux21:gen:5:mux.outp
outp[6] <= mux21:gen:6:mux.outp
outp[7] <= mux21:gen:7:mux.outp


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:0:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:1:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:2:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:3:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:4:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:5:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:6:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchSelect|mux21:\gen:7:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump
in0[0] => mux21:gen:0:mux.in0
in0[1] => mux21:gen:1:mux.in0
in0[2] => mux21:gen:2:mux.in0
in0[3] => mux21:gen:3:mux.in0
in0[4] => mux21:gen:4:mux.in0
in0[5] => mux21:gen:5:mux.in0
in0[6] => mux21:gen:6:mux.in0
in0[7] => mux21:gen:7:mux.in0
in1[0] => mux21:gen:0:mux.in1
in1[1] => mux21:gen:1:mux.in1
in1[2] => mux21:gen:2:mux.in1
in1[3] => mux21:gen:3:mux.in1
in1[4] => mux21:gen:4:mux.in1
in1[5] => mux21:gen:5:mux.in1
in1[6] => mux21:gen:6:mux.in1
in1[7] => mux21:gen:7:mux.in1
sel => mux21:gen:0:mux.sel
sel => mux21:gen:1:mux.sel
sel => mux21:gen:2:mux.sel
sel => mux21:gen:3:mux.sel
sel => mux21:gen:4:mux.sel
sel => mux21:gen:5:mux.sel
sel => mux21:gen:6:mux.sel
sel => mux21:gen:7:mux.sel
outp[0] <= mux21:gen:0:mux.outp
outp[1] <= mux21:gen:1:mux.outp
outp[2] <= mux21:gen:2:mux.outp
outp[3] <= mux21:gen:3:mux.outp
outp[4] <= mux21:gen:4:mux.outp
outp[5] <= mux21:gen:5:mux.outp
outp[6] <= mux21:gen:6:mux.outp
outp[7] <= mux21:gen:7:mux.outp


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:0:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:1:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:2:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:3:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:4:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:5:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:6:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:branchOrJump|mux21:\gen:7:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|rom_unregistered:instructionMem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|SingleCycleProcessor|rom_unregistered:instructionMem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ngs3:auto_generated.address_a[0]
address_a[1] => altsyncram_ngs3:auto_generated.address_a[1]
address_a[2] => altsyncram_ngs3:auto_generated.address_a[2]
address_a[3] => altsyncram_ngs3:auto_generated.address_a[3]
address_a[4] => altsyncram_ngs3:auto_generated.address_a[4]
address_a[5] => altsyncram_ngs3:auto_generated.address_a[5]
address_a[6] => altsyncram_ngs3:auto_generated.address_a[6]
address_a[7] => altsyncram_ngs3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ngs3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ngs3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ngs3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ngs3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ngs3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ngs3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ngs3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ngs3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ngs3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ngs3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ngs3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ngs3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ngs3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ngs3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ngs3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ngs3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ngs3:auto_generated.q_a[15]
q_a[16] <= altsyncram_ngs3:auto_generated.q_a[16]
q_a[17] <= altsyncram_ngs3:auto_generated.q_a[17]
q_a[18] <= altsyncram_ngs3:auto_generated.q_a[18]
q_a[19] <= altsyncram_ngs3:auto_generated.q_a[19]
q_a[20] <= altsyncram_ngs3:auto_generated.q_a[20]
q_a[21] <= altsyncram_ngs3:auto_generated.q_a[21]
q_a[22] <= altsyncram_ngs3:auto_generated.q_a[22]
q_a[23] <= altsyncram_ngs3:auto_generated.q_a[23]
q_a[24] <= altsyncram_ngs3:auto_generated.q_a[24]
q_a[25] <= altsyncram_ngs3:auto_generated.q_a[25]
q_a[26] <= altsyncram_ngs3:auto_generated.q_a[26]
q_a[27] <= altsyncram_ngs3:auto_generated.q_a[27]
q_a[28] <= altsyncram_ngs3:auto_generated.q_a[28]
q_a[29] <= altsyncram_ngs3:auto_generated.q_a[29]
q_a[30] <= altsyncram_ngs3:auto_generated.q_a[30]
q_a[31] <= altsyncram_ngs3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|SingleCycleProcessor|registerFile:registers
i_gReset => uniShiftReg:reg_gen_loop:7:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:6:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:5:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:4:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:3:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:2:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:1:reg.in_reset
i_gReset => uniShiftReg:reg_gen_loop:0:reg.in_reset
i_clock => uniShiftReg:reg_gen_loop:7:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:6:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:5:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:4:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:3:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:2:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:1:reg.in_clk
i_clock => uniShiftReg:reg_gen_loop:0:reg.in_clk
i_regWrite => int_enable[0].IN1
i_regWrite => int_enable[1].IN1
i_regWrite => int_enable[2].IN1
i_regWrite => int_enable[3].IN1
i_regWrite => int_enable[4].IN1
i_regWrite => int_enable[5].IN1
i_regWrite => int_enable[6].IN1
i_regWrite => int_enable[7].IN1
i_readRegister1[0] => mux81n:readData1.sel[0]
i_readRegister1[1] => mux81n:readData1.sel[1]
i_readRegister1[2] => mux81n:readData1.sel[2]
i_readRegister2[0] => mux81n:readData2.sel[0]
i_readRegister2[1] => mux81n:readData2.sel[1]
i_readRegister2[2] => mux81n:readData2.sel[2]
i_writeRegister[0] => nto2nDecoder:decoder.in_put[0]
i_writeRegister[1] => nto2nDecoder:decoder.in_put[1]
i_writeRegister[2] => nto2nDecoder:decoder.in_put[2]
i_writeData[0] => uniShiftReg:reg_gen_loop:7:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:6:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:5:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:4:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:3:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:2:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:1:reg.in_data[0]
i_writeData[0] => uniShiftReg:reg_gen_loop:0:reg.in_data[0]
i_writeData[1] => uniShiftReg:reg_gen_loop:7:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:6:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:5:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:4:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:3:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:2:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:1:reg.in_data[1]
i_writeData[1] => uniShiftReg:reg_gen_loop:0:reg.in_data[1]
i_writeData[2] => uniShiftReg:reg_gen_loop:7:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:6:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:5:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:4:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:3:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:2:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:1:reg.in_data[2]
i_writeData[2] => uniShiftReg:reg_gen_loop:0:reg.in_data[2]
i_writeData[3] => uniShiftReg:reg_gen_loop:7:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:6:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:5:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:4:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:3:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:2:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:1:reg.in_data[3]
i_writeData[3] => uniShiftReg:reg_gen_loop:0:reg.in_data[3]
i_writeData[4] => uniShiftReg:reg_gen_loop:7:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:6:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:5:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:4:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:3:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:2:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:1:reg.in_data[4]
i_writeData[4] => uniShiftReg:reg_gen_loop:0:reg.in_data[4]
i_writeData[5] => uniShiftReg:reg_gen_loop:7:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:6:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:5:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:4:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:3:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:2:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:1:reg.in_data[5]
i_writeData[5] => uniShiftReg:reg_gen_loop:0:reg.in_data[5]
i_writeData[6] => uniShiftReg:reg_gen_loop:7:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:6:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:5:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:4:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:3:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:2:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:1:reg.in_data[6]
i_writeData[6] => uniShiftReg:reg_gen_loop:0:reg.in_data[6]
i_writeData[7] => uniShiftReg:reg_gen_loop:7:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:6:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:5:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:4:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:3:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:2:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:1:reg.in_data[7]
i_writeData[7] => uniShiftReg:reg_gen_loop:0:reg.in_data[7]
o_readData1[0] <= mux81n:readData1.outp[0]
o_readData1[1] <= mux81n:readData1.outp[1]
o_readData1[2] <= mux81n:readData1.outp[2]
o_readData1[3] <= mux81n:readData1.outp[3]
o_readData1[4] <= mux81n:readData1.outp[4]
o_readData1[5] <= mux81n:readData1.outp[5]
o_readData1[6] <= mux81n:readData1.outp[6]
o_readData1[7] <= mux81n:readData1.outp[7]
o_readData2[0] <= mux81n:readData2.outp[0]
o_readData2[1] <= mux81n:readData2.outp[1]
o_readData2[2] <= mux81n:readData2.outp[2]
o_readData2[3] <= mux81n:readData2.outp[3]
o_readData2[4] <= mux81n:readData2.outp[4]
o_readData2[5] <= mux81n:readData2.outp[5]
o_readData2[6] <= mux81n:readData2.outp[6]
o_readData2[7] <= mux81n:readData2.outp[7]


|SingleCycleProcessor|registerFile:registers|nto2nDecoder:decoder
in_put[0] => Decoder0.IN2
in_put[1] => Decoder0.IN1
in_put[2] => Decoder0.IN0
out_put[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_put[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1
i0[0] => mux81:genMuxes:0:smallMux.i0
i0[1] => mux81:genMuxes:1:smallMux.i0
i0[2] => mux81:genMuxes:2:smallMux.i0
i0[3] => mux81:genMuxes:3:smallMux.i0
i0[4] => mux81:genMuxes:4:smallMux.i0
i0[5] => mux81:genMuxes:5:smallMux.i0
i0[6] => mux81:genMuxes:6:smallMux.i0
i0[7] => mux81:genMuxes:7:smallMux.i0
i1[0] => mux81:genMuxes:0:smallMux.i1
i1[1] => mux81:genMuxes:1:smallMux.i1
i1[2] => mux81:genMuxes:2:smallMux.i1
i1[3] => mux81:genMuxes:3:smallMux.i1
i1[4] => mux81:genMuxes:4:smallMux.i1
i1[5] => mux81:genMuxes:5:smallMux.i1
i1[6] => mux81:genMuxes:6:smallMux.i1
i1[7] => mux81:genMuxes:7:smallMux.i1
i2[0] => mux81:genMuxes:0:smallMux.i2
i2[1] => mux81:genMuxes:1:smallMux.i2
i2[2] => mux81:genMuxes:2:smallMux.i2
i2[3] => mux81:genMuxes:3:smallMux.i2
i2[4] => mux81:genMuxes:4:smallMux.i2
i2[5] => mux81:genMuxes:5:smallMux.i2
i2[6] => mux81:genMuxes:6:smallMux.i2
i2[7] => mux81:genMuxes:7:smallMux.i2
i3[0] => mux81:genMuxes:0:smallMux.i3
i3[1] => mux81:genMuxes:1:smallMux.i3
i3[2] => mux81:genMuxes:2:smallMux.i3
i3[3] => mux81:genMuxes:3:smallMux.i3
i3[4] => mux81:genMuxes:4:smallMux.i3
i3[5] => mux81:genMuxes:5:smallMux.i3
i3[6] => mux81:genMuxes:6:smallMux.i3
i3[7] => mux81:genMuxes:7:smallMux.i3
i4[0] => mux81:genMuxes:0:smallMux.i4
i4[1] => mux81:genMuxes:1:smallMux.i4
i4[2] => mux81:genMuxes:2:smallMux.i4
i4[3] => mux81:genMuxes:3:smallMux.i4
i4[4] => mux81:genMuxes:4:smallMux.i4
i4[5] => mux81:genMuxes:5:smallMux.i4
i4[6] => mux81:genMuxes:6:smallMux.i4
i4[7] => mux81:genMuxes:7:smallMux.i4
i5[0] => mux81:genMuxes:0:smallMux.i5
i5[1] => mux81:genMuxes:1:smallMux.i5
i5[2] => mux81:genMuxes:2:smallMux.i5
i5[3] => mux81:genMuxes:3:smallMux.i5
i5[4] => mux81:genMuxes:4:smallMux.i5
i5[5] => mux81:genMuxes:5:smallMux.i5
i5[6] => mux81:genMuxes:6:smallMux.i5
i5[7] => mux81:genMuxes:7:smallMux.i5
i6[0] => mux81:genMuxes:0:smallMux.i6
i6[1] => mux81:genMuxes:1:smallMux.i6
i6[2] => mux81:genMuxes:2:smallMux.i6
i6[3] => mux81:genMuxes:3:smallMux.i6
i6[4] => mux81:genMuxes:4:smallMux.i6
i6[5] => mux81:genMuxes:5:smallMux.i6
i6[6] => mux81:genMuxes:6:smallMux.i6
i6[7] => mux81:genMuxes:7:smallMux.i6
i7[0] => mux81:genMuxes:0:smallMux.i7
i7[1] => mux81:genMuxes:1:smallMux.i7
i7[2] => mux81:genMuxes:2:smallMux.i7
i7[3] => mux81:genMuxes:3:smallMux.i7
i7[4] => mux81:genMuxes:4:smallMux.i7
i7[5] => mux81:genMuxes:5:smallMux.i7
i7[6] => mux81:genMuxes:6:smallMux.i7
i7[7] => mux81:genMuxes:7:smallMux.i7
sel[0] => mux81:genMuxes:0:smallMux.sel[0]
sel[0] => mux81:genMuxes:1:smallMux.sel[0]
sel[0] => mux81:genMuxes:2:smallMux.sel[0]
sel[0] => mux81:genMuxes:3:smallMux.sel[0]
sel[0] => mux81:genMuxes:4:smallMux.sel[0]
sel[0] => mux81:genMuxes:5:smallMux.sel[0]
sel[0] => mux81:genMuxes:6:smallMux.sel[0]
sel[0] => mux81:genMuxes:7:smallMux.sel[0]
sel[1] => mux81:genMuxes:0:smallMux.sel[1]
sel[1] => mux81:genMuxes:1:smallMux.sel[1]
sel[1] => mux81:genMuxes:2:smallMux.sel[1]
sel[1] => mux81:genMuxes:3:smallMux.sel[1]
sel[1] => mux81:genMuxes:4:smallMux.sel[1]
sel[1] => mux81:genMuxes:5:smallMux.sel[1]
sel[1] => mux81:genMuxes:6:smallMux.sel[1]
sel[1] => mux81:genMuxes:7:smallMux.sel[1]
sel[2] => mux81:genMuxes:0:smallMux.sel[2]
sel[2] => mux81:genMuxes:1:smallMux.sel[2]
sel[2] => mux81:genMuxes:2:smallMux.sel[2]
sel[2] => mux81:genMuxes:3:smallMux.sel[2]
sel[2] => mux81:genMuxes:4:smallMux.sel[2]
sel[2] => mux81:genMuxes:5:smallMux.sel[2]
sel[2] => mux81:genMuxes:6:smallMux.sel[2]
sel[2] => mux81:genMuxes:7:smallMux.sel[2]
outp[0] <= mux81:genMuxes:0:smallMux.outp
outp[1] <= mux81:genMuxes:1:smallMux.outp
outp[2] <= mux81:genMuxes:2:smallMux.outp
outp[3] <= mux81:genMuxes:3:smallMux.outp
outp[4] <= mux81:genMuxes:4:smallMux.outp
outp[5] <= mux81:genMuxes:5:smallMux.outp
outp[6] <= mux81:genMuxes:6:smallMux.outp
outp[7] <= mux81:genMuxes:7:smallMux.outp


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:0:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:1:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:2:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:3:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:4:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:5:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:6:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData1|mux81:\genMuxes:7:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2
i0[0] => mux81:genMuxes:0:smallMux.i0
i0[1] => mux81:genMuxes:1:smallMux.i0
i0[2] => mux81:genMuxes:2:smallMux.i0
i0[3] => mux81:genMuxes:3:smallMux.i0
i0[4] => mux81:genMuxes:4:smallMux.i0
i0[5] => mux81:genMuxes:5:smallMux.i0
i0[6] => mux81:genMuxes:6:smallMux.i0
i0[7] => mux81:genMuxes:7:smallMux.i0
i1[0] => mux81:genMuxes:0:smallMux.i1
i1[1] => mux81:genMuxes:1:smallMux.i1
i1[2] => mux81:genMuxes:2:smallMux.i1
i1[3] => mux81:genMuxes:3:smallMux.i1
i1[4] => mux81:genMuxes:4:smallMux.i1
i1[5] => mux81:genMuxes:5:smallMux.i1
i1[6] => mux81:genMuxes:6:smallMux.i1
i1[7] => mux81:genMuxes:7:smallMux.i1
i2[0] => mux81:genMuxes:0:smallMux.i2
i2[1] => mux81:genMuxes:1:smallMux.i2
i2[2] => mux81:genMuxes:2:smallMux.i2
i2[3] => mux81:genMuxes:3:smallMux.i2
i2[4] => mux81:genMuxes:4:smallMux.i2
i2[5] => mux81:genMuxes:5:smallMux.i2
i2[6] => mux81:genMuxes:6:smallMux.i2
i2[7] => mux81:genMuxes:7:smallMux.i2
i3[0] => mux81:genMuxes:0:smallMux.i3
i3[1] => mux81:genMuxes:1:smallMux.i3
i3[2] => mux81:genMuxes:2:smallMux.i3
i3[3] => mux81:genMuxes:3:smallMux.i3
i3[4] => mux81:genMuxes:4:smallMux.i3
i3[5] => mux81:genMuxes:5:smallMux.i3
i3[6] => mux81:genMuxes:6:smallMux.i3
i3[7] => mux81:genMuxes:7:smallMux.i3
i4[0] => mux81:genMuxes:0:smallMux.i4
i4[1] => mux81:genMuxes:1:smallMux.i4
i4[2] => mux81:genMuxes:2:smallMux.i4
i4[3] => mux81:genMuxes:3:smallMux.i4
i4[4] => mux81:genMuxes:4:smallMux.i4
i4[5] => mux81:genMuxes:5:smallMux.i4
i4[6] => mux81:genMuxes:6:smallMux.i4
i4[7] => mux81:genMuxes:7:smallMux.i4
i5[0] => mux81:genMuxes:0:smallMux.i5
i5[1] => mux81:genMuxes:1:smallMux.i5
i5[2] => mux81:genMuxes:2:smallMux.i5
i5[3] => mux81:genMuxes:3:smallMux.i5
i5[4] => mux81:genMuxes:4:smallMux.i5
i5[5] => mux81:genMuxes:5:smallMux.i5
i5[6] => mux81:genMuxes:6:smallMux.i5
i5[7] => mux81:genMuxes:7:smallMux.i5
i6[0] => mux81:genMuxes:0:smallMux.i6
i6[1] => mux81:genMuxes:1:smallMux.i6
i6[2] => mux81:genMuxes:2:smallMux.i6
i6[3] => mux81:genMuxes:3:smallMux.i6
i6[4] => mux81:genMuxes:4:smallMux.i6
i6[5] => mux81:genMuxes:5:smallMux.i6
i6[6] => mux81:genMuxes:6:smallMux.i6
i6[7] => mux81:genMuxes:7:smallMux.i6
i7[0] => mux81:genMuxes:0:smallMux.i7
i7[1] => mux81:genMuxes:1:smallMux.i7
i7[2] => mux81:genMuxes:2:smallMux.i7
i7[3] => mux81:genMuxes:3:smallMux.i7
i7[4] => mux81:genMuxes:4:smallMux.i7
i7[5] => mux81:genMuxes:5:smallMux.i7
i7[6] => mux81:genMuxes:6:smallMux.i7
i7[7] => mux81:genMuxes:7:smallMux.i7
sel[0] => mux81:genMuxes:0:smallMux.sel[0]
sel[0] => mux81:genMuxes:1:smallMux.sel[0]
sel[0] => mux81:genMuxes:2:smallMux.sel[0]
sel[0] => mux81:genMuxes:3:smallMux.sel[0]
sel[0] => mux81:genMuxes:4:smallMux.sel[0]
sel[0] => mux81:genMuxes:5:smallMux.sel[0]
sel[0] => mux81:genMuxes:6:smallMux.sel[0]
sel[0] => mux81:genMuxes:7:smallMux.sel[0]
sel[1] => mux81:genMuxes:0:smallMux.sel[1]
sel[1] => mux81:genMuxes:1:smallMux.sel[1]
sel[1] => mux81:genMuxes:2:smallMux.sel[1]
sel[1] => mux81:genMuxes:3:smallMux.sel[1]
sel[1] => mux81:genMuxes:4:smallMux.sel[1]
sel[1] => mux81:genMuxes:5:smallMux.sel[1]
sel[1] => mux81:genMuxes:6:smallMux.sel[1]
sel[1] => mux81:genMuxes:7:smallMux.sel[1]
sel[2] => mux81:genMuxes:0:smallMux.sel[2]
sel[2] => mux81:genMuxes:1:smallMux.sel[2]
sel[2] => mux81:genMuxes:2:smallMux.sel[2]
sel[2] => mux81:genMuxes:3:smallMux.sel[2]
sel[2] => mux81:genMuxes:4:smallMux.sel[2]
sel[2] => mux81:genMuxes:5:smallMux.sel[2]
sel[2] => mux81:genMuxes:6:smallMux.sel[2]
sel[2] => mux81:genMuxes:7:smallMux.sel[2]
outp[0] <= mux81:genMuxes:0:smallMux.outp
outp[1] <= mux81:genMuxes:1:smallMux.outp
outp[2] <= mux81:genMuxes:2:smallMux.outp
outp[3] <= mux81:genMuxes:3:smallMux.outp
outp[4] <= mux81:genMuxes:4:smallMux.outp
outp[5] <= mux81:genMuxes:5:smallMux.outp
outp[6] <= mux81:genMuxes:6:smallMux.outp
outp[7] <= mux81:genMuxes:7:smallMux.outp


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:0:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:1:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:2:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:3:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:4:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:5:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:6:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|mux81n:readData2|mux81:\genMuxes:7:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:7:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:6:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:5:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:4:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:3:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:2:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:1:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg
in_clk => enArdFF_2:dff_lsb.i_clock
in_clk => enArdFF_2:gen:1:dff.i_clock
in_clk => enArdFF_2:gen:2:dff.i_clock
in_clk => enArdFF_2:gen:3:dff.i_clock
in_clk => enArdFF_2:gen:4:dff.i_clock
in_clk => enArdFF_2:gen:5:dff.i_clock
in_clk => enArdFF_2:gen:6:dff.i_clock
in_clk => enArdFF_2:dff_msb.i_clock
in_reset => enArdFF_2:dff_lsb.i_resetBar
in_reset => enArdFF_2:gen:1:dff.i_resetBar
in_reset => enArdFF_2:gen:2:dff.i_resetBar
in_reset => enArdFF_2:gen:3:dff.i_resetBar
in_reset => enArdFF_2:gen:4:dff.i_resetBar
in_reset => enArdFF_2:gen:5:dff.i_resetBar
in_reset => enArdFF_2:gen:6:dff.i_resetBar
in_reset => enArdFF_2:dff_msb.i_resetBar
in_enable => enArdFF_2:dff_lsb.i_enable
in_enable => enArdFF_2:gen:1:dff.i_enable
in_enable => enArdFF_2:gen:2:dff.i_enable
in_enable => enArdFF_2:gen:3:dff.i_enable
in_enable => enArdFF_2:gen:4:dff.i_enable
in_enable => enArdFF_2:gen:5:dff.i_enable
in_enable => enArdFF_2:gen:6:dff.i_enable
in_enable => enArdFF_2:dff_msb.i_enable
in_data[0] => mux41:mux_lsb.three
in_data[1] => mux41:gen:1:mux.three
in_data[2] => mux41:gen:2:mux.three
in_data[3] => mux41:gen:3:mux.three
in_data[4] => mux41:gen:4:mux.three
in_data[5] => mux41:gen:5:mux.three
in_data[6] => mux41:gen:6:mux.three
in_data[7] => mux41:mux_msb.three
in_shl => mux41:mux_lsb.sel0
in_shl => mux41:gen:1:mux.sel0
in_shl => mux41:gen:2:mux.sel0
in_shl => mux41:gen:3:mux.sel0
in_shl => mux41:gen:4:mux.sel0
in_shl => mux41:gen:5:mux.sel0
in_shl => mux41:gen:6:mux.sel0
in_shl => mux41:mux_msb.sel0
in_shr => mux41:mux_lsb.sel1
in_shr => mux41:gen:1:mux.sel1
in_shr => mux41:gen:2:mux.sel1
in_shr => mux41:gen:3:mux.sel1
in_shr => mux41:gen:4:mux.sel1
in_shr => mux41:gen:5:mux.sel1
in_shr => mux41:gen:6:mux.sel1
in_shr => mux41:mux_msb.sel1
out_data[0] <= enArdFF_2:dff_lsb.o_q
out_data[1] <= enArdFF_2:gen:1:dff.o_q
out_data[2] <= enArdFF_2:gen:2:dff.o_q
out_data[3] <= enArdFF_2:gen:3:dff.o_q
out_data[4] <= enArdFF_2:gen:4:dff.o_q
out_data[5] <= enArdFF_2:gen:5:dff.o_q
out_data[6] <= enArdFF_2:gen:6:dff.o_q
out_data[7] <= enArdFF_2:dff_msb.o_q
out_dataBar[0] <= enArdFF_2:dff_lsb.o_qBar
out_dataBar[1] <= enArdFF_2:gen:1:dff.o_qBar
out_dataBar[2] <= enArdFF_2:gen:2:dff.o_qBar
out_dataBar[3] <= enArdFF_2:gen:3:dff.o_qBar
out_dataBar[4] <= enArdFF_2:gen:4:dff.o_qBar
out_dataBar[5] <= enArdFF_2:gen:5:dff.o_qBar
out_dataBar[6] <= enArdFF_2:gen:6:dff.o_qBar
out_dataBar[7] <= enArdFF_2:dff_msb.o_qBar


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:mux_lsb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_lsb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:1:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:1:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:2:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:2:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:3:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:3:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:4:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:4:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:5:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:5:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:\gen:6:dff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:\gen:6:mux
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|mux41:mux_msb
zero => outp.IN0
one => outp.IN0
two => outp.IN0
three => outp.IN0
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel0 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
sel1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|registerFile:registers|uniShiftReg:\reg_gen_loop:0:reg|enARdFF_2:dff_msb
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX
in0[0] => mux21:gen:0:mux.in0
in0[1] => mux21:gen:1:mux.in0
in0[2] => mux21:gen:2:mux.in0
in0[3] => mux21:gen:3:mux.in0
in0[4] => mux21:gen:4:mux.in0
in0[5] => mux21:gen:5:mux.in0
in0[6] => mux21:gen:6:mux.in0
in0[7] => mux21:gen:7:mux.in0
in1[0] => mux21:gen:0:mux.in1
in1[1] => mux21:gen:1:mux.in1
in1[2] => mux21:gen:2:mux.in1
in1[3] => mux21:gen:3:mux.in1
in1[4] => mux21:gen:4:mux.in1
in1[5] => mux21:gen:5:mux.in1
in1[6] => mux21:gen:6:mux.in1
in1[7] => mux21:gen:7:mux.in1
sel => mux21:gen:0:mux.sel
sel => mux21:gen:1:mux.sel
sel => mux21:gen:2:mux.sel
sel => mux21:gen:3:mux.sel
sel => mux21:gen:4:mux.sel
sel => mux21:gen:5:mux.sel
sel => mux21:gen:6:mux.sel
sel => mux21:gen:7:mux.sel
outp[0] <= mux21:gen:0:mux.outp
outp[1] <= mux21:gen:1:mux.outp
outp[2] <= mux21:gen:2:mux.outp
outp[3] <= mux21:gen:3:mux.outp
outp[4] <= mux21:gen:4:mux.outp
outp[5] <= mux21:gen:5:mux.outp
outp[6] <= mux21:gen:6:mux.outp
outp[7] <= mux21:gen:7:mux.outp


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:0:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:1:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:2:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:3:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:4:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:5:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:6:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:writeRegMUX|mux21:\gen:7:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX
in0[0] => mux21:gen:0:mux.in0
in0[1] => mux21:gen:1:mux.in0
in0[2] => mux21:gen:2:mux.in0
in0[3] => mux21:gen:3:mux.in0
in0[4] => mux21:gen:4:mux.in0
in0[5] => mux21:gen:5:mux.in0
in0[6] => mux21:gen:6:mux.in0
in0[7] => mux21:gen:7:mux.in0
in1[0] => mux21:gen:0:mux.in1
in1[1] => mux21:gen:1:mux.in1
in1[2] => mux21:gen:2:mux.in1
in1[3] => mux21:gen:3:mux.in1
in1[4] => mux21:gen:4:mux.in1
in1[5] => mux21:gen:5:mux.in1
in1[6] => mux21:gen:6:mux.in1
in1[7] => mux21:gen:7:mux.in1
sel => mux21:gen:0:mux.sel
sel => mux21:gen:1:mux.sel
sel => mux21:gen:2:mux.sel
sel => mux21:gen:3:mux.sel
sel => mux21:gen:4:mux.sel
sel => mux21:gen:5:mux.sel
sel => mux21:gen:6:mux.sel
sel => mux21:gen:7:mux.sel
outp[0] <= mux21:gen:0:mux.outp
outp[1] <= mux21:gen:1:mux.outp
outp[2] <= mux21:gen:2:mux.outp
outp[3] <= mux21:gen:3:mux.outp
outp[4] <= mux21:gen:4:mux.outp
outp[5] <= mux21:gen:5:mux.outp
outp[6] <= mux21:gen:6:mux.outp
outp[7] <= mux21:gen:7:mux.outp


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:0:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:1:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:2:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:3:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:4:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:5:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:6:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:readData2MUX|mux21:\gen:7:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|controlUnit:control
i_Opcode[0] => int_lw.IN1
i_Opcode[0] => int_sw.IN1
i_Opcode[0] => int_rformat.IN1
i_Opcode[0] => int_beq.IN1
i_Opcode[0] => int_j.IN1
i_Opcode[1] => int_lw.IN1
i_Opcode[1] => int_sw.IN1
i_Opcode[1] => int_j.IN1
i_Opcode[1] => int_rformat.IN1
i_Opcode[1] => int_beq.IN1
i_Opcode[2] => int_beq.IN1
i_Opcode[2] => int_rformat.IN1
i_Opcode[2] => int_lw.IN1
i_Opcode[2] => int_sw.IN1
i_Opcode[3] => int_sw.IN1
i_Opcode[3] => int_rformat.IN1
i_Opcode[3] => int_lw.IN1
i_Opcode[4] => int_rformat.IN0
i_Opcode[4] => int_lw.IN0
i_Opcode[5] => int_lw.IN1
i_Opcode[5] => int_rformat.IN1
o_ALUOp[0] <= int_beq.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp[1] <= int_rformat.DB_MAX_OUTPUT_PORT_TYPE
o_RegDst <= int_rformat.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= int_j.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= int_beq.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= int_lw.DB_MAX_OUTPUT_PORT_TYPE
o_MemToReg <= int_lw.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= int_sw.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= int_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= int_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|controlUnitALU:controlUnitALUunit
i_func[0] => int_control.IN0
i_func[1] => int_control.IN0
i_func[2] => int_control.IN0
i_func[3] => int_control.IN1
i_func[4] => ~NO_FANOUT~
i_func[5] => ~NO_FANOUT~
i_ALUOp[0] => int_control.IN1
i_ALUOp[1] => int_control.IN1
i_ALUOp[1] => int_control.IN1
i_ALUOp[1] => int_control.IN1
o_control[0] <= int_control.DB_MAX_OUTPUT_PORT_TYPE
o_control[1] <= int_control.DB_MAX_OUTPUT_PORT_TYPE
o_control[2] <= int_control.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu
i_op[0] => mux81n:mux.sel[0]
i_op[0] => int_tosub.IN1
i_op[1] => int_tosub.IN0
i_op[1] => mux81n:mux.sel[1]
i_op[2] => int_tosub.IN1
i_op[2] => mux81n:mux.sel[2]
i_A[0] => int_AND[0].IN0
i_A[0] => int_OR[0].IN0
i_A[0] => adder_nbit:adder.a_in[0]
i_A[0] => nBitComparator:comparator.i_Ai[0]
i_A[1] => int_AND[1].IN0
i_A[1] => int_OR[1].IN0
i_A[1] => adder_nbit:adder.a_in[1]
i_A[1] => nBitComparator:comparator.i_Ai[1]
i_A[2] => int_AND[2].IN0
i_A[2] => int_OR[2].IN0
i_A[2] => adder_nbit:adder.a_in[2]
i_A[2] => nBitComparator:comparator.i_Ai[2]
i_A[3] => int_AND[3].IN0
i_A[3] => int_OR[3].IN0
i_A[3] => adder_nbit:adder.a_in[3]
i_A[3] => nBitComparator:comparator.i_Ai[3]
i_A[4] => int_AND[4].IN0
i_A[4] => int_OR[4].IN0
i_A[4] => adder_nbit:adder.a_in[4]
i_A[4] => nBitComparator:comparator.i_Ai[4]
i_A[5] => int_AND[5].IN0
i_A[5] => int_OR[5].IN0
i_A[5] => adder_nbit:adder.a_in[5]
i_A[5] => nBitComparator:comparator.i_Ai[5]
i_A[6] => int_AND[6].IN0
i_A[6] => int_OR[6].IN0
i_A[6] => adder_nbit:adder.a_in[6]
i_A[6] => nBitComparator:comparator.i_Ai[6]
i_A[7] => int_AND[7].IN0
i_A[7] => int_OR[7].IN0
i_A[7] => adder_nbit:adder.a_in[7]
i_A[7] => nBitComparator:comparator.i_Ai[7]
i_B[0] => int_AND[0].IN1
i_B[0] => int_OR[0].IN1
i_B[0] => adder_nbit:adder.b_in[0]
i_B[0] => nBitComparator:comparator.i_Bi[0]
i_B[1] => int_AND[1].IN1
i_B[1] => int_OR[1].IN1
i_B[1] => adder_nbit:adder.b_in[1]
i_B[1] => nBitComparator:comparator.i_Bi[1]
i_B[2] => int_AND[2].IN1
i_B[2] => int_OR[2].IN1
i_B[2] => adder_nbit:adder.b_in[2]
i_B[2] => nBitComparator:comparator.i_Bi[2]
i_B[3] => int_AND[3].IN1
i_B[3] => int_OR[3].IN1
i_B[3] => adder_nbit:adder.b_in[3]
i_B[3] => nBitComparator:comparator.i_Bi[3]
i_B[4] => int_AND[4].IN1
i_B[4] => int_OR[4].IN1
i_B[4] => adder_nbit:adder.b_in[4]
i_B[4] => nBitComparator:comparator.i_Bi[4]
i_B[5] => int_AND[5].IN1
i_B[5] => int_OR[5].IN1
i_B[5] => adder_nbit:adder.b_in[5]
i_B[5] => nBitComparator:comparator.i_Bi[5]
i_B[6] => int_AND[6].IN1
i_B[6] => int_OR[6].IN1
i_B[6] => adder_nbit:adder.b_in[6]
i_B[6] => nBitComparator:comparator.i_Bi[6]
i_B[7] => int_AND[7].IN1
i_B[7] => int_OR[7].IN1
i_B[7] => adder_nbit:adder.b_in[7]
i_B[7] => nBitComparator:comparator.i_Bi[7]
o_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_q[0] <= mux81n:mux.outp[0]
o_q[1] <= mux81n:mux.outp[1]
o_q[2] <= mux81n:mux.outp[2]
o_q[3] <= mux81n:mux.outp[3]
o_q[4] <= mux81n:mux.outp[4]
o_q[5] <= mux81n:mux.outp[5]
o_q[6] <= mux81n:mux.outp[6]
o_q[7] <= mux81n:mux.outp[7]


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder
a_in[0] => fadder:gen:0:foo.a
a_in[1] => fadder:gen:1:foo.a
a_in[2] => fadder:gen:2:foo.a
a_in[3] => fadder:gen:3:foo.a
a_in[4] => fadder:gen:4:foo.a
a_in[5] => fadder:gen:5:foo.a
a_in[6] => fadder:gen:6:foo.a
a_in[7] => fadder:gen:7:foo.a
b_in[0] => do_2s_complement[0].IN0
b_in[1] => do_2s_complement[1].IN0
b_in[2] => do_2s_complement[2].IN0
b_in[3] => do_2s_complement[3].IN0
b_in[4] => do_2s_complement[4].IN0
b_in[5] => do_2s_complement[5].IN0
b_in[6] => do_2s_complement[6].IN0
b_in[7] => do_2s_complement[7].IN0
subtract => carries[0].IN0
subtract => do_2s_complement[7].IN1
subtract => do_2s_complement[6].IN1
subtract => do_2s_complement[5].IN1
subtract => do_2s_complement[4].IN1
subtract => do_2s_complement[3].IN1
subtract => do_2s_complement[2].IN1
subtract => do_2s_complement[1].IN1
subtract => do_2s_complement[0].IN1
c_in => carries[0].IN1
c_out <= fadder:gen:7:foo.c_out
overflow_out <= overflow_out.DB_MAX_OUTPUT_PORT_TYPE
s_out[0] <= fadder:gen:0:foo.s_out
s_out[1] <= fadder:gen:1:foo.s_out
s_out[2] <= fadder:gen:2:foo.s_out
s_out[3] <= fadder:gen:3:foo.s_out
s_out[4] <= fadder:gen:4:foo.s_out
s_out[5] <= fadder:gen:5:foo.s_out
s_out[6] <= fadder:gen:6:foo.s_out
s_out[7] <= fadder:gen:7:foo.s_out


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:0:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:1:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:2:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:3:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:4:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:5:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:6:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|adder_nbit:adder|fadder:\gen:7:foo
a => c_out.IN0
a => c_out.IN0
b => c_out.IN1
b => c_out.IN1
c_in => s_out.IN1
c_in => c_out.IN1
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
s_out <= s_out.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator
i_Ai[0] => oneBitComparator:genloop:0:comp.i_A
i_Ai[1] => oneBitComparator:genloop:1:comp.i_A
i_Ai[2] => oneBitComparator:genloop:2:comp.i_A
i_Ai[3] => oneBitComparator:genloop:3:comp.i_A
i_Ai[4] => oneBitComparator:genloop:4:comp.i_A
i_Ai[5] => oneBitComparator:genloop:5:comp.i_A
i_Ai[6] => oneBitComparator:genloop:6:comp.i_A
i_Ai[7] => oneBitComparator:comp7.i_A
i_Bi[0] => oneBitComparator:genloop:0:comp.i_B
i_Bi[1] => oneBitComparator:genloop:1:comp.i_B
i_Bi[2] => oneBitComparator:genloop:2:comp.i_B
i_Bi[3] => oneBitComparator:genloop:3:comp.i_B
i_Bi[4] => oneBitComparator:genloop:4:comp.i_B
i_Bi[5] => oneBitComparator:genloop:5:comp.i_B
i_Bi[6] => oneBitComparator:genloop:6:comp.i_B
i_Bi[7] => oneBitComparator:comp7.i_B
o_GT <= oneBitComparator:genloop:0:comp.o_GT
o_LT <= oneBitComparator:genloop:0:comp.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:comp7
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:6:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:5:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:4:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:3:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:2:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:1:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|nBitComparator:comparator|oneBitComparator:\genloop:0:comp
i_A => int_GT.IN0
i_A => int_LT.IN0
i_B => int_LT.IN1
i_B => int_GT.IN1
i_GTprev => int_GT.IN1
i_GTprev => int_LT.IN1
i_LTprev => int_LT.IN1
i_LTprev => int_GT.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux
i0[0] => mux81:genMuxes:0:smallMux.i0
i0[1] => mux81:genMuxes:1:smallMux.i0
i0[2] => mux81:genMuxes:2:smallMux.i0
i0[3] => mux81:genMuxes:3:smallMux.i0
i0[4] => mux81:genMuxes:4:smallMux.i0
i0[5] => mux81:genMuxes:5:smallMux.i0
i0[6] => mux81:genMuxes:6:smallMux.i0
i0[7] => mux81:genMuxes:7:smallMux.i0
i1[0] => mux81:genMuxes:0:smallMux.i1
i1[1] => mux81:genMuxes:1:smallMux.i1
i1[2] => mux81:genMuxes:2:smallMux.i1
i1[3] => mux81:genMuxes:3:smallMux.i1
i1[4] => mux81:genMuxes:4:smallMux.i1
i1[5] => mux81:genMuxes:5:smallMux.i1
i1[6] => mux81:genMuxes:6:smallMux.i1
i1[7] => mux81:genMuxes:7:smallMux.i1
i2[0] => mux81:genMuxes:0:smallMux.i2
i2[1] => mux81:genMuxes:1:smallMux.i2
i2[2] => mux81:genMuxes:2:smallMux.i2
i2[3] => mux81:genMuxes:3:smallMux.i2
i2[4] => mux81:genMuxes:4:smallMux.i2
i2[5] => mux81:genMuxes:5:smallMux.i2
i2[6] => mux81:genMuxes:6:smallMux.i2
i2[7] => mux81:genMuxes:7:smallMux.i2
i3[0] => mux81:genMuxes:0:smallMux.i3
i3[1] => mux81:genMuxes:1:smallMux.i3
i3[2] => mux81:genMuxes:2:smallMux.i3
i3[3] => mux81:genMuxes:3:smallMux.i3
i3[4] => mux81:genMuxes:4:smallMux.i3
i3[5] => mux81:genMuxes:5:smallMux.i3
i3[6] => mux81:genMuxes:6:smallMux.i3
i3[7] => mux81:genMuxes:7:smallMux.i3
i4[0] => mux81:genMuxes:0:smallMux.i4
i4[1] => mux81:genMuxes:1:smallMux.i4
i4[2] => mux81:genMuxes:2:smallMux.i4
i4[3] => mux81:genMuxes:3:smallMux.i4
i4[4] => mux81:genMuxes:4:smallMux.i4
i4[5] => mux81:genMuxes:5:smallMux.i4
i4[6] => mux81:genMuxes:6:smallMux.i4
i4[7] => mux81:genMuxes:7:smallMux.i4
i5[0] => mux81:genMuxes:0:smallMux.i5
i5[1] => mux81:genMuxes:1:smallMux.i5
i5[2] => mux81:genMuxes:2:smallMux.i5
i5[3] => mux81:genMuxes:3:smallMux.i5
i5[4] => mux81:genMuxes:4:smallMux.i5
i5[5] => mux81:genMuxes:5:smallMux.i5
i5[6] => mux81:genMuxes:6:smallMux.i5
i5[7] => mux81:genMuxes:7:smallMux.i5
i6[0] => mux81:genMuxes:0:smallMux.i6
i6[1] => mux81:genMuxes:1:smallMux.i6
i6[2] => mux81:genMuxes:2:smallMux.i6
i6[3] => mux81:genMuxes:3:smallMux.i6
i6[4] => mux81:genMuxes:4:smallMux.i6
i6[5] => mux81:genMuxes:5:smallMux.i6
i6[6] => mux81:genMuxes:6:smallMux.i6
i6[7] => mux81:genMuxes:7:smallMux.i6
i7[0] => mux81:genMuxes:0:smallMux.i7
i7[1] => mux81:genMuxes:1:smallMux.i7
i7[2] => mux81:genMuxes:2:smallMux.i7
i7[3] => mux81:genMuxes:3:smallMux.i7
i7[4] => mux81:genMuxes:4:smallMux.i7
i7[5] => mux81:genMuxes:5:smallMux.i7
i7[6] => mux81:genMuxes:6:smallMux.i7
i7[7] => mux81:genMuxes:7:smallMux.i7
sel[0] => mux81:genMuxes:0:smallMux.sel[0]
sel[0] => mux81:genMuxes:1:smallMux.sel[0]
sel[0] => mux81:genMuxes:2:smallMux.sel[0]
sel[0] => mux81:genMuxes:3:smallMux.sel[0]
sel[0] => mux81:genMuxes:4:smallMux.sel[0]
sel[0] => mux81:genMuxes:5:smallMux.sel[0]
sel[0] => mux81:genMuxes:6:smallMux.sel[0]
sel[0] => mux81:genMuxes:7:smallMux.sel[0]
sel[1] => mux81:genMuxes:0:smallMux.sel[1]
sel[1] => mux81:genMuxes:1:smallMux.sel[1]
sel[1] => mux81:genMuxes:2:smallMux.sel[1]
sel[1] => mux81:genMuxes:3:smallMux.sel[1]
sel[1] => mux81:genMuxes:4:smallMux.sel[1]
sel[1] => mux81:genMuxes:5:smallMux.sel[1]
sel[1] => mux81:genMuxes:6:smallMux.sel[1]
sel[1] => mux81:genMuxes:7:smallMux.sel[1]
sel[2] => mux81:genMuxes:0:smallMux.sel[2]
sel[2] => mux81:genMuxes:1:smallMux.sel[2]
sel[2] => mux81:genMuxes:2:smallMux.sel[2]
sel[2] => mux81:genMuxes:3:smallMux.sel[2]
sel[2] => mux81:genMuxes:4:smallMux.sel[2]
sel[2] => mux81:genMuxes:5:smallMux.sel[2]
sel[2] => mux81:genMuxes:6:smallMux.sel[2]
sel[2] => mux81:genMuxes:7:smallMux.sel[2]
outp[0] <= mux81:genMuxes:0:smallMux.outp
outp[1] <= mux81:genMuxes:1:smallMux.outp
outp[2] <= mux81:genMuxes:2:smallMux.outp
outp[3] <= mux81:genMuxes:3:smallMux.outp
outp[4] <= mux81:genMuxes:4:smallMux.outp
outp[5] <= mux81:genMuxes:5:smallMux.outp
outp[6] <= mux81:genMuxes:6:smallMux.outp
outp[7] <= mux81:genMuxes:7:smallMux.outp


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:0:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:1:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:2:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:3:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:4:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:5:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:6:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|nBitALU:alu|mux81n:mux|mux81:\genMuxes:7:smallMux
i0 => outp.IN1
i1 => outp.IN1
i2 => outp.IN1
i3 => outp.IN1
i4 => outp.IN1
i5 => outp.IN1
i6 => outp.IN1
i7 => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[0] => outp.IN1
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[1] => outp.IN0
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
sel[2] => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ram_unreg:dataMem
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|SingleCycleProcessor|ram_unreg:dataMem|altsyncram:altsyncram_component
wren_a => altsyncram_0eq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0eq3:auto_generated.data_a[0]
data_a[1] => altsyncram_0eq3:auto_generated.data_a[1]
data_a[2] => altsyncram_0eq3:auto_generated.data_a[2]
data_a[3] => altsyncram_0eq3:auto_generated.data_a[3]
data_a[4] => altsyncram_0eq3:auto_generated.data_a[4]
data_a[5] => altsyncram_0eq3:auto_generated.data_a[5]
data_a[6] => altsyncram_0eq3:auto_generated.data_a[6]
data_a[7] => altsyncram_0eq3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_0eq3:auto_generated.address_a[0]
address_a[1] => altsyncram_0eq3:auto_generated.address_a[1]
address_a[2] => altsyncram_0eq3:auto_generated.address_a[2]
address_a[3] => altsyncram_0eq3:auto_generated.address_a[3]
address_a[4] => altsyncram_0eq3:auto_generated.address_a[4]
address_a[5] => altsyncram_0eq3:auto_generated.address_a[5]
address_a[6] => altsyncram_0eq3:auto_generated.address_a[6]
address_a[7] => altsyncram_0eq3:auto_generated.address_a[7]
address_b[0] => altsyncram_0eq3:auto_generated.address_b[0]
address_b[1] => altsyncram_0eq3:auto_generated.address_b[1]
address_b[2] => altsyncram_0eq3:auto_generated.address_b[2]
address_b[3] => altsyncram_0eq3:auto_generated.address_b[3]
address_b[4] => altsyncram_0eq3:auto_generated.address_b[4]
address_b[5] => altsyncram_0eq3:auto_generated.address_b[5]
address_b[6] => altsyncram_0eq3:auto_generated.address_b[6]
address_b[7] => altsyncram_0eq3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0eq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_0eq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_0eq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_0eq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_0eq3:auto_generated.q_b[3]
q_b[4] <= altsyncram_0eq3:auto_generated.q_b[4]
q_b[5] <= altsyncram_0eq3:auto_generated.q_b[5]
q_b[6] <= altsyncram_0eq3:auto_generated.q_b[6]
q_b[7] <= altsyncram_0eq3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|SingleCycleProcessor|mux21n:dataMUX
in0[0] => mux21:gen:0:mux.in0
in0[1] => mux21:gen:1:mux.in0
in0[2] => mux21:gen:2:mux.in0
in0[3] => mux21:gen:3:mux.in0
in0[4] => mux21:gen:4:mux.in0
in0[5] => mux21:gen:5:mux.in0
in0[6] => mux21:gen:6:mux.in0
in0[7] => mux21:gen:7:mux.in0
in1[0] => mux21:gen:0:mux.in1
in1[1] => mux21:gen:1:mux.in1
in1[2] => mux21:gen:2:mux.in1
in1[3] => mux21:gen:3:mux.in1
in1[4] => mux21:gen:4:mux.in1
in1[5] => mux21:gen:5:mux.in1
in1[6] => mux21:gen:6:mux.in1
in1[7] => mux21:gen:7:mux.in1
sel => mux21:gen:0:mux.sel
sel => mux21:gen:1:mux.sel
sel => mux21:gen:2:mux.sel
sel => mux21:gen:3:mux.sel
sel => mux21:gen:4:mux.sel
sel => mux21:gen:5:mux.sel
sel => mux21:gen:6:mux.sel
sel => mux21:gen:7:mux.sel
outp[0] <= mux21:gen:0:mux.outp
outp[1] <= mux21:gen:1:mux.outp
outp[2] <= mux21:gen:2:mux.outp
outp[3] <= mux21:gen:3:mux.outp
outp[4] <= mux21:gen:4:mux.outp
outp[5] <= mux21:gen:5:mux.outp
outp[6] <= mux21:gen:6:mux.outp
outp[7] <= mux21:gen:7:mux.outp


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:0:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:1:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:2:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:3:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:4:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:5:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:6:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|mux21n:dataMUX|mux21:\gen:7:mux
sel => outp.IN0
sel => outp.IN0
in0 => outp.IN1
in1 => outp.IN1
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


