vendor_name = ModelSim
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.vwf
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/db/proj-final.cbx.xml
source_file = 1, C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/mux2to1.bdf
design_name = reg_decod
instance = comp, \S[3]~output , S[3]~output, reg_decod, 1
instance = comp, \S[2]~output , S[2]~output, reg_decod, 1
instance = comp, \S[1]~output , S[1]~output, reg_decod, 1
instance = comp, \S[0]~output , S[0]~output, reg_decod, 1
instance = comp, \CLK~input , CLK~input, reg_decod, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, reg_decod, 1
instance = comp, \D0~input , D0~input, reg_decod, 1
instance = comp, \Btn_esq~input , Btn_esq~input, reg_decod, 1
instance = comp, \btn_mid~input , btn_mid~input, reg_decod, 1
instance = comp, \btn_dir~input , btn_dir~input, reg_decod, 1
instance = comp, \SWITCH~input , SWITCH~input, reg_decod, 1
instance = comp, \inst|inst9~0 , inst|inst9~0, reg_decod, 1
instance = comp, \inst2|inst , inst2|inst, reg_decod, 1
instance = comp, \D1~input , D1~input, reg_decod, 1
instance = comp, \inst2|inst2 , inst2|inst2, reg_decod, 1
instance = comp, \D2~input , D2~input, reg_decod, 1
instance = comp, \inst2|inst3 , inst2|inst3, reg_decod, 1
instance = comp, \D3~input , D3~input, reg_decod, 1
instance = comp, \inst2|inst4 , inst2|inst4, reg_decod, 1
