module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h356):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire [(5'h14):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire [(4'he):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire160;
  wire [(3'h4):(1'h0)] wire67;
  wire [(2'h2):(1'h0)] wire66;
  wire signed [(4'h9):(1'h0)] wire64;
  wire [(5'h12):(1'h0)] wire29;
  wire [(3'h4):(1'h0)] wire28;
  wire signed [(4'hd):(1'h0)] wire27;
  wire [(5'h14):(1'h0)] wire26;
  wire signed [(3'h7):(1'h0)] wire25;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire signed [(5'h13):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire [(5'h13):(1'h0)] wire5;
  wire signed [(4'hc):(1'h0)] wire4;
  reg [(4'h8):(1'h0)] reg182 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg181 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg180 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg179 = (1'h0);
  reg [(5'h11):(1'h0)] reg178 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg177 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg176 = (1'h0);
  reg [(4'h8):(1'h0)] reg175 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg174 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg173 = (1'h0);
  reg [(3'h4):(1'h0)] reg172 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg171 = (1'h0);
  reg [(5'h15):(1'h0)] reg170 = (1'h0);
  reg [(5'h11):(1'h0)] reg169 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg168 = (1'h0);
  reg [(5'h13):(1'h0)] reg167 = (1'h0);
  reg [(4'h8):(1'h0)] reg166 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg165 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg164 = (1'h0);
  reg [(5'h10):(1'h0)] reg163 = (1'h0);
  reg [(2'h2):(1'h0)] reg162 = (1'h0);
  reg [(4'hf):(1'h0)] reg86 = (1'h0);
  reg signed [(4'he):(1'h0)] reg85 = (1'h0);
  reg signed [(4'he):(1'h0)] reg84 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg83 = (1'h0);
  reg [(3'h6):(1'h0)] reg82 = (1'h0);
  reg signed [(4'he):(1'h0)] reg81 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg80 = (1'h0);
  reg [(5'h10):(1'h0)] reg79 = (1'h0);
  reg [(5'h10):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg77 = (1'h0);
  reg [(5'h14):(1'h0)] reg76 = (1'h0);
  reg [(5'h13):(1'h0)] reg75 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg74 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg73 = (1'h0);
  reg [(5'h13):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg71 = (1'h0);
  reg [(3'h4):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg69 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg68 = (1'h0);
  reg [(5'h14):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg22 = (1'h0);
  reg [(3'h4):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'hf):(1'h0)] reg16 = (1'h0);
  reg signed [(4'he):(1'h0)] reg15 = (1'h0);
  reg [(3'h4):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg13 = (1'h0);
  reg [(3'h6):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg10 = (1'h0);
  assign y = {wire160,
                 wire67,
                 wire66,
                 wire64,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire4 = ((8'hba) ?
                     {$signed(wire1),
                         wire3[(5'h11):(4'hb)]} : wire2[(3'h4):(2'h2)]);
  assign wire5 = (&(((~|(wire3 ? wire4 : wire0)) ?
                         wire0[(4'hc):(3'h6)] : ((~^wire4) ?
                             (wire2 ? wire2 : (8'ha6)) : (wire1 ?
                                 wire0 : (8'haf)))) ?
                     $signed({(wire1 ? wire0 : wire0)}) : (8'h9e)));
  assign wire6 = (((((wire3 ? wire1 : wire1) ?
                             (wire0 - wire1) : ((8'ha1) ~^ wire4)) + $unsigned((8'hbc))) ?
                         $unsigned(wire2[(3'h7):(3'h4)]) : (wire2[(3'h7):(2'h2)] ?
                             ($signed(wire1) ^~ wire0) : $signed({(8'ha0)}))) ?
                     $unsigned(wire4[(3'h4):(2'h3)]) : (+(~($unsigned(wire0) ?
                         (wire5 ^ wire5) : (wire3 && wire2)))));
  assign wire7 = $signed((+$unsigned(wire5[(4'hb):(2'h2)])));
  assign wire8 = wire7;
  assign wire9 = (|wire2[(4'ha):(4'h9)]);
  always
    @(posedge clk) begin
      if (((~|wire2[(2'h2):(1'h0)]) ^~ ((($signed((8'hbe)) ?
                  (wire8 <<< wire2) : $signed(wire9)) ?
              ((8'h9f) ?
                  $signed(wire4) : $signed(wire6)) : wire4[(3'h4):(2'h2)]) ?
          $unsigned(wire7[(3'h4):(2'h2)]) : (~&wire0))))
        begin
          reg10 <= (((|$unsigned((^~wire5))) ?
                  ({wire5} <<< $signed(wire5[(3'h5):(3'h4)])) : wire3[(5'h12):(2'h2)]) ?
              (~&(^~($unsigned(wire1) | wire3))) : (|wire6));
          reg11 <= (wire0[(1'h1):(1'h1)] || (-wire6[(3'h4):(1'h1)]));
          if ((-(wire4[(4'hb):(2'h3)] ?
              (-($unsigned(wire4) ? wire1 : (8'hbf))) : (((wire5 < wire2) ?
                  wire6 : {wire7}) || $unsigned($unsigned(wire3))))))
            begin
              reg12 <= wire2;
              reg13 <= $unsigned((~^$unsigned(wire8[(1'h1):(1'h0)])));
            end
          else
            begin
              reg12 <= $signed((+{wire8[(3'h4):(2'h3)],
                  {wire7[(2'h2):(2'h2)]}}));
            end
          reg14 <= $unsigned((-$signed(wire8[(4'h8):(3'h7)])));
        end
      else
        begin
          if ($signed(((8'hac) ^~ (((&wire9) & $signed(wire6)) && wire4))))
            begin
              reg10 <= {wire5};
              reg11 <= ($signed($unsigned(reg13[(3'h4):(1'h0)])) ?
                  wire6[(2'h3):(1'h0)] : $signed($unsigned($signed((~wire5)))));
              reg12 <= $unsigned((~&$signed(wire9[(4'h8):(3'h5)])));
              reg13 <= $signed($unsigned(wire8));
              reg14 <= (|(wire9 ?
                  wire1 : $unsigned((wire9[(1'h1):(1'h0)] ?
                      ((8'haf) || wire4) : $signed(reg11)))));
            end
          else
            begin
              reg10 <= $unsigned((^(8'ha5)));
              reg11 <= ((($signed($signed((8'h9f))) & $unsigned(wire2)) ?
                  wire1 : (^~$signed((^~wire8)))) || {(({wire8} ^ $signed((8'hbe))) ?
                      wire0 : $unsigned((wire2 ? (8'hb7) : wire6)))});
            end
          reg15 <= (~|(8'hbf));
          reg16 <= reg11;
        end
      reg17 <= {$unsigned(((8'ha5) ?
              (+(wire3 ? reg12 : wire2)) : $unsigned($unsigned(wire0))))};
      reg18 <= ($signed(wire7) ?
          {(($unsigned(wire1) == reg10) ?
                  ((reg15 << wire0) ? (~^(8'ha8)) : (8'haf)) : ({(8'haa),
                          wire2} ?
                      wire1 : {wire0})),
              (~wire3)} : $unsigned(({(wire4 ? reg17 : wire6),
              (reg11 == reg12)} | ({wire8} >= $signed(wire2)))));
    end
  always
    @(posedge clk) begin
      reg19 <= {reg13[(2'h2):(1'h1)]};
      if (wire3)
        begin
          reg20 <= (^~(reg13 + (~|reg14[(3'h4):(1'h0)])));
        end
      else
        begin
          reg20 <= (8'hb0);
          reg21 <= (wire2 ?
              reg11[(3'h5):(2'h3)] : (wire1[(2'h2):(1'h0)] > $unsigned({wire8})));
          reg22 <= $signed($unsigned($signed(reg12[(2'h3):(2'h2)])));
          reg23 <= (-$unsigned($unsigned($signed($signed((8'ha5))))));
          reg24 <= reg20;
        end
    end
  assign wire25 = reg10[(3'h7):(3'h7)];
  assign wire26 = {{$unsigned($unsigned((wire2 ~^ reg17))),
                          {reg10[(4'h8):(2'h2)]}}};
  assign wire27 = (wire4 ?
                      {(-$signed(wire26[(4'h9):(3'h6)])),
                          ($unsigned($signed(reg16)) - (8'hbc))} : $signed($unsigned(((8'hac) >> {wire4,
                          reg21}))));
  assign wire28 = $unsigned((reg20 > (-($signed(wire7) ?
                      (reg15 & reg22) : (reg13 ? reg22 : wire27)))));
  assign wire29 = {(~|((reg20[(4'h8):(2'h3)] ?
                          (reg23 ?
                              wire28 : wire5) : wire26[(1'h0):(1'h0)]) - (^(reg13 * reg20)))),
                      reg17};
  module30 #() modinst65 (.clk(clk), .wire33(wire0), .wire31(reg23), .wire32(reg24), .wire34(wire29), .y(wire64));
  assign wire66 = (reg22[(4'hf):(3'h5)] && $signed({reg12[(1'h1):(1'h1)],
                      wire25[(1'h0):(1'h0)]}));
  assign wire67 = $signed(($signed(((reg19 ? wire4 : wire7) ~^ reg24)) ?
                      wire6[(3'h4):(1'h1)] : wire1[(2'h3):(2'h3)]));
  always
    @(posedge clk) begin
      reg68 <= wire9;
      if (wire28[(2'h2):(1'h1)])
        begin
          reg69 <= wire1[(2'h3):(1'h0)];
          reg70 <= $unsigned($unsigned(reg11));
        end
      else
        begin
          reg69 <= reg17;
          reg70 <= {wire6[(2'h3):(2'h2)]};
          reg71 <= (reg16 >= reg24);
          reg72 <= (&$unsigned((!($signed(wire4) ?
              reg11[(3'h4):(2'h3)] : $unsigned(wire4)))));
          reg73 <= {$signed(($signed($signed(reg22)) ?
                  (8'had) : $unsigned(reg71))),
              wire6[(2'h3):(1'h1)]};
        end
      reg74 <= ($signed(reg15[(2'h2):(1'h0)]) >= ((~$unsigned((wire27 && reg10))) ?
          (8'hb5) : $signed(wire8)));
      reg75 <= {$signed(wire6)};
      reg76 <= (($unsigned((&$signed((7'h41)))) ?
          (!(+(wire0 ?
              wire64 : wire0))) : reg14) ^~ ($signed(wire25[(2'h3):(2'h2)]) ?
          reg20[(4'hb):(1'h0)] : wire29[(4'hc):(4'hc)]));
    end
  always
    @(posedge clk) begin
      reg77 <= (wire4[(1'h1):(1'h0)] || reg22);
      reg78 <= ($unsigned(($signed(wire0) <= reg16)) && $unsigned(((|(wire6 <= reg15)) >>> ((wire6 ?
              reg71 : reg22) ?
          $unsigned(reg13) : (-reg14)))));
      if (reg18[(3'h5):(3'h4)])
        begin
          reg79 <= wire28[(1'h0):(1'h0)];
          reg80 <= $unsigned((reg10 | wire0[(3'h7):(3'h7)]));
          if (((&$unsigned(($unsigned(reg14) ?
              $signed((8'ha4)) : {wire29}))) <<< (!$unsigned(reg17[(1'h1):(1'h0)]))))
            begin
              reg81 <= {($signed(reg17) <= $signed($signed((reg21 || reg17)))),
                  $signed((($unsigned(wire2) ?
                          (reg11 ? reg13 : wire5) : (wire25 >>> reg75)) ?
                      wire4[(4'hb):(2'h2)] : $signed(reg71)))};
              reg82 <= $unsigned(((|$signed(wire8[(2'h3):(2'h3)])) ?
                  (|reg13) : (reg68 ?
                      ($signed(reg77) ^~ $signed(reg74)) : $unsigned($signed(wire66)))));
              reg83 <= wire29;
              reg84 <= ($unsigned(reg18[(2'h2):(1'h1)]) ^~ $unsigned(reg76));
              reg85 <= (-{$unsigned({(reg78 && wire64)})});
            end
          else
            begin
              reg81 <= (-reg70[(1'h0):(1'h0)]);
            end
          reg86 <= $unsigned((((^wire0[(4'hb):(4'h9)]) ?
                  (^~(!wire1)) : ({(8'ha4)} <<< reg14)) ?
              reg10[(4'hf):(4'hd)] : (8'ha3)));
        end
      else
        begin
          reg79 <= $unsigned((!($unsigned((wire28 ?
              wire1 : reg80)) >>> {reg11})));
        end
    end
  module87 #() modinst161 (wire160, clk, reg24, reg11, wire27, wire7);
  always
    @(posedge clk) begin
      if ({reg23[(4'he):(4'h8)]})
        begin
          reg162 <= ((^reg17[(1'h0):(1'h0)]) - ((reg18 ~^ reg76[(4'hd):(4'hb)]) ?
              (|$unsigned((wire64 ? (8'haf) : reg83))) : (({wire6} ?
                  ((8'hb3) >> reg21) : reg82) >= ({reg71, (7'h42)} ?
                  reg86 : ((8'ha6) ~^ wire66)))));
          if (reg71)
            begin
              reg163 <= (((((8'hbb) ?
                      $unsigned(reg79) : reg16[(2'h3):(1'h0)]) << ((!reg17) > ((8'h9f) ?
                      reg82 : wire160))) != wire67) ?
                  $unsigned($signed($unsigned($unsigned((7'h42))))) : (wire1[(2'h3):(2'h2)] ?
                      (^$signed((wire7 * wire9))) : ((^(+wire160)) ?
                          ((reg11 >> reg85) ?
                              ((8'h9c) ?
                                  reg79 : (7'h40)) : $signed((8'hbc))) : wire26[(4'hc):(4'ha)])));
              reg164 <= (~^wire7);
            end
          else
            begin
              reg163 <= (+$unsigned((~&{(reg12 | reg76)})));
              reg164 <= (((reg17[(3'h4):(2'h2)] < $unsigned(reg16[(3'h7):(2'h3)])) ?
                  reg78 : $unsigned($signed(((8'hb5) - wire0)))) != (reg73[(2'h3):(2'h2)] != ({$signed(reg82)} ?
                  $unsigned($unsigned(reg13)) : ((^~reg81) ?
                      reg70 : {(8'haf), (8'hb6)}))));
              reg165 <= (8'hb7);
              reg166 <= $signed(reg69[(4'ha):(4'ha)]);
            end
          reg167 <= reg16;
        end
      else
        begin
          reg162 <= $unsigned(((8'hac) ?
              (((|wire25) >> reg84[(3'h5):(1'h1)]) ?
                  wire1[(1'h0):(1'h0)] : wire2) : $unsigned(wire2)));
          if (wire64[(1'h0):(1'h0)])
            begin
              reg163 <= reg74;
            end
          else
            begin
              reg163 <= ((8'hae) <<< reg73[(3'h4):(1'h0)]);
              reg164 <= $signed((wire66[(1'h1):(1'h1)] >>> $signed(($unsigned(reg19) - (~&reg162)))));
              reg165 <= reg24;
              reg166 <= $unsigned(wire3[(1'h0):(1'h0)]);
            end
          if (reg82)
            begin
              reg167 <= {((({reg13} ? $unsigned(reg23) : reg76) && {(wire160 ?
                              reg71 : (8'hb5)),
                          {wire27}}) ?
                      (((^~wire0) << $unsigned(reg24)) ?
                          {$unsigned((8'hbd))} : (^~reg72[(5'h11):(4'hd)])) : $unsigned(((reg81 != reg11) && wire9))),
                  ($unsigned($signed((8'ha7))) ? reg71 : reg71)};
            end
          else
            begin
              reg167 <= wire66[(1'h1):(1'h0)];
              reg168 <= {reg85};
              reg169 <= ((^$unsigned((!(|wire0)))) ?
                  reg68[(3'h4):(1'h0)] : (-wire26));
            end
        end
      if ((+((|reg78[(4'hb):(3'h5)]) ?
          $unsigned(((wire64 ? reg84 : wire5) * ((8'hba) - reg17))) : (8'ha5))))
        begin
          reg170 <= (($signed((~^(reg21 ? wire26 : reg86))) ?
                  {$unsigned($unsigned(reg19))} : (reg85[(4'he):(4'h8)] ?
                      $signed($signed(reg23)) : $signed(reg12))) ?
              ((wire160 ?
                  (8'hb5) : reg68[(3'h5):(1'h0)]) * wire6) : $unsigned(wire160));
          reg171 <= reg86;
        end
      else
        begin
          reg170 <= (&(($unsigned(reg164[(3'h4):(1'h0)]) >>> ((reg68 < (8'hb3)) ?
              $unsigned(reg12) : $unsigned(reg169))) ^~ ((((8'ha0) == reg75) ?
              ((7'h44) ?
                  reg23 : reg82) : $signed(wire2)) ~^ wire1[(2'h3):(1'h1)])));
          if ($signed(reg81[(3'h6):(3'h6)]))
            begin
              reg171 <= ($signed($unsigned((~&wire66[(2'h2):(2'h2)]))) ?
                  {(^~{{wire67, wire3}, (reg19 ? reg162 : wire2)}),
                      wire66} : $unsigned((^~wire6[(2'h2):(1'h1)])));
            end
          else
            begin
              reg171 <= (~^$signed(((!reg83) > (^wire28))));
              reg172 <= (($unsigned($unsigned(reg84)) >> {{(reg18 < reg71),
                          $unsigned(wire27)},
                      $signed((&reg164))}) ?
                  (|$unsigned(reg80)) : reg170);
              reg173 <= $signed({({(reg79 > (8'ha2))} ?
                      $signed((reg15 ?
                          (8'ha6) : reg11)) : $unsigned((&(8'ha7))))});
              reg174 <= ($signed(reg163) ?
                  (!({$unsigned((8'hba)), $unsigned(reg172)} ?
                      (&reg23[(3'h6):(2'h3)]) : reg79[(4'h8):(2'h3)])) : wire0);
              reg175 <= ((~^wire9) ? $unsigned((+(8'hb9))) : (8'hae));
            end
          if ((8'ha2))
            begin
              reg176 <= reg68;
              reg177 <= {((reg74[(1'h0):(1'h0)] ?
                      ((^reg167) | {reg22}) : (^~$signed((8'haf)))) && wire1)};
            end
          else
            begin
              reg176 <= reg81[(1'h0):(1'h0)];
            end
          if ((~|$signed((reg18[(5'h11):(3'h6)] ?
              ($unsigned(reg84) <<< (~&reg69)) : ($signed(reg14) ?
                  {reg85, reg16} : (reg166 ? wire26 : reg82))))))
            begin
              reg178 <= $unsigned(((wire29[(5'h12):(4'ha)] << (((8'ha8) < reg74) & (reg166 < reg164))) ^~ reg74[(3'h5):(2'h2)]));
              reg179 <= ($unsigned($unsigned((7'h42))) ?
                  (8'hac) : (($unsigned(reg72) && {(+reg70), wire160}) ?
                      wire8[(1'h1):(1'h1)] : ((8'hae) ?
                          $signed((reg85 > reg15)) : ($unsigned(reg169) ?
                              (reg76 ? reg81 : wire1) : (8'hae)))));
            end
          else
            begin
              reg178 <= $unsigned($signed((^~$signed($unsigned(reg173)))));
              reg179 <= (^~$signed((($unsigned(reg70) ?
                  $unsigned(wire1) : reg15[(4'he):(3'h5)]) >= wire1[(1'h1):(1'h0)])));
              reg180 <= reg179[(1'h1):(1'h1)];
            end
          reg181 <= (+(8'hae));
        end
      reg182 <= (wire5[(3'h7):(3'h4)] ?
          $unsigned({($unsigned(wire4) ?
                  $signed(reg73) : $signed(reg84))}) : (($signed(reg168[(3'h7):(3'h4)]) ?
                  (|reg169[(3'h5):(3'h5)]) : (!((8'hae) ? wire29 : wire8))) ?
              reg18 : (-reg73)));
    end
endmodule

module module87  (y, clk, wire88, wire89, wire90, wire91);
  output wire [(32'h1b0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire88;
  input wire [(5'h13):(1'h0)] wire89;
  input wire [(4'hd):(1'h0)] wire90;
  input wire [(5'h13):(1'h0)] wire91;
  wire [(5'h10):(1'h0)] wire159;
  wire signed [(4'he):(1'h0)] wire158;
  wire [(5'h11):(1'h0)] wire157;
  wire [(5'h14):(1'h0)] wire156;
  wire [(3'h4):(1'h0)] wire155;
  wire signed [(2'h2):(1'h0)] wire154;
  wire signed [(4'ha):(1'h0)] wire129;
  wire [(3'h5):(1'h0)] wire92;
  wire [(5'h15):(1'h0)] wire93;
  wire signed [(5'h14):(1'h0)] wire94;
  wire signed [(4'hc):(1'h0)] wire95;
  wire signed [(4'hb):(1'h0)] wire96;
  wire signed [(2'h3):(1'h0)] wire127;
  reg signed [(4'hc):(1'h0)] reg153 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg152 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg151 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg150 = (1'h0);
  reg [(4'hf):(1'h0)] reg149 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg148 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg147 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg146 = (1'h0);
  reg [(4'hd):(1'h0)] reg145 = (1'h0);
  reg [(4'h8):(1'h0)] reg144 = (1'h0);
  reg [(3'h4):(1'h0)] reg143 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg142 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg141 = (1'h0);
  reg [(3'h6):(1'h0)] reg140 = (1'h0);
  reg [(5'h12):(1'h0)] reg139 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg138 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg136 = (1'h0);
  reg [(5'h12):(1'h0)] reg135 = (1'h0);
  reg [(2'h3):(1'h0)] reg134 = (1'h0);
  reg [(4'h9):(1'h0)] reg133 = (1'h0);
  reg [(3'h4):(1'h0)] reg132 = (1'h0);
  reg [(4'he):(1'h0)] reg131 = (1'h0);
  reg [(3'h6):(1'h0)] reg130 = (1'h0);
  assign y = {wire159,
                 wire158,
                 wire157,
                 wire156,
                 wire155,
                 wire154,
                 wire129,
                 wire92,
                 wire93,
                 wire94,
                 wire95,
                 wire96,
                 wire127,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 (1'h0)};
  assign wire92 = (~^($signed(wire88) ?
                      ((|$unsigned(wire89)) ^~ ({wire89} ^ $unsigned((8'ha9)))) : (&$unsigned(((8'ha9) <<< wire90)))));
  assign wire93 = wire90;
  assign wire94 = $signed($signed((~|wire90)));
  assign wire95 = $signed(wire88[(3'h6):(2'h3)]);
  assign wire96 = {wire91,
                      ({wire93} ?
                          $signed(((wire95 ? wire92 : wire92) ?
                              (8'hbc) : $unsigned(wire94))) : (-(8'hbd)))};
  module97 #() modinst128 (.wire98(wire88), .wire99(wire92), .y(wire127), .wire101(wire90), .wire102(wire93), .wire100(wire94), .clk(clk));
  assign wire129 = $signed(wire88[(4'hb):(3'h7)]);
  always
    @(posedge clk) begin
      if (wire93)
        begin
          reg130 <= wire94;
          reg131 <= ($unsigned((&(~&$signed(reg130)))) ?
              (&reg130) : ((~$signed((wire127 ?
                  wire92 : wire129))) <= $signed(($signed(wire96) & wire93))));
        end
      else
        begin
          if ((^~($signed(($unsigned((8'hb1)) > $signed(wire92))) ?
              $signed((~&wire94)) : (((reg130 ? wire91 : wire129) ?
                      {wire91} : wire127) ?
                  $signed(reg130[(1'h0):(1'h0)]) : wire96))))
            begin
              reg130 <= ($signed((wire129 ?
                  ((wire94 ? reg130 : wire90) ?
                      ((8'hbf) < reg130) : ((8'ha9) >= wire89)) : (&$signed(wire96)))) >= $signed(($signed($signed(wire127)) ?
                  $signed($signed(wire90)) : $signed((wire94 && wire88)))));
              reg131 <= wire127;
              reg132 <= $signed(((wire129[(2'h3):(1'h1)] <<< ((7'h43) < reg130)) ^ $unsigned($unsigned(wire129))));
              reg133 <= $signed($unsigned(wire94));
              reg134 <= (8'ha0);
            end
          else
            begin
              reg130 <= wire90;
              reg131 <= (wire89 ^~ (-wire129[(1'h1):(1'h0)]));
              reg132 <= $unsigned(wire96);
              reg133 <= (wire94 ~^ (reg132 ?
                  {($signed((8'hb8)) * (~^wire89))} : wire127));
              reg134 <= ($unsigned(wire93) ?
                  (~^wire95) : reg131[(1'h1):(1'h0)]);
            end
          if ({$signed((~(~^(wire95 < wire96))))})
            begin
              reg135 <= $unsigned((~&reg130[(3'h4):(1'h0)]));
              reg136 <= ((|{($unsigned(wire88) ?
                      (reg133 ?
                          wire90 : wire94) : (reg135 ^~ wire89))}) * $signed((^reg134)));
              reg137 <= {((~|(reg131[(3'h6):(2'h3)] ?
                      $unsigned((8'hbb)) : (^~wire92))) & wire95[(1'h1):(1'h0)]),
                  wire92[(1'h0):(1'h0)]};
              reg138 <= (({(~^(wire88 ? reg130 : reg132))} ?
                      wire95 : ($signed(reg136[(5'h11):(3'h6)]) + {$signed(wire89),
                          $unsigned(wire92)})) ?
                  {((reg136 ~^ (-wire96)) ^ wire96)} : reg135);
              reg139 <= wire92;
            end
          else
            begin
              reg135 <= (wire129[(1'h1):(1'h1)] ^ {((wire89 >> (wire94 ?
                          reg132 : (8'hb7))) ?
                      wire94[(5'h13):(3'h6)] : wire94),
                  wire92});
              reg136 <= $unsigned(wire96);
              reg137 <= $signed($signed((^(&reg133[(1'h1):(1'h0)]))));
            end
          if (wire92[(1'h0):(1'h0)])
            begin
              reg140 <= $signed($signed(($signed((reg133 ? (8'h9d) : wire129)) ?
                  $signed($signed(wire96)) : reg137)));
              reg141 <= $unsigned(wire93);
              reg142 <= $unsigned({{reg141[(3'h6):(2'h2)]}});
            end
          else
            begin
              reg140 <= $unsigned($signed(reg131));
            end
          reg143 <= $unsigned(((reg135 ?
                  (~$signed(reg135)) : {reg137[(3'h6):(2'h2)]}) ?
              $unsigned(($unsigned(reg141) >= reg141)) : ((!$unsigned(reg134)) ?
                  wire96 : wire90[(4'ha):(3'h7)])));
          reg144 <= $signed($signed($unsigned({(wire91 ? reg132 : reg143),
              wire88})));
        end
      if (((!((-(reg140 ?
          reg140 : (8'ha9))) && (&$unsigned(reg138)))) - (($unsigned((wire92 && (8'ha8))) ?
              {wire96[(3'h4):(1'h0)], $unsigned(reg134)} : reg139) ?
          reg138 : reg141)))
        begin
          reg145 <= $signed(wire92[(1'h0):(1'h0)]);
          reg146 <= $unsigned($signed((((~reg137) >> $signed(wire96)) ?
              wire90 : (^~(wire89 ? wire90 : (8'hae))))));
          if (((~^(((^wire94) > $signed(wire88)) ?
                  $signed(((8'ha7) | reg137)) : wire94[(4'h9):(3'h4)])) ?
              $signed((+(~&wire96))) : (8'hb3)))
            begin
              reg147 <= ($signed(((|wire92) ?
                      ((^~wire129) ?
                          reg141 : (reg134 ?
                              reg134 : wire90)) : ($signed(wire94) ?
                          reg141 : $unsigned(reg145)))) ?
                  (8'h9c) : {$signed(wire89)});
              reg148 <= wire92[(2'h2):(2'h2)];
              reg149 <= ((&reg138[(2'h2):(1'h0)]) & reg135[(4'h9):(3'h5)]);
              reg150 <= {($unsigned($unsigned((+wire91))) || (~^((^~reg130) && $unsigned(wire96))))};
            end
          else
            begin
              reg147 <= $signed(reg132[(3'h4):(1'h1)]);
              reg148 <= (~(wire88 ?
                  ($signed(wire93[(5'h12):(4'he)]) | (8'hb9)) : $unsigned((reg144 ?
                      reg131 : $unsigned(reg139)))));
              reg149 <= (!reg143);
            end
        end
      else
        begin
          if (reg146[(2'h2):(1'h1)])
            begin
              reg145 <= $signed((reg149[(4'hc):(3'h4)] ?
                  $unsigned((~{reg133,
                      reg148})) : $signed($unsigned(reg144[(1'h0):(1'h0)]))));
              reg146 <= reg131[(4'hc):(1'h1)];
              reg147 <= {($signed((~&{reg142,
                      reg133})) ^ $unsigned($signed((&reg140)))),
                  reg149};
            end
          else
            begin
              reg145 <= (&($signed($signed($unsigned(reg131))) <<< (~^$signed(reg150))));
              reg146 <= $unsigned(wire90[(4'hc):(3'h5)]);
              reg147 <= (($signed((wire129[(1'h0):(1'h0)] - $signed(reg143))) ?
                  (!reg133[(3'h7):(2'h2)]) : ({$unsigned(wire89),
                      reg140} <= wire93)) >>> $signed(((~^$signed(wire92)) > $unsigned(reg132[(2'h3):(2'h3)]))));
            end
          reg148 <= $signed((8'ha8));
          reg149 <= $signed({((wire127[(1'h0):(1'h0)] | $unsigned((8'ha3))) << $unsigned(wire95[(3'h4):(3'h4)])),
              {(8'ha4)}});
        end
      reg151 <= (wire94[(1'h1):(1'h1)] ?
          ($unsigned($signed((~wire95))) << (({(8'ha3),
              reg150} + (reg140 < wire89)) != reg147)) : wire96);
      reg152 <= (~^$unsigned($unsigned($signed($signed(reg134)))));
      reg153 <= (!reg131);
    end
  assign wire154 = (wire93[(5'h14):(3'h4)] ?
                       $unsigned($signed($unsigned(wire93))) : {$signed(($unsigned(wire91) | {wire91,
                               wire92}))});
  assign wire155 = reg134[(1'h0):(1'h0)];
  assign wire156 = {reg149[(4'hf):(4'hc)], reg150[(2'h3):(1'h0)]};
  assign wire157 = (^~wire91);
  assign wire158 = reg142;
  assign wire159 = $unsigned($signed({reg132}));
endmodule

module module30  (y, clk, wire31, wire32, wire33, wire34);
  output wire [(32'h98):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire31;
  input wire [(5'h14):(1'h0)] wire32;
  input wire [(2'h3):(1'h0)] wire33;
  input wire [(5'h12):(1'h0)] wire34;
  wire [(4'h9):(1'h0)] wire63;
  wire signed [(4'hc):(1'h0)] wire62;
  wire [(3'h7):(1'h0)] wire61;
  wire signed [(3'h6):(1'h0)] wire60;
  wire [(5'h14):(1'h0)] wire35;
  wire signed [(4'hb):(1'h0)] wire36;
  wire [(3'h6):(1'h0)] wire37;
  wire [(4'hf):(1'h0)] wire38;
  wire signed [(4'he):(1'h0)] wire39;
  wire [(2'h2):(1'h0)] wire40;
  wire [(4'ha):(1'h0)] wire41;
  wire signed [(2'h3):(1'h0)] wire42;
  wire signed [(2'h2):(1'h0)] wire43;
  wire signed [(5'h15):(1'h0)] wire44;
  wire signed [(4'hd):(1'h0)] wire58;
  assign y = {wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire35,
                 wire36,
                 wire37,
                 wire38,
                 wire39,
                 wire40,
                 wire41,
                 wire42,
                 wire43,
                 wire44,
                 wire58,
                 (1'h0)};
  assign wire35 = $signed($unsigned(wire33));
  assign wire36 = wire31;
  assign wire37 = $signed(wire34[(5'h10):(1'h0)]);
  assign wire38 = $signed({wire31[(4'h9):(3'h4)],
                      (wire31[(2'h2):(1'h0)] >>> (wire33 ?
                          (wire32 >> wire36) : (wire33 ? wire33 : wire36)))});
  assign wire39 = $unsigned((~^(($signed(wire36) ? (^wire34) : {wire37}) ?
                      wire38[(4'ha):(2'h3)] : wire33[(2'h2):(2'h2)])));
  assign wire40 = (!(wire33 ? wire35 : wire37[(1'h0):(1'h0)]));
  assign wire41 = wire31[(3'h6):(2'h3)];
  assign wire42 = (~(+(~$signed((wire35 ? wire33 : wire33)))));
  assign wire43 = $signed(((wire38 + (~(wire33 ?
                      wire36 : wire31))) || wire41[(1'h0):(1'h0)]));
  assign wire44 = $signed(((((wire33 & wire36) ? wire40 : wire32) ?
                      (((8'hab) >> wire38) ?
                          $unsigned(wire43) : wire35[(2'h2):(2'h2)]) : $unsigned({wire39})) * $signed(wire32)));
  module45 #() modinst59 (wire58, clk, wire35, wire39, wire31, wire38, wire44);
  assign wire60 = wire41[(4'h8):(1'h0)];
  assign wire61 = {((&wire58) ?
                          $unsigned((+{wire41,
                              wire36})) : {($unsigned(wire60) >= (8'h9d))}),
                      $unsigned((+((+wire44) ? (wire41 <<< wire33) : wire42)))};
  assign wire62 = wire44;
  assign wire63 = (^((wire42[(1'h1):(1'h1)] ?
                          $signed((wire40 ? wire33 : wire35)) : (+(8'hbc))) ?
                      (($signed(wire34) ?
                              (wire44 ? wire41 : (8'hb4)) : (wire42 ?
                                  wire61 : wire31)) ?
                          {wire38[(3'h6):(1'h1)], wire44} : $signed((wire39 ?
                              (8'hb9) : wire43))) : wire39[(4'h9):(4'h9)]));
endmodule

module module45
#(parameter param56 = (((8'hae) ? (((+(8'ha7)) ^~ (^~(8'ha3))) ? (~&{(8'hb0), (8'hbf)}) : {(~&(8'hba))}) : {(((8'hac) <= (8'ha2)) & ((8'hb7) ? (8'hbc) : (8'had)))}) || (((((8'ha1) ? (7'h40) : (8'haa)) ? ((8'ha7) ? (8'ha8) : (8'hb9)) : (8'hb0)) ? (((7'h40) ? (8'hbf) : (8'hb8)) != (-(8'hbb))) : (8'hbd)) ? ((((8'ha4) ? (8'ha0) : (8'h9c)) ? (!(8'hbe)) : {(8'hae)}) <<< (|(~(8'ha8)))) : {(8'h9d)})), 
parameter param57 = param56)
(y, clk, wire50, wire49, wire48, wire47, wire46);
  output wire [(32'h37):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire50;
  input wire signed [(4'he):(1'h0)] wire49;
  input wire [(3'h6):(1'h0)] wire48;
  input wire [(4'hf):(1'h0)] wire47;
  input wire signed [(4'h8):(1'h0)] wire46;
  wire [(5'h15):(1'h0)] wire55;
  wire [(3'h7):(1'h0)] wire54;
  wire [(4'h8):(1'h0)] wire53;
  wire [(4'hc):(1'h0)] wire52;
  wire signed [(3'h6):(1'h0)] wire51;
  assign y = {wire55, wire54, wire53, wire52, wire51, (1'h0)};
  assign wire51 = ((8'hb3) - (wire47 ?
                      (({wire48, wire47} ~^ wire48) <<< (wire48[(1'h0):(1'h0)] ?
                          (+wire50) : (~|wire46))) : wire50[(1'h0):(1'h0)]));
  assign wire52 = $signed({((~((8'ha4) != (8'hab))) <<< ((wire46 ?
                          (8'ha6) : (8'haa)) || wire51[(3'h4):(2'h2)]))});
  assign wire53 = {wire51[(3'h6):(3'h6)]};
  assign wire54 = wire52[(3'h5):(2'h2)];
  assign wire55 = $signed((($signed({wire52, wire49}) ?
                          $unsigned((wire46 ? wire46 : wire47)) : ((wire48 ?
                                  wire47 : wire46) ?
                              $unsigned(wire54) : (wire49 ? wire51 : wire49))) ?
                      wire49[(4'hc):(1'h0)] : (&$signed((wire49 - wire46)))));
endmodule

module module97
#(parameter param125 = (~(((((8'hb4) <= (8'hab)) >>> (&(8'hb9))) ? (((8'hbf) ? (8'hbc) : (8'h9e)) != ((7'h41) ? (8'hbd) : (8'hac))) : ({(8'hbb)} << (^(8'hb1)))) ? (!(&((8'hb4) << (8'hb4)))) : ((((8'hbc) ? (8'ha6) : (8'had)) ? ((8'hb1) | (8'haa)) : ((8'hac) ? (8'h9c) : (8'hab))) ? (((8'hb6) << (7'h42)) | ((8'hac) & (8'had))) : (((8'hba) + (8'ha6)) ? ((8'hb9) ? (8'hb3) : (8'ha4)) : ((8'hb2) ? (8'haf) : (8'hb4)))))), 
parameter param126 = ({{(&{param125})}} ? (param125 ^~ {(+(param125 ? param125 : param125)), (8'hb9)}) : {param125, {(param125 ? (param125 ? (7'h42) : param125) : (param125 >> param125))}}))
(y, clk, wire102, wire101, wire100, wire99, wire98);
  output wire [(32'hd0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire102;
  input wire [(4'hd):(1'h0)] wire101;
  input wire [(4'h9):(1'h0)] wire100;
  input wire [(3'h5):(1'h0)] wire99;
  input wire signed [(5'h11):(1'h0)] wire98;
  wire signed [(4'hb):(1'h0)] wire122;
  wire [(3'h7):(1'h0)] wire121;
  wire [(5'h11):(1'h0)] wire120;
  wire [(2'h2):(1'h0)] wire119;
  wire signed [(5'h13):(1'h0)] wire118;
  wire [(4'hd):(1'h0)] wire117;
  wire [(2'h2):(1'h0)] wire116;
  wire signed [(4'h9):(1'h0)] wire112;
  wire signed [(4'hf):(1'h0)] wire111;
  wire signed [(5'h14):(1'h0)] wire110;
  wire signed [(4'hf):(1'h0)] wire109;
  wire [(4'hc):(1'h0)] wire108;
  wire signed [(2'h2):(1'h0)] wire107;
  wire [(2'h3):(1'h0)] wire106;
  wire signed [(2'h2):(1'h0)] wire105;
  wire [(3'h4):(1'h0)] wire104;
  wire signed [(4'h8):(1'h0)] wire103;
  reg signed [(4'h9):(1'h0)] reg124 = (1'h0);
  reg [(5'h12):(1'h0)] reg123 = (1'h0);
  reg [(4'ha):(1'h0)] reg115 = (1'h0);
  reg [(2'h3):(1'h0)] reg114 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg113 = (1'h0);
  assign y = {wire122,
                 wire121,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 wire116,
                 wire112,
                 wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire105,
                 wire104,
                 wire103,
                 reg124,
                 reg123,
                 reg115,
                 reg114,
                 reg113,
                 (1'h0)};
  assign wire103 = $unsigned($signed(wire99[(1'h0):(1'h0)]));
  assign wire104 = wire101;
  assign wire105 = (wire98[(3'h4):(1'h0)] ?
                       wire100[(3'h4):(1'h1)] : {$unsigned(($signed(wire104) ?
                               $unsigned(wire98) : $unsigned(wire100))),
                           ($signed($unsigned(wire100)) >> ((~^(8'haf)) || wire100))});
  assign wire106 = $signed((wire99 ~^ wire99[(3'h4):(3'h4)]));
  assign wire107 = (!((8'hbe) ?
                       $signed(wire102[(2'h2):(2'h2)]) : $signed($unsigned((wire103 ?
                           wire104 : wire100)))));
  assign wire108 = $signed($signed($unsigned($signed(((8'hab) >= (8'ha2))))));
  assign wire109 = ($unsigned(wire100) ?
                       wire106[(2'h2):(2'h2)] : (~&wire106[(2'h2):(2'h2)]));
  assign wire110 = $unsigned($unsigned((~|$unsigned(wire106[(2'h2):(1'h0)]))));
  assign wire111 = wire98;
  assign wire112 = (8'haa);
  always
    @(posedge clk) begin
      reg113 <= (!(|((&wire100[(1'h0):(1'h0)]) >= $unsigned($signed(wire108)))));
      if (wire103[(4'h8):(3'h6)])
        begin
          reg114 <= $signed(wire103);
        end
      else
        begin
          reg114 <= (^wire104[(2'h3):(2'h3)]);
          reg115 <= $unsigned((wire102 < {({wire112} ?
                  (wire111 ? wire110 : wire106) : (wire102 >= wire110)),
              ((wire107 != (7'h42)) < wire111[(4'hd):(1'h1)])}));
        end
    end
  assign wire116 = $signed(wire109[(4'hb):(3'h6)]);
  assign wire117 = $unsigned($unsigned((8'hac)));
  assign wire118 = wire109[(4'ha):(3'h7)];
  assign wire119 = {$unsigned(wire117)};
  assign wire120 = $signed(({(!(wire102 ? wire105 : wire108)), wire117} ?
                       (~&{(~&wire116), {wire117, wire99}}) : (~&wire101)));
  assign wire121 = wire105;
  assign wire122 = (^wire107[(2'h2):(1'h0)]);
  always
    @(posedge clk) begin
      reg123 <= (~^$unsigned($unsigned(wire118)));
      reg124 <= ($signed($unsigned(((~|wire116) << reg113))) ?
          (reg123 ?
              $signed(wire111) : {wire112,
                  ((+wire119) << (reg115 >> wire122))}) : ((((8'h9e) ^~ (~^wire106)) <= (8'ha6)) ?
              (($unsigned(wire119) ? wire110 : $unsigned((7'h41))) ?
                  wire110[(3'h5):(2'h3)] : wire99) : reg114[(2'h2):(1'h0)]));
    end
endmodule
