<h2 id="id-2017-02-22SMARTMeetingnotes-Date">Date</h2><p><time datetime="2017-02-22" class="date-past">22 Feb 2017</time></p><h2 id="id-2017-02-22SMARTMeetingnotes-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b373bf6a26900695fd0f8" href="https://arterisip.atlassian.net/wiki/people/624b373bf6a26900695fd0f8?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Joe Butler (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="70121:3348fb54-d260-4625-b8db-37aa9a743214" href="https://arterisip.atlassian.net/wiki/people/70121:3348fb54-d260-4625-b8db-37aa9a743214?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Kurt Shuler (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></li><li><a class="confluence-userlink user-mention" data-account-id="62a41313932059006f92574a" href="https://arterisip.atlassian.net/wiki/people/62a41313932059006f92574a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Former user (Deleted)</a></li></ul><h2 id="id-2017-02-22SMARTMeetingnotes-Goals">Goals</h2><ul><li></li></ul><h2 id="id-2017-02-22SMARTMeetingnotes-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Time</th><th class="confluenceTh">Item</th><th class="confluenceTh">Who</th><th class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">40min</td><td class="confluenceTd">Memory Scheduler</td><td class="confluenceTd">Benoit</td><td class="confluenceTd"><ul><li>If we optimize for the 90%+ with unified memory architecture, will it scale to remaining 10%. Yes.</li><li>Scheduler is last level of arbitration before memory. Maximizes utilization and supports QoS goals.</li><li>Understand memory behavior and knows the QoS goals. Interoperability with Memory Controller.</li><li>Scheduler and Controller are merging. Working with Synopsis to take it apart again and add new interface.</li><li>Scheduler does more than expected. Controller is simply DDR phy controller (protocol controller). Controller does not reschedule transactions - would make it impossible for scheduler to provide predictable behavior.</li><li>Training, ECC, RMW questions on boundary between scheduler and controller.</li><li>Market solutions - Arteris FlexMem, Synopsys DW uMCTL2, Cadence Denali Databhan; ARM DMC -520 is integrated sched + controller</li><li>ARM phy is not great. Using Synopsis.</li><li>Requirements<ul><li>Support 3rd party controller from Synopsis and Cadence</li><li>Support proprietary schedulers - end-to-end credit based flow control</li><li>Support an integrated scheduler - solves the gate count and QoS challenge for our customers, removes conversion to AXI, wire-challenge<ul><li>Transport based multi-ported</li><li>Fully integrated QoS</li><li>DDR / LPDDR 2/3/4 - 5 - configurable &amp; programmable</li><li>High performance - LDDR4-4266MHz+</li><li>Advanced fault tolerance</li><li>Interface to Synopsys controller (HIF) &amp; Cadence Denali (ASIC interface)</li><li>Efficient interface with Arteris coherent interconnect</li></ul></li><li>What about Synopsis DFI and including more controller functionality? Not talking about that right now.</li><li>Timing discussion - End-to-End QoS value proposition may require scheduler. Not showstopper for first release but likely needed at first or within 1-2 subsequent releases. Need to continue to engage with Synopsis.</li><li>Also need Multi-channel memory support.</li><li>Flexibility and programmability in address decoding</li><li>Ability to process transactions to make them &quot;Scheduler Friendly&quot;</li></ul></li></ul></td></tr><tr><td class="confluenceTd">20min</td><td class="confluenceTd">Third Party Protocol Support</td><td class="confluenceTd">Benoit</td><td class="confluenceTd"><ul><li>Transaction protocols - AMBA, OCP-IP, etc</li><li>System protocols - PM, Debug, interrupts, DMA, etc</li><li>AHB is strong in the markets but very complex. Pushed by ARM for low-end processor.</li><li>OCP-IP - support a subset of the standard. Low-end simple connection to registers / SRAM. High-end support for multi-threaded profiles (VC)</li><li>Others: Synopsis HIF, Cadence Denali ASIC, Sysnopsis ARC (OCP-IP like), Cadence Tensilica PIF</li><li>Arteris NSP - proprietary (legal issues?). Connect FN sub-systems to Symphony for NoC to NoC connections (50% size of AXI)</li><li>This is in addition to our own new proprietary protocol to support NoC to NoC especially with VC support (not in NSP)</li><li>Customer Defined interface (aka Sandbox)<ul><li>Ability for customers to quickly integrate support of a new interface</li><li>provide a clear separation at network edge between protocol dependent/indep operations; open our toolbox to enable customers to develop their own protocol dependent converters.</li></ul></li><li>System Protocols, PM - AMBA P&amp;Q channels; OCP-IP power disconnect</li><li>AMBA ATB - Debug &amp; Observability</li></ul></td></tr><tr><td colspan="1" class="confluenceTd">20min</td><td colspan="1" class="confluenceTd">Power/Clock Domains</td><td colspan="1" class="confluenceTd">John</td><td colspan="1" class="confluenceTd"><ul><li>Looking for approval of proposal for Symphony Scope Definition.</li><li>Based on ARM Q-Channel</li><li>Will support Abort</li><li>Active and Sleep Ready states. Abort prevents it from going to Sleep Ready. Active has full active and draining but no new behaviors. Need to back-pressure if transactions arrive while draining. Need to discuss further. Stop accepting at the boundaries.</li><li>Could use counter after request to QDENY. Support both this and ABORT from PMU.</li><li>Clock gating will be inside place-able object.</li><li>Proper sequences will be documented.</li><li>Requests to OFF domains - off signal looked at by requesting ATU to provide error response</li><li>Not supporting auto-wake up. Do we support on-demand wake-up?</li><li>Do we support retention? Need separate reset networks. Rest is implementation only.</li></ul></td></tr></tbody></table></div><h2 id="id-2017-02-22SMARTMeetingnotes-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16168462"><li data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="624501ef8678e900705a9b17" href="https://arterisip.atlassian.net/wiki/people/624501ef8678e900705a9b17?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">benoit de lescure (Unlicensed)</a> - close with Alexis on need for on-demand wake-up based on Samsung use case</li><li data-inline-task-id="15"><a class="confluence-userlink user-mention" data-account-id="62a41313932059006f92574a" href="https://arterisip.atlassian.net/wiki/people/62a41313932059006f92574a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Former user (Deleted)</a> - follow-up with Benoit regarding back-pressuring while draining. Â Do we need another state?</li><li data-inline-task-id="16"><a class="confluence-userlink user-mention" data-account-id="62a41313932059006f92574a" href="https://arterisip.atlassian.net/wiki/people/62a41313932059006f92574a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Former user (Deleted)</a> - capture requirements and solution for Retention</li></ul>