[2025-09-16 20:51:00] START suite=cs trace=classification_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3919959 heartbeat IPC: 2.551 cumulative IPC: 2.551 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6051759 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6051759 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 6051760 heartbeat IPC: 4.691 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 18379562 heartbeat IPC: 0.8112 cumulative IPC: 0.8112 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 29118722 heartbeat IPC: 0.9312 cumulative IPC: 0.867 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000017 cycles: 39761933 heartbeat IPC: 0.9396 cumulative IPC: 0.8899 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 50953397 heartbeat IPC: 0.8935 cumulative IPC: 0.8908 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 63099002 heartbeat IPC: 0.8233 cumulative IPC: 0.8765 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 75575500 heartbeat IPC: 0.8015 cumulative IPC: 0.863 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 90000025 cycles: 88579509 heartbeat IPC: 0.769 cumulative IPC: 0.8482 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000025 cycles: 101888778 heartbeat IPC: 0.7514 cumulative IPC: 0.8348 (Simulation time: 00 hr 10 min 33 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 118719542 heartbeat IPC: 0.5942 cumulative IPC: 0.7988 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 129354485 cumulative IPC: 0.7731 (Simulation time: 00 hr 13 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 129354485 cumulative IPC: 0.7731 (Simulation time: 00 hr 13 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7731 instructions: 100000000 cycles: 129354485
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.00471 Average ROB Occupancy at Mispredict: 3.565e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00184
BRANCH_INDIRECT: 0.00248
BRANCH_CONDITIONAL: 0.00039
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 465383
LQ_STALL: 5789
SQ_STALL: 86579


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 263.2535
REPLAY_LOAD: 111.60442
NON_REPLAY_LOAD: 17.169939

== Total ==
ADDR_TRANS: 112146
REPLAY_LOAD: 90846
NON_REPLAY_LOAD: 262391

== Counts ==
ADDR_TRANS: 426
REPLAY_LOAD: 814
NON_REPLAY_LOAD: 15282

cpu0->cpu0_STLB TOTAL        ACCESS:     644724 HIT:     462472 MISS:     182252 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     644724 HIT:     462472 MISS:     182252 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1243209 HIT:     355005 MISS:     888204 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     718157 HIT:     172298 MISS:     545859 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      54982 HIT:      34309 MISS:      20673 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      69535 HIT:      69282 MISS:        253 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     400535 HIT:      79116 MISS:     321419 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6365444 HIT:    6350760 MISS:      14684 MSHR_MERGE:       4938
cpu0->cpu0_L1I LOAD         ACCESS:    6365444 HIT:    6350760 MISS:      14684 MSHR_MERGE:       4938
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 103.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11286415 HIT:    9819304 MISS:    1467111 MSHR_MERGE:     303183
cpu0->cpu0_L1D LOAD         ACCESS:    9255124 HIT:    8382197 MISS:     872927 MSHR_MERGE:     164516
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1608581 HIT:    1415253 MISS:     193328 MSHR_MERGE:     138346
cpu0->cpu0_L1D TRANSLATION  ACCESS:     422710 HIT:      21854 MISS:     400856 MSHR_MERGE:        321
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5104911 HIT:    5101166 MISS:       3745 MSHR_MERGE:       2227
cpu0->cpu0_ITLB LOAD         ACCESS:    5104911 HIT:    5101166 MISS:       3745 MSHR_MERGE:       2227
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 208.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10809721 HIT:    9964195 MISS:     845526 MSHR_MERGE:     202320
cpu0->cpu0_DTLB LOAD         ACCESS:   10809721 HIT:    9964195 MISS:     845526 MSHR_MERGE:     202320
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.92 cycles
cpu0->LLC TOTAL        ACCESS:     915700 HIT:     494845 MISS:     420855 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     545858 HIT:     284629 MISS:     261229 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20673 HIT:        294 MISS:      20379 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      27750 HIT:      27617 MISS:        133 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     321419 HIT:     182305 MISS:     139114 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8660
  ROW_BUFFER_MISS:     412061
  AVG DBUS CONGESTED CYCLE: 7.066
Channel 0 WQ ROW_BUFFER_HIT:       5316
  ROW_BUFFER_MISS:      21826
  FULL:          0
Channel 0 REFRESHES ISSUED:      10779

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       437264        43328        72050        42876
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          907         6525        19926        21029
  STLB miss resolved @ L2C                0         2091        20852        54788        53955
  STLB miss resolved @ LLC                0         2226        21434       127833        72513
  STLB miss resolved @ MEM                0          912         9478        69540       103467

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1290           57          353           65          517
---------------------------------------------------------------
  STLB miss resolved @ L1D               19            3            2           45          238
  STLB miss resolved @ L2C                0            0            2            8           39
  STLB miss resolved @ LLC               86            2            3          179          157
  STLB miss resolved @ MEM              110           21           18          211         1242
[2025-09-16 21:04:30] END   suite=cs trace=classification_phase5_core2 (rc=0)
