
mqtt_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009424  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cf0  08009538  08009538  0000a538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a228  0800a228  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a228  0800a228  0000b228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a230  0800a230  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a230  0800a230  0000b230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a234  0800a234  0000b234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a238  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b68  200001d4  0800a40c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d3c  0800a40c  0000cd3c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe08  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7a  00000000  00000000  0001c005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  0001ea80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bed  00000000  00000000  0001f9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2c3  00000000  00000000  000205cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013029  00000000  00000000  0003a890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009189c  00000000  00000000  0004d8b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df155  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000540c  00000000  00000000  000df198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000e45a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800951c 	.word	0x0800951c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800951c 	.word	0x0800951c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	687a      	ldr	r2, [r7, #4]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d801      	bhi.n	80010ea <jsmn_alloc_token+0x1a>
    return NULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	e014      	b.n	8001114 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	1c59      	adds	r1, r3, #1
 80010f0:	68fa      	ldr	r2, [r7, #12]
 80010f2:	6051      	str	r1, [r2, #4]
 80010f4:	011b      	lsls	r3, r3, #4
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	4413      	add	r3, r2
 80010fa:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 8001112:	697b      	ldr	r3, [r7, #20]
}
 8001114:	4618      	mov	r0, r3
 8001116:	371c      	adds	r7, #28
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr

0800111e <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 800111e:	b480      	push	{r7}
 8001120:	b085      	sub	sp, #20
 8001122:	af00      	add	r7, sp, #0
 8001124:	60f8      	str	r0, [r7, #12]
 8001126:	607a      	str	r2, [r7, #4]
 8001128:	603b      	str	r3, [r7, #0]
 800112a:	460b      	mov	r3, r1
 800112c:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	7afa      	ldrb	r2, [r7, #11]
 8001132:	701a      	strb	r2, [r3, #0]
  token->start = start;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	605a      	str	r2, [r3, #4]
  token->end = end;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
}
 8001146:	bf00      	nop
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr

08001150 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
 800115c:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001164:	e03f      	b.n	80011e6 <jsmn_parse_primitive+0x96>
    switch (js[parser->pos]) {
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68ba      	ldr	r2, [r7, #8]
 800116c:	4413      	add	r3, r2
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b7d      	cmp	r3, #125	@ 0x7d
 8001172:	d045      	beq.n	8001200 <jsmn_parse_primitive+0xb0>
 8001174:	2b7d      	cmp	r3, #125	@ 0x7d
 8001176:	dc1c      	bgt.n	80011b2 <jsmn_parse_primitive+0x62>
 8001178:	2b5d      	cmp	r3, #93	@ 0x5d
 800117a:	d041      	beq.n	8001200 <jsmn_parse_primitive+0xb0>
 800117c:	2b5d      	cmp	r3, #93	@ 0x5d
 800117e:	dc18      	bgt.n	80011b2 <jsmn_parse_primitive+0x62>
 8001180:	2b3a      	cmp	r3, #58	@ 0x3a
 8001182:	dc16      	bgt.n	80011b2 <jsmn_parse_primitive+0x62>
 8001184:	2b20      	cmp	r3, #32
 8001186:	da04      	bge.n	8001192 <jsmn_parse_primitive+0x42>
 8001188:	2b0a      	cmp	r3, #10
 800118a:	dc10      	bgt.n	80011ae <jsmn_parse_primitive+0x5e>
 800118c:	2b09      	cmp	r3, #9
 800118e:	da37      	bge.n	8001200 <jsmn_parse_primitive+0xb0>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 8001190:	e00f      	b.n	80011b2 <jsmn_parse_primitive+0x62>
    switch (js[parser->pos]) {
 8001192:	3b20      	subs	r3, #32
 8001194:	4a31      	ldr	r2, [pc, #196]	@ (800125c <jsmn_parse_primitive+0x10c>)
 8001196:	fa22 f303 	lsr.w	r3, r2, r3
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	bf14      	ite	ne
 80011a2:	2301      	movne	r3, #1
 80011a4:	2300      	moveq	r3, #0
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d129      	bne.n	8001200 <jsmn_parse_primitive+0xb0>
      break;
 80011ac:	e001      	b.n	80011b2 <jsmn_parse_primitive+0x62>
    switch (js[parser->pos]) {
 80011ae:	2b0d      	cmp	r3, #13
 80011b0:	d026      	beq.n	8001200 <jsmn_parse_primitive+0xb0>
      break;
 80011b2:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	4413      	add	r3, r2
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b1f      	cmp	r3, #31
 80011c0:	d906      	bls.n	80011d0 <jsmn_parse_primitive+0x80>
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	68ba      	ldr	r2, [r7, #8]
 80011c8:	4413      	add	r3, r2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b7e      	cmp	r3, #126	@ 0x7e
 80011ce:	d905      	bls.n	80011dc <jsmn_parse_primitive+0x8c>
      parser->pos = start;
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 80011d6:	f06f 0301 	mvn.w	r3, #1
 80011da:	e03a      	b.n	8001252 <jsmn_parse_primitive+0x102>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d909      	bls.n	8001204 <jsmn_parse_primitive+0xb4>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68ba      	ldr	r2, [r7, #8]
 80011f6:	4413      	add	r3, r2
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d1b3      	bne.n	8001166 <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 80011fe:	e001      	b.n	8001204 <jsmn_parse_primitive+0xb4>
      goto found;
 8001200:	bf00      	nop
 8001202:	e000      	b.n	8001206 <jsmn_parse_primitive+0xb6>
found:
 8001204:	bf00      	nop
  if (tokens == NULL) {
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d106      	bne.n	800121a <jsmn_parse_primitive+0xca>
    parser->pos--;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	1e5a      	subs	r2, r3, #1
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	601a      	str	r2, [r3, #0]
    return 0;
 8001216:	2300      	movs	r3, #0
 8001218:	e01b      	b.n	8001252 <jsmn_parse_primitive+0x102>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 800121a:	6a3a      	ldr	r2, [r7, #32]
 800121c:	6839      	ldr	r1, [r7, #0]
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff ff56 	bl	80010d0 <jsmn_alloc_token>
 8001224:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d105      	bne.n	8001238 <jsmn_parse_primitive+0xe8>
    parser->pos = start;
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	e00c      	b.n	8001252 <jsmn_parse_primitive+0x102>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	2108      	movs	r1, #8
 8001240:	6938      	ldr	r0, [r7, #16]
 8001242:	f7ff ff6c 	bl	800111e <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	1e5a      	subs	r2, r3, #1
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	601a      	str	r2, [r3, #0]
  return 0;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	04001001 	.word	0x04001001

08001260 <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	61bb      	str	r3, [r7, #24]
  
  /* Skip starting quote */
  parser->pos++;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	1c5a      	adds	r2, r3, #1
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	601a      	str	r2, [r3, #0]
  
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800127e:	e0ba      	b.n	80013f6 <jsmn_parse_string+0x196>
    char c = js[parser->pos];
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	4413      	add	r3, r2
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 800128c:	7dfb      	ldrb	r3, [r7, #23]
 800128e:	2b22      	cmp	r3, #34	@ 0x22
 8001290:	d11d      	bne.n	80012ce <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <jsmn_parse_string+0x3c>
        return 0;
 8001298:	2300      	movs	r3, #0
 800129a:	e0be      	b.n	800141a <jsmn_parse_string+0x1ba>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 800129c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800129e:	6839      	ldr	r1, [r7, #0]
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	f7ff ff15 	bl	80010d0 <jsmn_alloc_token>
 80012a6:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d105      	bne.n	80012ba <jsmn_parse_string+0x5a>
        parser->pos = start;
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 80012b4:	f04f 33ff 	mov.w	r3, #4294967295
 80012b8:	e0af      	b.n	800141a <jsmn_parse_string+0x1ba>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	1c5a      	adds	r2, r3, #1
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2104      	movs	r1, #4
 80012c4:	6938      	ldr	r0, [r7, #16]
 80012c6:	f7ff ff2a 	bl	800111e <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e0a5      	b.n	800141a <jsmn_parse_string+0x1ba>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
 80012d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80012d2:	f040 808b 	bne.w	80013ec <jsmn_parse_string+0x18c>
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	3301      	adds	r3, #1
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	429a      	cmp	r2, r3
 80012e0:	f240 8084 	bls.w	80013ec <jsmn_parse_string+0x18c>
      int i;
      parser->pos++;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b75      	cmp	r3, #117	@ 0x75
 80012fa:	dc70      	bgt.n	80013de <jsmn_parse_string+0x17e>
 80012fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80012fe:	da04      	bge.n	800130a <jsmn_parse_string+0xaa>
 8001300:	2b22      	cmp	r3, #34	@ 0x22
 8001302:	d072      	beq.n	80013ea <jsmn_parse_string+0x18a>
 8001304:	2b2f      	cmp	r3, #47	@ 0x2f
 8001306:	d070      	beq.n	80013ea <jsmn_parse_string+0x18a>
 8001308:	e069      	b.n	80013de <jsmn_parse_string+0x17e>
 800130a:	3b5c      	subs	r3, #92	@ 0x5c
 800130c:	2201      	movs	r2, #1
 800130e:	409a      	lsls	r2, r3
 8001310:	4b44      	ldr	r3, [pc, #272]	@ (8001424 <jsmn_parse_string+0x1c4>)
 8001312:	4013      	ands	r3, r2
 8001314:	2b00      	cmp	r3, #0
 8001316:	bf14      	ite	ne
 8001318:	2301      	movne	r3, #1
 800131a:	2300      	moveq	r3, #0
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d163      	bne.n	80013ea <jsmn_parse_string+0x18a>
 8001322:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8001326:	2b00      	cmp	r3, #0
 8001328:	bf14      	ite	ne
 800132a:	2301      	movne	r3, #1
 800132c:	2300      	moveq	r3, #0
 800132e:	b2db      	uxtb	r3, r3
 8001330:	2b00      	cmp	r3, #0
 8001332:	d054      	beq.n	80013de <jsmn_parse_string+0x17e>
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
 8001342:	e037      	b.n	80013b4 <jsmn_parse_string+0x154>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68ba      	ldr	r2, [r7, #8]
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001350:	d906      	bls.n	8001360 <jsmn_parse_string+0x100>
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	4413      	add	r3, r2
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b39      	cmp	r3, #57	@ 0x39
 800135e:	d921      	bls.n	80013a4 <jsmn_parse_string+0x144>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68ba      	ldr	r2, [r7, #8]
 8001366:	4413      	add	r3, r2
 8001368:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 800136a:	2b40      	cmp	r3, #64	@ 0x40
 800136c:	d906      	bls.n	800137c <jsmn_parse_string+0x11c>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	4413      	add	r3, r2
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b46      	cmp	r3, #70	@ 0x46
 800137a:	d913      	bls.n	80013a4 <jsmn_parse_string+0x144>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	4413      	add	r3, r2
 8001384:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8001386:	2b60      	cmp	r3, #96	@ 0x60
 8001388:	d906      	bls.n	8001398 <jsmn_parse_string+0x138>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	68ba      	ldr	r2, [r7, #8]
 8001390:	4413      	add	r3, r2
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b66      	cmp	r3, #102	@ 0x66
 8001396:	d905      	bls.n	80013a4 <jsmn_parse_string+0x144>
            parser->pos = start;
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 800139e:	f06f 0301 	mvn.w	r3, #1
 80013a2:	e03a      	b.n	800141a <jsmn_parse_string+0x1ba>
          }
          parser->pos++;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	601a      	str	r2, [r3, #0]
             i++) {
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	3301      	adds	r3, #1
 80013b2:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	dc0b      	bgt.n	80013d2 <jsmn_parse_string+0x172>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d906      	bls.n	80013d2 <jsmn_parse_string+0x172>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1b8      	bne.n	8001344 <jsmn_parse_string+0xe4>
        }
        parser->pos--;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	1e5a      	subs	r2, r3, #1
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	601a      	str	r2, [r3, #0]
        break;
 80013dc:	e006      	b.n	80013ec <jsmn_parse_string+0x18c>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 80013e4:	f06f 0301 	mvn.w	r3, #1
 80013e8:	e017      	b.n	800141a <jsmn_parse_string+0x1ba>
        break;
 80013ea:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d907      	bls.n	8001410 <jsmn_parse_string+0x1b0>
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	68ba      	ldr	r2, [r7, #8]
 8001406:	4413      	add	r3, r2
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	f47f af38 	bne.w	8001280 <jsmn_parse_string+0x20>
      }
    }
  }
  parser->pos = start;
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 8001416:	f06f 0302 	mvn.w	r3, #2
}
 800141a:	4618      	mov	r0, r3
 800141c:	3720      	adds	r7, #32
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	01440441 	.word	0x01440441

08001428 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b08c      	sub	sp, #48	@ 0x30
 800142c:	af02      	add	r7, sp, #8
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800143c:	e176      	b.n	800172c <jsmn_parse+0x304>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	4413      	add	r3, r2
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 800144a:	7ffb      	ldrb	r3, [r7, #31]
 800144c:	2b7d      	cmp	r3, #125	@ 0x7d
 800144e:	d06c      	beq.n	800152a <jsmn_parse+0x102>
 8001450:	2b7d      	cmp	r3, #125	@ 0x7d
 8001452:	f300 8136 	bgt.w	80016c2 <jsmn_parse+0x29a>
 8001456:	2b7b      	cmp	r3, #123	@ 0x7b
 8001458:	d030      	beq.n	80014bc <jsmn_parse+0x94>
 800145a:	2b7b      	cmp	r3, #123	@ 0x7b
 800145c:	f300 8131 	bgt.w	80016c2 <jsmn_parse+0x29a>
 8001460:	2b5d      	cmp	r3, #93	@ 0x5d
 8001462:	d062      	beq.n	800152a <jsmn_parse+0x102>
 8001464:	2b5d      	cmp	r3, #93	@ 0x5d
 8001466:	f300 812c 	bgt.w	80016c2 <jsmn_parse+0x29a>
 800146a:	2b5b      	cmp	r3, #91	@ 0x5b
 800146c:	d026      	beq.n	80014bc <jsmn_parse+0x94>
 800146e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001470:	f300 8127 	bgt.w	80016c2 <jsmn_parse+0x29a>
 8001474:	2b3a      	cmp	r3, #58	@ 0x3a
 8001476:	f000 80d6 	beq.w	8001626 <jsmn_parse+0x1fe>
 800147a:	2b3a      	cmp	r3, #58	@ 0x3a
 800147c:	f300 8121 	bgt.w	80016c2 <jsmn_parse+0x29a>
 8001480:	2b2c      	cmp	r3, #44	@ 0x2c
 8001482:	f000 80d7 	beq.w	8001634 <jsmn_parse+0x20c>
 8001486:	2b2c      	cmp	r3, #44	@ 0x2c
 8001488:	f300 811b 	bgt.w	80016c2 <jsmn_parse+0x29a>
 800148c:	2b20      	cmp	r3, #32
 800148e:	dc11      	bgt.n	80014b4 <jsmn_parse+0x8c>
 8001490:	2b09      	cmp	r3, #9
 8001492:	f2c0 8116 	blt.w	80016c2 <jsmn_parse+0x29a>
 8001496:	3b09      	subs	r3, #9
 8001498:	4a91      	ldr	r2, [pc, #580]	@ (80016e0 <jsmn_parse+0x2b8>)
 800149a:	fa22 f303 	lsr.w	r3, r2, r3
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	bf14      	ite	ne
 80014a6:	2301      	movne	r3, #1
 80014a8:	2300      	moveq	r3, #0
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f040 812d 	bne.w	800170c <jsmn_parse+0x2e4>
 80014b2:	e106      	b.n	80016c2 <jsmn_parse+0x29a>
 80014b4:	2b22      	cmp	r3, #34	@ 0x22
 80014b6:	f000 8092 	beq.w	80015de <jsmn_parse+0x1b6>
 80014ba:	e102      	b.n	80016c2 <jsmn_parse+0x29a>
    case '{':
    case '[':
      count++;
 80014bc:	6a3b      	ldr	r3, [r7, #32]
 80014be:	3301      	adds	r3, #1
 80014c0:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f000 8123 	beq.w	8001710 <jsmn_parse+0x2e8>
        break;
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 80014ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014cc:	6839      	ldr	r1, [r7, #0]
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	f7ff fdfe 	bl	80010d0 <jsmn_alloc_token>
 80014d4:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d102      	bne.n	80014e2 <jsmn_parse+0xba>
        return JSMN_ERROR_NOMEM;
 80014dc:	f04f 33ff 	mov.w	r3, #4294967295
 80014e0:	e153      	b.n	800178a <jsmn_parse+0x362>
      }
      if (parser->toksuper != -1) {
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ea:	d00a      	beq.n	8001502 <jsmn_parse+0xda>
        jsmntok_t *t = &tokens[parser->toksuper];
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	683a      	ldr	r2, [r7, #0]
 80014f4:	4413      	add	r3, r2
 80014f6:	617b      	str	r3, [r7, #20]
        /* In strict mode an object or array can't become a key */
        if (t->type == JSMN_OBJECT) {
          return JSMN_ERROR_INVAL;
        }
#endif
        t->size++;
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	1c5a      	adds	r2, r3, #1
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
        token->parent = parser->toksuper;
#endif
      }
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 8001502:	7ffb      	ldrb	r3, [r7, #31]
 8001504:	2b7b      	cmp	r3, #123	@ 0x7b
 8001506:	d101      	bne.n	800150c <jsmn_parse+0xe4>
 8001508:	2201      	movs	r2, #1
 800150a:	e000      	b.n	800150e <jsmn_parse+0xe6>
 800150c:	2202      	movs	r2, #2
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	461a      	mov	r2, r3
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	3b01      	subs	r3, #1
 8001522:	461a      	mov	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	609a      	str	r2, [r3, #8]
      break;
 8001528:	e0fb      	b.n	8001722 <jsmn_parse+0x2fa>
    case '}':
    case ']':
      if (tokens == NULL) {
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	f000 80f1 	beq.w	8001714 <jsmn_parse+0x2ec>
        break;
      }
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 8001532:	7ffb      	ldrb	r3, [r7, #31]
 8001534:	2b7d      	cmp	r3, #125	@ 0x7d
 8001536:	d101      	bne.n	800153c <jsmn_parse+0x114>
 8001538:	2301      	movs	r3, #1
 800153a:	e000      	b.n	800153e <jsmn_parse+0x116>
 800153c:	2302      	movs	r3, #2
 800153e:	77bb      	strb	r3, [r7, #30]
          break;
        }
        token = &tokens[token->parent];
      }
#else
      for (i = parser->toknext - 1; i >= 0; i--) {
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	3b01      	subs	r3, #1
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
 8001548:	e024      	b.n	8001594 <jsmn_parse+0x16c>
        token = &tokens[i];
 800154a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154c:	011b      	lsls	r3, r3, #4
 800154e:	683a      	ldr	r2, [r7, #0]
 8001550:	4413      	add	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155c:	d017      	beq.n	800158e <jsmn_parse+0x166>
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001566:	d112      	bne.n	800158e <jsmn_parse+0x166>
          if (token->type != type) {
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	7fba      	ldrb	r2, [r7, #30]
 800156e:	429a      	cmp	r2, r3
 8001570:	d002      	beq.n	8001578 <jsmn_parse+0x150>
            return JSMN_ERROR_INVAL;
 8001572:	f06f 0301 	mvn.w	r3, #1
 8001576:	e108      	b.n	800178a <jsmn_parse+0x362>
          }
          parser->toksuper = -1;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f04f 32ff 	mov.w	r2, #4294967295
 800157e:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	3301      	adds	r3, #1
 8001586:	461a      	mov	r2, r3
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	609a      	str	r2, [r3, #8]
          break;
 800158c:	e005      	b.n	800159a <jsmn_parse+0x172>
      for (i = parser->toknext - 1; i >= 0; i--) {
 800158e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001590:	3b01      	subs	r3, #1
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	2b00      	cmp	r3, #0
 8001598:	dad7      	bge.n	800154a <jsmn_parse+0x122>
        }
      }
      /* Error if unmatched closing bracket */
      if (i == -1) {
 800159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a0:	d119      	bne.n	80015d6 <jsmn_parse+0x1ae>
        return JSMN_ERROR_INVAL;
 80015a2:	f06f 0301 	mvn.w	r3, #1
 80015a6:	e0f0      	b.n	800178a <jsmn_parse+0x362>
      }
      for (; i >= 0; i--) {
        token = &tokens[i];
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	4413      	add	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ba:	d009      	beq.n	80015d0 <jsmn_parse+0x1a8>
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c4:	d104      	bne.n	80015d0 <jsmn_parse+0x1a8>
          parser->toksuper = i;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015ca:	609a      	str	r2, [r3, #8]
          break;
 80015cc:	bf00      	nop
        }
      }
#endif
      break;
 80015ce:	e0a8      	b.n	8001722 <jsmn_parse+0x2fa>
      for (; i >= 0; i--) {
 80015d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d2:	3b01      	subs	r3, #1
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80015d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d8:	2b00      	cmp	r3, #0
 80015da:	dae5      	bge.n	80015a8 <jsmn_parse+0x180>
      break;
 80015dc:	e0a1      	b.n	8001722 <jsmn_parse+0x2fa>
    case '\"':
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 80015de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	68b9      	ldr	r1, [r7, #8]
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f7ff fe39 	bl	8001260 <jsmn_parse_string>
 80015ee:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	da01      	bge.n	80015fa <jsmn_parse+0x1d2>
        return r;
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	e0c7      	b.n	800178a <jsmn_parse+0x362>
      }
      count++;
 80015fa:	6a3b      	ldr	r3, [r7, #32]
 80015fc:	3301      	adds	r3, #1
 80015fe:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001608:	f000 8086 	beq.w	8001718 <jsmn_parse+0x2f0>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 8082 	beq.w	8001718 <jsmn_parse+0x2f0>
        tokens[parser->toksuper].size++;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	4413      	add	r3, r2
 800161e:	68da      	ldr	r2, [r3, #12]
 8001620:	3201      	adds	r2, #1
 8001622:	60da      	str	r2, [r3, #12]
      }
      break;
 8001624:	e078      	b.n	8001718 <jsmn_parse+0x2f0>
    case '\r':
    case '\n':
    case ' ':
      break;
    case ':':
      parser->toksuper = parser->toknext - 1;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	3b01      	subs	r3, #1
 800162c:	461a      	mov	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	609a      	str	r2, [r3, #8]
      break;
 8001632:	e076      	b.n	8001722 <jsmn_parse+0x2fa>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d070      	beq.n	800171c <jsmn_parse+0x2f4>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001642:	d06b      	beq.n	800171c <jsmn_parse+0x2f4>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	011b      	lsls	r3, r3, #4
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	4413      	add	r3, r2
 800164e:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 8001650:	2b02      	cmp	r3, #2
 8001652:	d063      	beq.n	800171c <jsmn_parse+0x2f4>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	011b      	lsls	r3, r3, #4
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	4413      	add	r3, r2
 800165e:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8001660:	2b01      	cmp	r3, #1
 8001662:	d05b      	beq.n	800171c <jsmn_parse+0x2f4>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	3b01      	subs	r3, #1
 800166a:	627b      	str	r3, [r7, #36]	@ 0x24
 800166c:	e025      	b.n	80016ba <jsmn_parse+0x292>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	683a      	ldr	r2, [r7, #0]
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d006      	beq.n	800168a <jsmn_parse+0x262>
 800167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167e:	011b      	lsls	r3, r3, #4
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	4413      	add	r3, r2
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d114      	bne.n	80016b4 <jsmn_parse+0x28c>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	4413      	add	r3, r2
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001698:	d00c      	beq.n	80016b4 <jsmn_parse+0x28c>
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	011b      	lsls	r3, r3, #4
 800169e:	683a      	ldr	r2, [r7, #0]
 80016a0:	4413      	add	r3, r2
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a8:	d104      	bne.n	80016b4 <jsmn_parse+0x28c>
              parser->toksuper = i;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016ae:	609a      	str	r2, [r3, #8]
              break;
 80016b0:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 80016b2:	e033      	b.n	800171c <jsmn_parse+0x2f4>
        for (i = parser->toknext - 1; i >= 0; i--) {
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	3b01      	subs	r3, #1
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80016ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016bc:	2b00      	cmp	r3, #0
 80016be:	dad6      	bge.n	800166e <jsmn_parse+0x246>
      break;
 80016c0:	e02c      	b.n	800171c <jsmn_parse+0x2f4>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 80016c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	68f8      	ldr	r0, [r7, #12]
 80016ce:	f7ff fd3f 	bl	8001150 <jsmn_parse_primitive>
 80016d2:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	da04      	bge.n	80016e4 <jsmn_parse+0x2bc>
        return r;
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	e055      	b.n	800178a <jsmn_parse+0x362>
 80016de:	bf00      	nop
 80016e0:	00800013 	.word	0x00800013
      }
      count++;
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	3301      	adds	r3, #1
 80016e8:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016f2:	d015      	beq.n	8001720 <jsmn_parse+0x2f8>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d012      	beq.n	8001720 <jsmn_parse+0x2f8>
        tokens[parser->toksuper].size++;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	011b      	lsls	r3, r3, #4
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	4413      	add	r3, r2
 8001704:	68da      	ldr	r2, [r3, #12]
 8001706:	3201      	adds	r2, #1
 8001708:	60da      	str	r2, [r3, #12]
      }
      break;
 800170a:	e009      	b.n	8001720 <jsmn_parse+0x2f8>
      break;
 800170c:	bf00      	nop
 800170e:	e008      	b.n	8001722 <jsmn_parse+0x2fa>
        break;
 8001710:	bf00      	nop
 8001712:	e006      	b.n	8001722 <jsmn_parse+0x2fa>
        break;
 8001714:	bf00      	nop
 8001716:	e004      	b.n	8001722 <jsmn_parse+0x2fa>
      break;
 8001718:	bf00      	nop
 800171a:	e002      	b.n	8001722 <jsmn_parse+0x2fa>
      break;
 800171c:	bf00      	nop
 800171e:	e000      	b.n	8001722 <jsmn_parse+0x2fa>
      break;
 8001720:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	429a      	cmp	r2, r3
 8001734:	d907      	bls.n	8001746 <jsmn_parse+0x31e>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	4413      	add	r3, r2
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	f47f ae7c 	bne.w	800143e <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d01d      	beq.n	8001788 <jsmn_parse+0x360>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	3b01      	subs	r3, #1
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
 8001754:	e015      	b.n	8001782 <jsmn_parse+0x35a>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 8001756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001758:	011b      	lsls	r3, r3, #4
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	4413      	add	r3, r2
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001764:	d00a      	beq.n	800177c <jsmn_parse+0x354>
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	011b      	lsls	r3, r3, #4
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	4413      	add	r3, r2
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001774:	d102      	bne.n	800177c <jsmn_parse+0x354>
        return JSMN_ERROR_PART;
 8001776:	f06f 0302 	mvn.w	r3, #2
 800177a:	e006      	b.n	800178a <jsmn_parse+0x362>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800177c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800177e:	3b01      	subs	r3, #1
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
 8001782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001784:	2b00      	cmp	r3, #0
 8001786:	dae6      	bge.n	8001756 <jsmn_parse+0x32e>
      }
    }
  }

  return count;
 8001788:	6a3b      	ldr	r3, [r7, #32]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop

08001794 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f04f 32ff 	mov.w	r2, #4294967295
 80017ae:	609a      	str	r2, [r3, #8]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
	...

080017bc <receiveESP>:

#include "app.h"
#include "jsmn.h"

//   
char* receiveESP() {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
	static char lineBuffer[2048] = {0,};
	int pos = 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
	signed char ch;
	//       
	int timeoutReceiveWifi = HAL_GetTick() + 10000;
 80017c6:	f001 fced 	bl	80031a4 <HAL_GetTick>
 80017ca:	4603      	mov	r3, r0
 80017cc:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80017d0:	3310      	adds	r3, #16
 80017d2:	607b      	str	r3, [r7, #4]
	do {
		ch = getUart();
 80017d4:	f001 fc10 	bl	8002ff8 <getUart>
 80017d8:	4603      	mov	r3, r0
 80017da:	72fb      	strb	r3, [r7, #11]
		if(timeoutReceiveWifi < HAL_GetTick()) {
 80017dc:	f001 fce2 	bl	80031a4 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d901      	bls.n	80017ec <receiveESP+0x30>
			return lineBuffer;
 80017e8:	4b27      	ldr	r3, [pc, #156]	@ (8001888 <receiveESP+0xcc>)
 80017ea:	e048      	b.n	800187e <receiveESP+0xc2>
		}
	} while(ch == 0);
 80017ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0ef      	beq.n	80017d4 <receiveESP+0x18>
	timeoutReceiveWifi = HAL_GetTick() + 3000; //  
 80017f4:	f001 fcd6 	bl	80031a4 <HAL_GetTick>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 80017fe:	607b      	str	r3, [r7, #4]
	while(ch != '\r') { // '\r' 
 8001800:	e033      	b.n	800186a <receiveESP+0xae>
		if(ch == '\n') {
 8001802:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001806:	2b0a      	cmp	r3, #10
 8001808:	d102      	bne.n	8001810 <receiveESP+0x54>
			pos = 0; //   
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e018      	b.n	8001842 <receiveESP+0x86>
		}
		else if(ch != 0) { //    
 8001810:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d014      	beq.n	8001842 <receiveESP+0x86>
			if(pos >= sizeof(lineBuffer) - 1) { //   
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 800181e:	4293      	cmp	r3, r2
 8001820:	d909      	bls.n	8001836 <receiveESP+0x7a>
				clearBuffer(); // Rx  
 8001822:	f001 fbd7 	bl	8002fd4 <clearBuffer>
				memset(lineBuffer, 0, 2048);
 8001826:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800182a:	2100      	movs	r1, #0
 800182c:	4816      	ldr	r0, [pc, #88]	@ (8001888 <receiveESP+0xcc>)
 800182e:	f005 fdff 	bl	8007430 <memset>
				return lineBuffer; //  
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <receiveESP+0xcc>)
 8001834:	e023      	b.n	800187e <receiveESP+0xc2>
			}
			lineBuffer[pos++] = ch;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	60fa      	str	r2, [r7, #12]
 800183c:	7af9      	ldrb	r1, [r7, #11]
 800183e:	4a12      	ldr	r2, [pc, #72]	@ (8001888 <receiveESP+0xcc>)
 8001840:	54d1      	strb	r1, [r2, r3]
		}
		if(timeoutReceiveWifi < HAL_GetTick()) { //   
 8001842:	f001 fcaf 	bl	80031a4 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	429a      	cmp	r2, r3
 800184c:	d909      	bls.n	8001862 <receiveESP+0xa6>
			clearBuffer(); // Rx  
 800184e:	f001 fbc1 	bl	8002fd4 <clearBuffer>
			memset(lineBuffer, 0, 2048);
 8001852:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001856:	2100      	movs	r1, #0
 8001858:	480b      	ldr	r0, [pc, #44]	@ (8001888 <receiveESP+0xcc>)
 800185a:	f005 fde9 	bl	8007430 <memset>
			return lineBuffer; //  
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <receiveESP+0xcc>)
 8001860:	e00d      	b.n	800187e <receiveESP+0xc2>
		}
		ch = getUart(); //   
 8001862:	f001 fbc9 	bl	8002ff8 <getUart>
 8001866:	4603      	mov	r3, r0
 8001868:	72fb      	strb	r3, [r7, #11]
	while(ch != '\r') { // '\r' 
 800186a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800186e:	2b0d      	cmp	r3, #13
 8001870:	d1c7      	bne.n	8001802 <receiveESP+0x46>
	}
	lineBuffer[pos] = '\0'; //  
 8001872:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <receiveESP+0xcc>)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	4413      	add	r3, r2
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]
	return lineBuffer; //   
 800187c:	4b02      	ldr	r3, [pc, #8]	@ (8001888 <receiveESP+0xcc>)
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200001f0 	.word	0x200001f0

0800188c <receivePacketWithHeader>:

//  
char *receivePacketWithHeader(char *header) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	char *rxData;
	char *result;
	rxData = receiveESP();
 8001894:	f7ff ff92 	bl	80017bc <receiveESP>
 8001898:	60f8      	str	r0, [r7, #12]
	if(strncmp(rxData, header, strlen(header)) == 0) {
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7fe fc58 	bl	8000150 <strlen>
 80018a0:	4603      	mov	r3, r0
 80018a2:	461a      	mov	r2, r3
 80018a4:	6879      	ldr	r1, [r7, #4]
 80018a6:	68f8      	ldr	r0, [r7, #12]
 80018a8:	f005 fdd7 	bl	800745a <strncmp>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d109      	bne.n	80018c6 <receivePacketWithHeader+0x3a>
		result = strchr(rxData, ':');
 80018b2:	213a      	movs	r1, #58	@ 0x3a
 80018b4:	68f8      	ldr	r0, [r7, #12]
 80018b6:	f005 fdc3 	bl	8007440 <strchr>
 80018ba:	60b8      	str	r0, [r7, #8]
		result++;
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3301      	adds	r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
	}
	else
		return 0;
	return result;
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	e000      	b.n	80018c8 <receivePacketWithHeader+0x3c>
		return 0;
 80018c6:	2300      	movs	r3, #0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <waitForResponse>:

//   
bool waitForResponse(char *cmpStr) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	char *rxData;
	int timeout;
	timeout = HAL_GetTick() + 3000;	// system timer(systick)  (1ms 1 )
 80018d8:	f001 fc64 	bl	80031a4 <HAL_GetTick>
 80018dc:	4603      	mov	r3, r0
 80018de:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 80018e2:	60bb      	str	r3, [r7, #8]
	rxData = receiveESP();
 80018e4:	f7ff ff6a 	bl	80017bc <receiveESP>
 80018e8:	60f8      	str	r0, [r7, #12]
	//    ,  0 strncmp( ,  ,  )
	while(strncmp(rxData, cmpStr, strlen(cmpStr)) != 0) {
 80018ea:	e00d      	b.n	8001908 <waitForResponse+0x38>
		rxData = receiveESP();
 80018ec:	f7ff ff66 	bl	80017bc <receiveESP>
 80018f0:	60f8      	str	r0, [r7, #12]
		if(HAL_GetTick() > timeout) {
 80018f2:	f001 fc57 	bl	80031a4 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d901      	bls.n	8001902 <waitForResponse+0x32>
			return false;
 80018fe:	2300      	movs	r3, #0
 8001900:	e00f      	b.n	8001922 <waitForResponse+0x52>
		}
		HAL_Delay(1);
 8001902:	2001      	movs	r0, #1
 8001904:	f001 fc58 	bl	80031b8 <HAL_Delay>
	while(strncmp(rxData, cmpStr, strlen(cmpStr)) != 0) {
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7fe fc21 	bl	8000150 <strlen>
 800190e:	4603      	mov	r3, r0
 8001910:	461a      	mov	r2, r3
 8001912:	6879      	ldr	r1, [r7, #4]
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f005 fda0 	bl	800745a <strncmp>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1e5      	bne.n	80018ec <waitForResponse+0x1c>
	}
	return true;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <resetESP>:

// esp  
void resetESP() {
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
	printf("AT\r\n");
 8001932:	481c      	ldr	r0, [pc, #112]	@ (80019a4 <resetESP+0x78>)
 8001934:	f005 fc3e 	bl	80071b4 <puts>
	HAL_Delay(50);
 8001938:	2032      	movs	r0, #50	@ 0x32
 800193a:	f001 fc3d 	bl	80031b8 <HAL_Delay>
	clearBuffer();
 800193e:	f001 fb49 	bl	8002fd4 <clearBuffer>
	printf("at+rst\r\n");
 8001942:	4819      	ldr	r0, [pc, #100]	@ (80019a8 <resetESP+0x7c>)
 8001944:	f005 fc36 	bl	80071b4 <puts>
	HAL_Delay(3000);
 8001948:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800194c:	f001 fc34 	bl	80031b8 <HAL_Delay>
	int status = waitForResponse("ready");
 8001950:	4816      	ldr	r0, [pc, #88]	@ (80019ac <resetESP+0x80>)
 8001952:	f7ff ffbd 	bl	80018d0 <waitForResponse>
 8001956:	4603      	mov	r3, r0
 8001958:	607b      	str	r3, [r7, #4]
	if(status)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <resetESP+0x3c>
		printf2("-1 receive : ready\r\n");
 8001960:	4813      	ldr	r0, [pc, #76]	@ (80019b0 <resetESP+0x84>)
 8001962:	f001 fb79 	bl	8003058 <printf2>
 8001966:	e002      	b.n	800196e <resetESP+0x42>
	else
		printf2("-1 receive : ERROR\r\n");
 8001968:	4812      	ldr	r0, [pc, #72]	@ (80019b4 <resetESP+0x88>)
 800196a:	f001 fb75 	bl	8003058 <printf2>
	clearBuffer();
 800196e:	f001 fb31 	bl	8002fd4 <clearBuffer>
	printf("ate0\r\n");		// echo()      .
 8001972:	4811      	ldr	r0, [pc, #68]	@ (80019b8 <resetESP+0x8c>)
 8001974:	f005 fc1e 	bl	80071b4 <puts>
	status = waitForResponse("OK");
 8001978:	4810      	ldr	r0, [pc, #64]	@ (80019bc <resetESP+0x90>)
 800197a:	f7ff ffa9 	bl	80018d0 <waitForResponse>
 800197e:	4603      	mov	r3, r0
 8001980:	607b      	str	r3, [r7, #4]
	if(status)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d003      	beq.n	8001990 <resetESP+0x64>
		printf2("0 receive : OK\r\n");
 8001988:	480d      	ldr	r0, [pc, #52]	@ (80019c0 <resetESP+0x94>)
 800198a:	f001 fb65 	bl	8003058 <printf2>
 800198e:	e002      	b.n	8001996 <resetESP+0x6a>
	else
		printf2("0 receive : ERROR\r\n");
 8001990:	480c      	ldr	r0, [pc, #48]	@ (80019c4 <resetESP+0x98>)
 8001992:	f001 fb61 	bl	8003058 <printf2>
	clearBuffer();
 8001996:	f001 fb1d 	bl	8002fd4 <clearBuffer>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	08009538 	.word	0x08009538
 80019a8:	0800953c 	.word	0x0800953c
 80019ac:	08009544 	.word	0x08009544
 80019b0:	0800954c 	.word	0x0800954c
 80019b4:	08009564 	.word	0x08009564
 80019b8:	0800957c 	.word	0x0800957c
 80019bc:	08009584 	.word	0x08009584
 80019c0:	08009588 	.word	0x08009588
 80019c4:	0800959c 	.word	0x0800959c

080019c8 <connectAP>:

// ap  
void connectAP() {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
	//  
	printf("AT\r\n");
 80019ce:	482b      	ldr	r0, [pc, #172]	@ (8001a7c <connectAP+0xb4>)
 80019d0:	f005 fbf0 	bl	80071b4 <puts>
	int status = waitForResponse("OK");
 80019d4:	482a      	ldr	r0, [pc, #168]	@ (8001a80 <connectAP+0xb8>)
 80019d6:	f7ff ff7b 	bl	80018d0 <waitForResponse>
 80019da:	4603      	mov	r3, r0
 80019dc:	607b      	str	r3, [r7, #4]
	if(status)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d003      	beq.n	80019ec <connectAP+0x24>
		printf2("1 receive : OK\r\n");
 80019e4:	4827      	ldr	r0, [pc, #156]	@ (8001a84 <connectAP+0xbc>)
 80019e6:	f001 fb37 	bl	8003058 <printf2>
 80019ea:	e002      	b.n	80019f2 <connectAP+0x2a>
	else
		printf2("1 receive : ERROR\r\n");
 80019ec:	4826      	ldr	r0, [pc, #152]	@ (8001a88 <connectAP+0xc0>)
 80019ee:	f001 fb33 	bl	8003058 <printf2>
	clearBuffer();
 80019f2:	f001 faef 	bl	8002fd4 <clearBuffer>
	// WIFI 
	printf("AT+CWINIT=1\r\n");
 80019f6:	4825      	ldr	r0, [pc, #148]	@ (8001a8c <connectAP+0xc4>)
 80019f8:	f005 fbdc 	bl	80071b4 <puts>
	status = waitForResponse("OK");
 80019fc:	4820      	ldr	r0, [pc, #128]	@ (8001a80 <connectAP+0xb8>)
 80019fe:	f7ff ff67 	bl	80018d0 <waitForResponse>
 8001a02:	4603      	mov	r3, r0
 8001a04:	607b      	str	r3, [r7, #4]
	if(status)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d003      	beq.n	8001a14 <connectAP+0x4c>
		printf2("2 receive : OK\r\n");
 8001a0c:	4820      	ldr	r0, [pc, #128]	@ (8001a90 <connectAP+0xc8>)
 8001a0e:	f001 fb23 	bl	8003058 <printf2>
 8001a12:	e002      	b.n	8001a1a <connectAP+0x52>
	else
		printf2("2 receive : ERROR\r\n");
 8001a14:	481f      	ldr	r0, [pc, #124]	@ (8001a94 <connectAP+0xcc>)
 8001a16:	f001 fb1f 	bl	8003058 <printf2>
	clearBuffer();
 8001a1a:	f001 fadb 	bl	8002fd4 <clearBuffer>
	// station mode
	printf("AT+CWMODE=1\r\n");
 8001a1e:	481e      	ldr	r0, [pc, #120]	@ (8001a98 <connectAP+0xd0>)
 8001a20:	f005 fbc8 	bl	80071b4 <puts>
	status = waitForResponse("OK");
 8001a24:	4816      	ldr	r0, [pc, #88]	@ (8001a80 <connectAP+0xb8>)
 8001a26:	f7ff ff53 	bl	80018d0 <waitForResponse>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	607b      	str	r3, [r7, #4]
	if(status)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d003      	beq.n	8001a3c <connectAP+0x74>
		printf2("3 receive : OK\r\n");
 8001a34:	4819      	ldr	r0, [pc, #100]	@ (8001a9c <connectAP+0xd4>)
 8001a36:	f001 fb0f 	bl	8003058 <printf2>
 8001a3a:	e002      	b.n	8001a42 <connectAP+0x7a>
	else
		printf2("3 receive : ERROR\r\n");
 8001a3c:	4818      	ldr	r0, [pc, #96]	@ (8001aa0 <connectAP+0xd8>)
 8001a3e:	f001 fb0b 	bl	8003058 <printf2>
	clearBuffer();
 8001a42:	f001 fac7 	bl	8002fd4 <clearBuffer>
	// connection ap
	printf("AT+CWJAP=\"iot_AI\",\"iotiotiot\"\r\n");
 8001a46:	4817      	ldr	r0, [pc, #92]	@ (8001aa4 <connectAP+0xdc>)
 8001a48:	f005 fbb4 	bl	80071b4 <puts>
	status = waitForResponse("OK");
 8001a4c:	480c      	ldr	r0, [pc, #48]	@ (8001a80 <connectAP+0xb8>)
 8001a4e:	f7ff ff3f 	bl	80018d0 <waitForResponse>
 8001a52:	4603      	mov	r3, r0
 8001a54:	607b      	str	r3, [r7, #4]
	if(status)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <connectAP+0x9c>
		printf2("4 receive : OK\r\n");
 8001a5c:	4812      	ldr	r0, [pc, #72]	@ (8001aa8 <connectAP+0xe0>)
 8001a5e:	f001 fafb 	bl	8003058 <printf2>
 8001a62:	e002      	b.n	8001a6a <connectAP+0xa2>
	else
		printf2("4 receive : ERROR\r\n");
 8001a64:	4811      	ldr	r0, [pc, #68]	@ (8001aac <connectAP+0xe4>)
 8001a66:	f001 faf7 	bl	8003058 <printf2>
	HAL_Delay(50);
 8001a6a:	2032      	movs	r0, #50	@ 0x32
 8001a6c:	f001 fba4 	bl	80031b8 <HAL_Delay>
	clearBuffer();
 8001a70:	f001 fab0 	bl	8002fd4 <clearBuffer>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	08009538 	.word	0x08009538
 8001a80:	08009584 	.word	0x08009584
 8001a84:	080095b0 	.word	0x080095b0
 8001a88:	080095c4 	.word	0x080095c4
 8001a8c:	080095d8 	.word	0x080095d8
 8001a90:	080095e8 	.word	0x080095e8
 8001a94:	080095fc 	.word	0x080095fc
 8001a98:	08009610 	.word	0x08009610
 8001a9c:	08009620 	.word	0x08009620
 8001aa0:	08009634 	.word	0x08009634
 8001aa4:	08009648 	.word	0x08009648
 8001aa8:	08009668 	.word	0x08009668
 8001aac:	0800967c 	.word	0x0800967c

08001ab0 <connectMQTT>:
	char rxData = receiveESP();
	printf2(receivePacketWithHeader("+IPD"));
}

// MQTT  
void connectMQTT() {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
	printf("AT\r\n");
 8001ab6:	482a      	ldr	r0, [pc, #168]	@ (8001b60 <connectMQTT+0xb0>)
 8001ab8:	f005 fb7c 	bl	80071b4 <puts>
	HAL_Delay(10);
 8001abc:	200a      	movs	r0, #10
 8001abe:	f001 fb7b 	bl	80031b8 <HAL_Delay>
	clearBuffer();
 8001ac2:	f001 fa87 	bl	8002fd4 <clearBuffer>
	printf("AT+CIPMUX=1\r\n");	//    ,    
 8001ac6:	4827      	ldr	r0, [pc, #156]	@ (8001b64 <connectMQTT+0xb4>)
 8001ac8:	f005 fb74 	bl	80071b4 <puts>
	HAL_Delay(50);
 8001acc:	2032      	movs	r0, #50	@ 0x32
 8001ace:	f001 fb73 	bl	80031b8 <HAL_Delay>
	clearBuffer();
 8001ad2:	f001 fa7f 	bl	8002fd4 <clearBuffer>
	// MQTT Server 
	printf("AT+MQTTUSERCFG=0,1,\"MY_TOPIC\",\"\",\"\",0,0,\"\"\r\n");
 8001ad6:	4824      	ldr	r0, [pc, #144]	@ (8001b68 <connectMQTT+0xb8>)
 8001ad8:	f005 fb6c 	bl	80071b4 <puts>
	HAL_Delay(10);
 8001adc:	200a      	movs	r0, #10
 8001ade:	f001 fb6b 	bl	80031b8 <HAL_Delay>
	bool status = waitForResponse("OK");
 8001ae2:	4822      	ldr	r0, [pc, #136]	@ (8001b6c <connectMQTT+0xbc>)
 8001ae4:	f7ff fef4 	bl	80018d0 <waitForResponse>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	71fb      	strb	r3, [r7, #7]
	if(status)
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <connectMQTT+0x4a>
		printf2("success mqtt config\r\n");
 8001af2:	481f      	ldr	r0, [pc, #124]	@ (8001b70 <connectMQTT+0xc0>)
 8001af4:	f001 fab0 	bl	8003058 <printf2>
 8001af8:	e002      	b.n	8001b00 <connectMQTT+0x50>
	else
		printf2("failed mqtt config\r\n");
 8001afa:	481e      	ldr	r0, [pc, #120]	@ (8001b74 <connectMQTT+0xc4>)
 8001afc:	f001 faac 	bl	8003058 <printf2>
	// MQTT 
	printf("AT+MQTTCONN=0,\"192.168.0.51\",1883,1\r\n");
 8001b00:	481d      	ldr	r0, [pc, #116]	@ (8001b78 <connectMQTT+0xc8>)
 8001b02:	f005 fb57 	bl	80071b4 <puts>
	HAL_Delay(10);
 8001b06:	200a      	movs	r0, #10
 8001b08:	f001 fb56 	bl	80031b8 <HAL_Delay>
	status = waitForResponse("+MQTTCONNECTED");
 8001b0c:	481b      	ldr	r0, [pc, #108]	@ (8001b7c <connectMQTT+0xcc>)
 8001b0e:	f7ff fedf 	bl	80018d0 <waitForResponse>
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
	if(status)
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <connectMQTT+0x74>
		printf2("success mqtt connect\r\n");
 8001b1c:	4818      	ldr	r0, [pc, #96]	@ (8001b80 <connectMQTT+0xd0>)
 8001b1e:	f001 fa9b 	bl	8003058 <printf2>
 8001b22:	e002      	b.n	8001b2a <connectMQTT+0x7a>
	else
		printf2("failed matt connect\r\n");
 8001b24:	4817      	ldr	r0, [pc, #92]	@ (8001b84 <connectMQTT+0xd4>)
 8001b26:	f001 fa97 	bl	8003058 <printf2>
	clearBuffer();
 8001b2a:	f001 fa53 	bl	8002fd4 <clearBuffer>
	// Subscribe  at+mqttsub=0,"topic",0
	printf("AT+MQTTSUB=0,\"MY_TOPIC\",0\r\n");
 8001b2e:	4816      	ldr	r0, [pc, #88]	@ (8001b88 <connectMQTT+0xd8>)
 8001b30:	f005 fb40 	bl	80071b4 <puts>
	HAL_Delay(10);
 8001b34:	200a      	movs	r0, #10
 8001b36:	f001 fb3f 	bl	80031b8 <HAL_Delay>
	status = waitForResponse("OK");
 8001b3a:	480c      	ldr	r0, [pc, #48]	@ (8001b6c <connectMQTT+0xbc>)
 8001b3c:	f7ff fec8 	bl	80018d0 <waitForResponse>
 8001b40:	4603      	mov	r3, r0
 8001b42:	71fb      	strb	r3, [r7, #7]
	if(status) printf2("success subscribe\r\n");
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <connectMQTT+0xa2>
 8001b4a:	4810      	ldr	r0, [pc, #64]	@ (8001b8c <connectMQTT+0xdc>)
 8001b4c:	f001 fa84 	bl	8003058 <printf2>
	else printf2("failed subscribe\r\n");
}
 8001b50:	e002      	b.n	8001b58 <connectMQTT+0xa8>
	else printf2("failed subscribe\r\n");
 8001b52:	480f      	ldr	r0, [pc, #60]	@ (8001b90 <connectMQTT+0xe0>)
 8001b54:	f001 fa80 	bl	8003058 <printf2>
}
 8001b58:	bf00      	nop
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	08009538 	.word	0x08009538
 8001b64:	0800974c 	.word	0x0800974c
 8001b68:	080098a0 	.word	0x080098a0
 8001b6c:	08009584 	.word	0x08009584
 8001b70:	080098cc 	.word	0x080098cc
 8001b74:	080098e4 	.word	0x080098e4
 8001b78:	080098fc 	.word	0x080098fc
 8001b7c:	08009924 	.word	0x08009924
 8001b80:	08009934 	.word	0x08009934
 8001b84:	0800994c 	.word	0x0800994c
 8001b88:	08009964 	.word	0x08009964
 8001b8c:	08009980 	.word	0x08009980
 8001b90:	08009994 	.word	0x08009994

08001b94 <receiveMQTT>:

// MQTT Subscribe
// +MQTTSUB:0,"MY_TOPIC",5,hello
char *receiveMQTT() {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
	char *receiveMsg;
	receiveMsg = receivePacketWithHeader("+MQTTSUB");
 8001b9a:	480b      	ldr	r0, [pc, #44]	@ (8001bc8 <receiveMQTT+0x34>)
 8001b9c:	f7ff fe76 	bl	800188c <receivePacketWithHeader>
 8001ba0:	6078      	str	r0, [r7, #4]
	if(strncmp(&receiveMsg[3], "MY_TOPIC", 8) != 0) return 0;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3303      	adds	r3, #3
 8001ba6:	2208      	movs	r2, #8
 8001ba8:	4908      	ldr	r1, [pc, #32]	@ (8001bcc <receiveMQTT+0x38>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f005 fc55 	bl	800745a <strncmp>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <receiveMQTT+0x26>
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	e001      	b.n	8001bbe <receiveMQTT+0x2a>
	return &receiveMsg[2];
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3302      	adds	r3, #2
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	080099a8 	.word	0x080099a8
 8001bcc:	080099b4 	.word	0x080099b4

08001bd0 <jsoneq>:

int jsoneq(const char *json, jsmntok_t *tok, const char *s) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b04      	cmp	r3, #4
 8001be2:	d11e      	bne.n	8001c22 <jsoneq+0x52>
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7fe fab3 	bl	8000150 <strlen>
 8001bea:	4603      	mov	r3, r0
 8001bec:	4619      	mov	r1, r3
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	4299      	cmp	r1, r3
 8001bfa:	d112      	bne.n	8001c22 <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	461a      	mov	r2, r3
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	1898      	adds	r0, r3, r2
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	461a      	mov	r2, r3
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	f005 fc21 	bl	800745a <strncmp>
 8001c18:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <jsoneq+0x52>
    return 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e001      	b.n	8001c26 <jsoneq+0x56>
  }
  return -1;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <json_parse>:

void json_parse(char *inStr) {
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	f6ad 0d34 	subw	sp, sp, #2100	@ 0x834
 8001c36:	af02      	add	r7, sp, #8
 8001c38:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001c3c:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001c40:	6018      	str	r0, [r3, #0]
	jsmn_parser p;
	jsmntok_t		t[128];
	jsmn_init(&p);
 8001c42:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff fda4 	bl	8001794 <jsmn_init>
	int result = jsmn_parse(&p, inStr, strlen(inStr), t, 128);
 8001c4c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001c50:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001c54:	6818      	ldr	r0, [r3, #0]
 8001c56:	f7fe fa7b 	bl	8000150 <strlen>
 8001c5a:	4604      	mov	r4, r0
 8001c5c:	f107 0310 	add.w	r3, r7, #16
 8001c60:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001c64:	f6a2 0124 	subw	r1, r2, #2084	@ 0x824
 8001c68:	f507 6001 	add.w	r0, r7, #2064	@ 0x810
 8001c6c:	2280      	movs	r2, #128	@ 0x80
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	4622      	mov	r2, r4
 8001c72:	6809      	ldr	r1, [r1, #0]
 8001c74:	f7ff fbd8 	bl	8001428 <jsmn_parse>
 8001c78:	f8c7 0820 	str.w	r0, [r7, #2080]	@ 0x820
	// {"KEY":"VAR"}
	if(result < 1) {
 8001c7c:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	dc03      	bgt.n	8001c8c <json_parse+0x5c>
		printf2("json format error\r\n");
 8001c84:	48da      	ldr	r0, [pc, #872]	@ (8001ff0 <json_parse+0x3c0>)
 8001c86:	f001 f9e7 	bl	8003058 <printf2>
 8001c8a:	e259      	b.n	8002140 <json_parse+0x510>
		return;
	}
	for(int i = 1; i < result; i++) {
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001c92:	e24e      	b.n	8002132 <json_parse+0x502>
		if(jsoneq(inStr, &t[i], "HEADER") == 0) {
 8001c94:	f107 0210 	add.w	r2, r7, #16
 8001c98:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	18d1      	adds	r1, r2, r3
 8001ca0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001ca4:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001ca8:	4ad2      	ldr	r2, [pc, #840]	@ (8001ff4 <json_parse+0x3c4>)
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	f7ff ff90 	bl	8001bd0 <jsoneq>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d132      	bne.n	8001d1c <json_parse+0xec>
			// %.s    
			printf2("HEADER = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 8001cb6:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001cba:	3301      	adds	r3, #1
 8001cbc:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001cc0:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001cc4:	011b      	lsls	r3, r3, #4
 8001cc6:	4413      	add	r3, r2
 8001cc8:	3308      	adds	r3, #8
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 8001cd6:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	440b      	add	r3, r1
 8001cde:	3304      	adds	r3, #4
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	1ad1      	subs	r1, r2, r3
 8001ce4:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001cee:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	4413      	add	r3, r2
 8001cf6:	3304      	adds	r3, #4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001d00:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4413      	add	r3, r2
 8001d08:	461a      	mov	r2, r3
 8001d0a:	48bb      	ldr	r0, [pc, #748]	@ (8001ff8 <json_parse+0x3c8>)
 8001d0c:	f001 f9a4 	bl	8003058 <printf2>
			i++;
 8001d10:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d14:	3301      	adds	r3, #1
 8001d16:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001d1a:	e205      	b.n	8002128 <json_parse+0x4f8>
		}
		else if(jsoneq(inStr, &t[i], "CONTENT") == 0) {
 8001d1c:	f107 0210 	add.w	r2, r7, #16
 8001d20:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	18d1      	adds	r1, r2, r3
 8001d28:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001d2c:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001d30:	4ab2      	ldr	r2, [pc, #712]	@ (8001ffc <json_parse+0x3cc>)
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	f7ff ff4c 	bl	8001bd0 <jsoneq>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d132      	bne.n	8001da4 <json_parse+0x174>
			// %.s    
			printf2("CONTENT = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 8001d3e:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d42:	3301      	adds	r3, #1
 8001d44:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001d48:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001d4c:	011b      	lsls	r3, r3, #4
 8001d4e:	4413      	add	r3, r2
 8001d50:	3308      	adds	r3, #8
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d58:	3301      	adds	r3, #1
 8001d5a:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 8001d5e:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8001d62:	011b      	lsls	r3, r3, #4
 8001d64:	440b      	add	r3, r1
 8001d66:	3304      	adds	r3, #4
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	1ad1      	subs	r1, r2, r3
 8001d6c:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d70:	3301      	adds	r3, #1
 8001d72:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001d76:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001d7a:	011b      	lsls	r3, r3, #4
 8001d7c:	4413      	add	r3, r2
 8001d7e:	3304      	adds	r3, #4
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001d88:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4413      	add	r3, r2
 8001d90:	461a      	mov	r2, r3
 8001d92:	489b      	ldr	r0, [pc, #620]	@ (8002000 <json_parse+0x3d0>)
 8001d94:	f001 f960 	bl	8003058 <printf2>
			i++;
 8001d98:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001da2:	e1c1      	b.n	8002128 <json_parse+0x4f8>
		}
		else if(jsoneq(inStr, &t[i], "ITEM1") == 0) {
 8001da4:	f107 0210 	add.w	r2, r7, #16
 8001da8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001dac:	011b      	lsls	r3, r3, #4
 8001dae:	18d1      	adds	r1, r2, r3
 8001db0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001db4:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001db8:	4a92      	ldr	r2, [pc, #584]	@ (8002004 <json_parse+0x3d4>)
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	f7ff ff08 	bl	8001bd0 <jsoneq>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d132      	bne.n	8001e2c <json_parse+0x1fc>
			// %.s    
			printf2("ITEM1 = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 8001dc6:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001dca:	3301      	adds	r3, #1
 8001dcc:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001dd0:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001dd4:	011b      	lsls	r3, r3, #4
 8001dd6:	4413      	add	r3, r2
 8001dd8:	3308      	adds	r3, #8
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001de0:	3301      	adds	r3, #1
 8001de2:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 8001de6:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8001dea:	011b      	lsls	r3, r3, #4
 8001dec:	440b      	add	r3, r1
 8001dee:	3304      	adds	r3, #4
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	1ad1      	subs	r1, r2, r3
 8001df4:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001df8:	3301      	adds	r3, #1
 8001dfa:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001dfe:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	4413      	add	r3, r2
 8001e06:	3304      	adds	r3, #4
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001e10:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4413      	add	r3, r2
 8001e18:	461a      	mov	r2, r3
 8001e1a:	487b      	ldr	r0, [pc, #492]	@ (8002008 <json_parse+0x3d8>)
 8001e1c:	f001 f91c 	bl	8003058 <printf2>
			i++;
 8001e20:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001e24:	3301      	adds	r3, #1
 8001e26:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001e2a:	e17d      	b.n	8002128 <json_parse+0x4f8>
		}
		else if(jsoneq(inStr, &t[i], "ITEM2") == 0) {
 8001e2c:	f107 0210 	add.w	r2, r7, #16
 8001e30:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001e34:	011b      	lsls	r3, r3, #4
 8001e36:	18d1      	adds	r1, r2, r3
 8001e38:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001e3c:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001e40:	4a72      	ldr	r2, [pc, #456]	@ (800200c <json_parse+0x3dc>)
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	f7ff fec4 	bl	8001bd0 <jsoneq>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d132      	bne.n	8001eb4 <json_parse+0x284>
			// %.s    
			printf2("ITEM2 = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 8001e4e:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001e52:	3301      	adds	r3, #1
 8001e54:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001e58:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001e5c:	011b      	lsls	r3, r3, #4
 8001e5e:	4413      	add	r3, r2
 8001e60:	3308      	adds	r3, #8
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001e68:	3301      	adds	r3, #1
 8001e6a:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 8001e6e:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	440b      	add	r3, r1
 8001e76:	3304      	adds	r3, #4
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	1ad1      	subs	r1, r2, r3
 8001e7c:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001e80:	3301      	adds	r3, #1
 8001e82:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001e86:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	4413      	add	r3, r2
 8001e8e:	3304      	adds	r3, #4
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	461a      	mov	r2, r3
 8001e94:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001e98:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	485b      	ldr	r0, [pc, #364]	@ (8002010 <json_parse+0x3e0>)
 8001ea4:	f001 f8d8 	bl	8003058 <printf2>
			i++;
 8001ea8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001eac:	3301      	adds	r3, #1
 8001eae:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001eb2:	e139      	b.n	8002128 <json_parse+0x4f8>
		}
		else if(jsoneq(inStr, &t[i], "IS_RUN") == 0) {
 8001eb4:	f107 0210 	add.w	r2, r7, #16
 8001eb8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	18d1      	adds	r1, r2, r3
 8001ec0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001ec4:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001ec8:	4a52      	ldr	r2, [pc, #328]	@ (8002014 <json_parse+0x3e4>)
 8001eca:	6818      	ldr	r0, [r3, #0]
 8001ecc:	f7ff fe80 	bl	8001bd0 <jsoneq>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f040 80a8 	bne.w	8002028 <json_parse+0x3f8>
			// %.s    
			printf2("IS_RUN = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 8001ed8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001edc:	3301      	adds	r3, #1
 8001ede:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001ee2:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001ee6:	011b      	lsls	r3, r3, #4
 8001ee8:	4413      	add	r3, r2
 8001eea:	3308      	adds	r3, #8
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 8001ef8:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8001efc:	011b      	lsls	r3, r3, #4
 8001efe:	440b      	add	r3, r1
 8001f00:	3304      	adds	r3, #4
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	1ad1      	subs	r1, r2, r3
 8001f06:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001f10:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	4413      	add	r3, r2
 8001f18:	3304      	adds	r3, #4
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001f22:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4413      	add	r3, r2
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	483a      	ldr	r0, [pc, #232]	@ (8002018 <json_parse+0x3e8>)
 8001f2e:	f001 f893 	bl	8003058 <printf2>
			if(strncmp(inStr + t[i+1].start, "NONE", 4) == 0) {
 8001f32:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001f36:	3301      	adds	r3, #1
 8001f38:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001f3c:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001f40:	011b      	lsls	r3, r3, #4
 8001f42:	4413      	add	r3, r2
 8001f44:	3304      	adds	r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001f4e:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4413      	add	r3, r2
 8001f56:	2204      	movs	r2, #4
 8001f58:	4930      	ldr	r1, [pc, #192]	@ (800201c <json_parse+0x3ec>)
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f005 fa7d 	bl	800745a <strncmp>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <json_parse+0x33c>
				stopMotor();
 8001f66:	f000 fc5d 	bl	8002824 <stopMotor>
 8001f6a:	e03a      	b.n	8001fe2 <json_parse+0x3b2>
			}
			else if(strncmp(inStr + t[i+1].start, "CW", 2) == 0) {
 8001f6c:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001f70:	3301      	adds	r3, #1
 8001f72:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001f76:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001f7a:	011b      	lsls	r3, r3, #4
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3304      	adds	r3, #4
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001f88:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	2202      	movs	r2, #2
 8001f92:	4923      	ldr	r1, [pc, #140]	@ (8002020 <json_parse+0x3f0>)
 8001f94:	4618      	mov	r0, r3
 8001f96:	f005 fa60 	bl	800745a <strncmp>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d103      	bne.n	8001fa8 <json_parse+0x378>
				dirMotor(dir_cw);
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	f000 fb8f 	bl	80026c4 <dirMotor>
 8001fa6:	e01c      	b.n	8001fe2 <json_parse+0x3b2>
			}
			else if(strncmp(inStr + t[i+1].start, "CCW", 3) == 0) {
 8001fa8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001fac:	3301      	adds	r3, #1
 8001fae:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001fb2:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8001fb6:	011b      	lsls	r3, r3, #4
 8001fb8:	4413      	add	r3, r2
 8001fba:	3304      	adds	r3, #4
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001fc4:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4413      	add	r3, r2
 8001fcc:	2203      	movs	r2, #3
 8001fce:	4915      	ldr	r1, [pc, #84]	@ (8002024 <json_parse+0x3f4>)
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f005 fa42 	bl	800745a <strncmp>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <json_parse+0x3b2>
				dirMotor(dir_ccw);
 8001fdc:	2002      	movs	r0, #2
 8001fde:	f000 fb71 	bl	80026c4 <dirMotor>
			}
			i++;
 8001fe2:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8001fec:	e09c      	b.n	8002128 <json_parse+0x4f8>
 8001fee:	bf00      	nop
 8001ff0:	080099c0 	.word	0x080099c0
 8001ff4:	080099d4 	.word	0x080099d4
 8001ff8:	080099dc 	.word	0x080099dc
 8001ffc:	080099ec 	.word	0x080099ec
 8002000:	080099f4 	.word	0x080099f4
 8002004:	08009a08 	.word	0x08009a08
 8002008:	08009a10 	.word	0x08009a10
 800200c:	08009a20 	.word	0x08009a20
 8002010:	08009a28 	.word	0x08009a28
 8002014:	08009a38 	.word	0x08009a38
 8002018:	08009a40 	.word	0x08009a40
 800201c:	08009a50 	.word	0x08009a50
 8002020:	08009a58 	.word	0x08009a58
 8002024:	08009a5c 	.word	0x08009a5c
		}
		else if(jsoneq(inStr, &t[i], "SPEED") == 0) {
 8002028:	f107 0210 	add.w	r2, r7, #16
 800202c:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	18d1      	adds	r1, r2, r3
 8002034:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8002038:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 800203c:	4a42      	ldr	r2, [pc, #264]	@ (8002148 <json_parse+0x518>)
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	f7ff fdc6 	bl	8001bd0 <jsoneq>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d16e      	bne.n	8002128 <json_parse+0x4f8>
			// %.s    
			printf2("SPEED = %.*s\r\n", t[i+1].end - t[i+1].start, inStr + t[i+1].start);
 800204a:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 800204e:	3301      	adds	r3, #1
 8002050:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8002054:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8002058:	011b      	lsls	r3, r3, #4
 800205a:	4413      	add	r3, r2
 800205c:	3308      	adds	r3, #8
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002064:	3301      	adds	r3, #1
 8002066:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 800206a:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 800206e:	011b      	lsls	r3, r3, #4
 8002070:	440b      	add	r3, r1
 8002072:	3304      	adds	r3, #4
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	1ad1      	subs	r1, r2, r3
 8002078:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 800207c:	3301      	adds	r3, #1
 800207e:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8002082:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	4413      	add	r3, r2
 800208a:	3304      	adds	r3, #4
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	461a      	mov	r2, r3
 8002090:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8002094:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4413      	add	r3, r2
 800209c:	461a      	mov	r2, r3
 800209e:	482b      	ldr	r0, [pc, #172]	@ (800214c <json_parse+0x51c>)
 80020a0:	f000 ffda 	bl	8003058 <printf2>
			char tmp[5];
			strncpy(tmp, inStr + t[i+1].start, t[i+1].end - t[i+1].start);
 80020a4:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80020a8:	3301      	adds	r3, #1
 80020aa:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 80020ae:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 80020b2:	011b      	lsls	r3, r3, #4
 80020b4:	4413      	add	r3, r2
 80020b6:	3304      	adds	r3, #4
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 80020c0:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	1898      	adds	r0, r3, r2
 80020c8:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80020cc:	3301      	adds	r3, #1
 80020ce:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 80020d2:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 80020d6:	011b      	lsls	r3, r3, #4
 80020d8:	4413      	add	r3, r2
 80020da:	3308      	adds	r3, #8
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80020e2:	3301      	adds	r3, #1
 80020e4:	f607 0128 	addw	r1, r7, #2088	@ 0x828
 80020e8:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	440b      	add	r3, r1
 80020f0:	3304      	adds	r3, #4
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	f107 0308 	add.w	r3, r7, #8
 80020fc:	4601      	mov	r1, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	f005 f9bd 	bl	800747e <strncpy>
			uint8_t speed = atoi(tmp);
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	4618      	mov	r0, r3
 800210a:	f004 fa47 	bl	800659c <atoi>
 800210e:	4603      	mov	r3, r0
 8002110:	f887 381f 	strb.w	r3, [r7, #2079]	@ 0x81f
			speedMotor(speed);
 8002114:	f897 381f 	ldrb.w	r3, [r7, #2079]	@ 0x81f
 8002118:	4618      	mov	r0, r3
 800211a:	f000 fb0d 	bl	8002738 <speedMotor>
			i++;
 800211e:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002122:	3301      	adds	r3, #1
 8002124:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
	for(int i = 1; i < result; i++) {
 8002128:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 800212c:	3301      	adds	r3, #1
 800212e:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8002132:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 8002136:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 800213a:	429a      	cmp	r2, r3
 800213c:	f6ff adaa 	blt.w	8001c94 <json_parse+0x64>
		}
	}
}
 8002140:	f607 072c 	addw	r7, r7, #2092	@ 0x82c
 8002144:	46bd      	mov	sp, r7
 8002146:	bd90      	pop	{r4, r7, pc}
 8002148:	08009a60 	.word	0x08009a60
 800214c:	08009a68 	.word	0x08009a68

08002150 <app>:

void app() {
 8002150:	b590      	push	{r4, r7, lr}
 8002152:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 8002156:	af02      	add	r7, sp, #8
	// uart 
	initUart(&huart1);	// to ESP32
 8002158:	4845      	ldr	r0, [pc, #276]	@ (8002270 <app+0x120>)
 800215a:	f000 ff0f 	bl	8002f7c <initUart>
	initUart2(&huart2);	// to PC by USB
 800215e:	4845      	ldr	r0, [pc, #276]	@ (8002274 <app+0x124>)
 8002160:	f000 ff22 	bl	8002fa8 <initUart2>
	// ESP 
	resetESP();
 8002164:	f7ff fbe2 	bl	800192c <resetESP>
	// AP 
	connectAP();
 8002168:	f7ff fc2e 	bl	80019c8 <connectAP>
	// MQTT 
	connectMQTT();
 800216c:	f7ff fca0 	bl	8001ab0 <connectMQTT>
	//  
	initMotor(&htim1, TIM_CHANNEL_1);
 8002170:	2100      	movs	r1, #0
 8002172:	4841      	ldr	r0, [pc, #260]	@ (8002278 <app+0x128>)
 8002174:	f000 fa8c 	bl	8002690 <initMotor>
	while(1) {
		static uint32_t cycle_sub = 0, cycle_pub = 0;
		static uint8_t seq_num = 0;
		// publish
		if(HAL_GetTick() > cycle_pub) {
 8002178:	f001 f814 	bl	80031a4 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	4b3f      	ldr	r3, [pc, #252]	@ (800227c <app+0x12c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d94f      	bls.n	8002226 <app+0xd6>
			cycle_pub = HAL_GetTick() + 1000;
 8002186:	f001 f80d 	bl	80031a4 <HAL_GetTick>
 800218a:	4603      	mov	r3, r0
 800218c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8002190:	4a3a      	ldr	r2, [pc, #232]	@ (800227c <app+0x12c>)
 8002192:	6013      	str	r3, [r2, #0]
			// ad conversion
			HAL_ADC_Start(&hadc1);
 8002194:	483a      	ldr	r0, [pc, #232]	@ (8002280 <app+0x130>)
 8002196:	f001 f90b 	bl	80033b0 <HAL_ADC_Start>
			// wait for complete
			HAL_ADC_PollForConversion(&hadc1, 10);
 800219a:	210a      	movs	r1, #10
 800219c:	4838      	ldr	r0, [pc, #224]	@ (8002280 <app+0x130>)
 800219e:	f001 f9e1 	bl	8003564 <HAL_ADC_PollForConversion>
			// get adc value
			uint16_t adcValue = HAL_ADC_GetValue(&hadc1);
 80021a2:	4837      	ldr	r0, [pc, #220]	@ (8002280 <app+0x130>)
 80021a4:	f001 fae4 	bl	8003770 <HAL_ADC_GetValue>
 80021a8:	4603      	mov	r3, r0
 80021aa:	f8a7 31fe 	strh.w	r3, [r7, #510]	@ 0x1fe
			// stop adc
			HAL_ADC_Stop(&hadc1);
 80021ae:	4834      	ldr	r0, [pc, #208]	@ (8002280 <app+0x130>)
 80021b0:	f001 f9ac 	bl	800350c <HAL_ADC_Stop>
			char sendMsg[500];
			sprintf(sendMsg, "{\"TYPE\":\"TEMP\","
					"\"SEQ\":%d,"
					"\"STATUS\":[{"
					"\"TEMP1\":%2.1f,"
					"\"TEMP2\":-1}]}", seq_num++, lookupTemperature(adcValue));
 80021b4:	4b33      	ldr	r3, [pc, #204]	@ (8002284 <app+0x134>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	b2d1      	uxtb	r1, r2
 80021bc:	4a31      	ldr	r2, [pc, #196]	@ (8002284 <app+0x134>)
 80021be:	7011      	strb	r1, [r2, #0]
			sprintf(sendMsg, "{\"TYPE\":\"TEMP\","
 80021c0:	461c      	mov	r4, r3
					"\"TEMP2\":-1}]}", seq_num++, lookupTemperature(adcValue));
 80021c2:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	@ 0x1fe
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 fdb0 	bl	8002d2c <lookupTemperature>
 80021cc:	4603      	mov	r3, r0
			sprintf(sendMsg, "{\"TYPE\":\"TEMP\","
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f92a 	bl	8000428 <__aeabi_f2d>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	1d38      	adds	r0, r7, #4
 80021da:	e9cd 2300 	strd	r2, r3, [sp]
 80021de:	4622      	mov	r2, r4
 80021e0:	4929      	ldr	r1, [pc, #164]	@ (8002288 <app+0x138>)
 80021e2:	f004 ffef 	bl	80071c4 <siprintf>
			printf("AT+MQTTPUBRAW=0,\"MY_TOPIC\",%d,0,0\r\n", strlen(sendMsg));
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fd ffb1 	bl	8000150 <strlen>
 80021ee:	4603      	mov	r3, r0
 80021f0:	4619      	mov	r1, r3
 80021f2:	4826      	ldr	r0, [pc, #152]	@ (800228c <app+0x13c>)
 80021f4:	f004 ff76 	bl	80070e4 <iprintf>
			bool status = waitForResponse("OK");
 80021f8:	4825      	ldr	r0, [pc, #148]	@ (8002290 <app+0x140>)
 80021fa:	f7ff fb69 	bl	80018d0 <waitForResponse>
 80021fe:	4603      	mov	r3, r0
 8002200:	f887 31fd 	strb.w	r3, [r7, #509]	@ 0x1fd
			if(status) {
 8002204:	f897 31fd 	ldrb.w	r3, [r7, #509]	@ 0x1fd
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00c      	beq.n	8002226 <app+0xd6>
				while(getUart() != '>');	//    
 800220c:	bf00      	nop
 800220e:	f000 fef3 	bl	8002ff8 <getUart>
 8002212:	4603      	mov	r3, r0
 8002214:	2b3e      	cmp	r3, #62	@ 0x3e
 8002216:	d1fa      	bne.n	800220e <app+0xbe>
				printf(sendMsg);
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	4618      	mov	r0, r3
 800221c:	f004 ff62 	bl	80070e4 <iprintf>
				printf2("published\r\n");
 8002220:	481c      	ldr	r0, [pc, #112]	@ (8002294 <app+0x144>)
 8002222:	f000 ff19 	bl	8003058 <printf2>
			}
		}
		// subscribe
		if(HAL_GetTick() > cycle_sub) {
 8002226:	f000 ffbd 	bl	80031a4 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	4b1a      	ldr	r3, [pc, #104]	@ (8002298 <app+0x148>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	429a      	cmp	r2, r3
 8002232:	d9a1      	bls.n	8002178 <app+0x28>
			cycle_sub = HAL_GetTick() + 10;
 8002234:	f000 ffb6 	bl	80031a4 <HAL_GetTick>
 8002238:	4603      	mov	r3, r0
 800223a:	330a      	adds	r3, #10
 800223c:	4a16      	ldr	r2, [pc, #88]	@ (8002298 <app+0x148>)
 800223e:	6013      	str	r3, [r2, #0]
			char *msg = receiveMQTT();
 8002240:	f7ff fca8 	bl	8001b94 <receiveMQTT>
 8002244:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
			if(msg[0] != 0) {
 8002248:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d092      	beq.n	8002178 <app+0x28>
				printf2("%s\r\n", &msg[14]);
 8002252:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002256:	330e      	adds	r3, #14
 8002258:	4619      	mov	r1, r3
 800225a:	4810      	ldr	r0, [pc, #64]	@ (800229c <app+0x14c>)
 800225c:	f000 fefc 	bl	8003058 <printf2>
				// json parse
				json_parse(&msg[14]);
 8002260:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002264:	330e      	adds	r3, #14
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fce2 	bl	8001c30 <json_parse>
	while(1) {
 800226c:	e784      	b.n	8002178 <app+0x28>
 800226e:	bf00      	nop
 8002270:	20000a74 	.word	0x20000a74
 8002274:	20000abc 	.word	0x20000abc
 8002278:	20000a2c 	.word	0x20000a2c
 800227c:	200009f0 	.word	0x200009f0
 8002280:	200009fc 	.word	0x200009fc
 8002284:	200009f4 	.word	0x200009f4
 8002288:	08009a78 	.word	0x08009a78
 800228c:	08009ab8 	.word	0x08009ab8
 8002290:	08009584 	.word	0x08009584
 8002294:	08009adc 	.word	0x08009adc
 8002298:	200009f8 	.word	0x200009f8
 800229c:	08009744 	.word	0x08009744

080022a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022a4:	f000 ff26 	bl	80030f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022a8:	f000 f80e 	bl	80022c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022ac:	f000 f996 	bl	80025dc <MX_GPIO_Init>
  MX_ADC1_Init();
 80022b0:	f000 f862 	bl	8002378 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80022b4:	f000 f93e 	bl	8002534 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80022b8:	f000 f966 	bl	8002588 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80022bc:	f000 f89a 	bl	80023f4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  app();
 80022c0:	f7ff ff46 	bl	8002150 <app>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <main+0x24>

080022c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b094      	sub	sp, #80	@ 0x50
 80022cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022d2:	2228      	movs	r2, #40	@ 0x28
 80022d4:	2100      	movs	r1, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f005 f8aa 	bl	8007430 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022ec:	1d3b      	adds	r3, r7, #4
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
 80022f4:	609a      	str	r2, [r3, #8]
 80022f6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022f8:	2302      	movs	r3, #2
 80022fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022fc:	2301      	movs	r3, #1
 80022fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002300:	2310      	movs	r3, #16
 8002302:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002304:	2302      	movs	r3, #2
 8002306:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002308:	2300      	movs	r3, #0
 800230a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800230c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002310:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002312:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002316:	4618      	mov	r0, r3
 8002318:	f001 ff26 	bl	8004168 <HAL_RCC_OscConfig>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002322:	f000 f9af 	bl	8002684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002326:	230f      	movs	r3, #15
 8002328:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800232a:	2302      	movs	r3, #2
 800232c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800232e:	2300      	movs	r3, #0
 8002330:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002332:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002336:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002338:	2300      	movs	r3, #0
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	2102      	movs	r1, #2
 8002342:	4618      	mov	r0, r3
 8002344:	f002 f992 	bl	800466c <HAL_RCC_ClockConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800234e:	f000 f999 	bl	8002684 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002352:	2302      	movs	r3, #2
 8002354:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800235a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235c:	1d3b      	adds	r3, r7, #4
 800235e:	4618      	mov	r0, r3
 8002360:	f002 fb12 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800236a:	f000 f98b 	bl	8002684 <Error_Handler>
  }
}
 800236e:	bf00      	nop
 8002370:	3750      	adds	r7, #80	@ 0x50
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
	...

08002378 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002388:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <MX_ADC1_Init+0x74>)
 800238a:	4a19      	ldr	r2, [pc, #100]	@ (80023f0 <MX_ADC1_Init+0x78>)
 800238c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800238e:	4b17      	ldr	r3, [pc, #92]	@ (80023ec <MX_ADC1_Init+0x74>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002394:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <MX_ADC1_Init+0x74>)
 8002396:	2201      	movs	r2, #1
 8002398:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800239a:	4b14      	ldr	r3, [pc, #80]	@ (80023ec <MX_ADC1_Init+0x74>)
 800239c:	2200      	movs	r2, #0
 800239e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023a0:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <MX_ADC1_Init+0x74>)
 80023a2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80023a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023a8:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <MX_ADC1_Init+0x74>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80023ae:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <MX_ADC1_Init+0x74>)
 80023b0:	2201      	movs	r2, #1
 80023b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023b4:	480d      	ldr	r0, [pc, #52]	@ (80023ec <MX_ADC1_Init+0x74>)
 80023b6:	f000 ff23 	bl	8003200 <HAL_ADC_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80023c0:	f000 f960 	bl	8002684 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023c8:	2301      	movs	r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023d0:	1d3b      	adds	r3, r7, #4
 80023d2:	4619      	mov	r1, r3
 80023d4:	4805      	ldr	r0, [pc, #20]	@ (80023ec <MX_ADC1_Init+0x74>)
 80023d6:	f001 f9d7 	bl	8003788 <HAL_ADC_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80023e0:	f000 f950 	bl	8002684 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	200009fc 	.word	0x200009fc
 80023f0:	40012400 	.word	0x40012400

080023f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b096      	sub	sp, #88	@ 0x58
 80023f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023fa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002408:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
 800241e:	60da      	str	r2, [r3, #12]
 8002420:	611a      	str	r2, [r3, #16]
 8002422:	615a      	str	r2, [r3, #20]
 8002424:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	2220      	movs	r2, #32
 800242a:	2100      	movs	r1, #0
 800242c:	4618      	mov	r0, r3
 800242e:	f004 ffff 	bl	8007430 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002432:	4b3e      	ldr	r3, [pc, #248]	@ (800252c <MX_TIM1_Init+0x138>)
 8002434:	4a3e      	ldr	r2, [pc, #248]	@ (8002530 <MX_TIM1_Init+0x13c>)
 8002436:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8002438:	4b3c      	ldr	r3, [pc, #240]	@ (800252c <MX_TIM1_Init+0x138>)
 800243a:	223f      	movs	r2, #63	@ 0x3f
 800243c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243e:	4b3b      	ldr	r3, [pc, #236]	@ (800252c <MX_TIM1_Init+0x138>)
 8002440:	2200      	movs	r2, #0
 8002442:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002444:	4b39      	ldr	r3, [pc, #228]	@ (800252c <MX_TIM1_Init+0x138>)
 8002446:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800244a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	4b37      	ldr	r3, [pc, #220]	@ (800252c <MX_TIM1_Init+0x138>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002452:	4b36      	ldr	r3, [pc, #216]	@ (800252c <MX_TIM1_Init+0x138>)
 8002454:	2200      	movs	r2, #0
 8002456:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002458:	4b34      	ldr	r3, [pc, #208]	@ (800252c <MX_TIM1_Init+0x138>)
 800245a:	2200      	movs	r2, #0
 800245c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800245e:	4833      	ldr	r0, [pc, #204]	@ (800252c <MX_TIM1_Init+0x138>)
 8002460:	f002 fbfe 	bl	8004c60 <HAL_TIM_Base_Init>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800246a:	f000 f90b 	bl	8002684 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002472:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002474:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002478:	4619      	mov	r1, r3
 800247a:	482c      	ldr	r0, [pc, #176]	@ (800252c <MX_TIM1_Init+0x138>)
 800247c:	f002 fdfc 	bl	8005078 <HAL_TIM_ConfigClockSource>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002486:	f000 f8fd 	bl	8002684 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800248a:	4828      	ldr	r0, [pc, #160]	@ (800252c <MX_TIM1_Init+0x138>)
 800248c:	f002 fc37 	bl	8004cfe <HAL_TIM_PWM_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002496:	f000 f8f5 	bl	8002684 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249e:	2300      	movs	r3, #0
 80024a0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024a2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80024a6:	4619      	mov	r1, r3
 80024a8:	4820      	ldr	r0, [pc, #128]	@ (800252c <MX_TIM1_Init+0x138>)
 80024aa:	f003 f95d 	bl	8005768 <HAL_TIMEx_MasterConfigSynchronization>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80024b4:	f000 f8e6 	bl	8002684 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b8:	2360      	movs	r3, #96	@ 0x60
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024c0:	2300      	movs	r3, #0
 80024c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024c4:	2300      	movs	r3, #0
 80024c6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c8:	2300      	movs	r3, #0
 80024ca:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024cc:	2300      	movs	r3, #0
 80024ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024d0:	2300      	movs	r3, #0
 80024d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024d8:	2200      	movs	r2, #0
 80024da:	4619      	mov	r1, r3
 80024dc:	4813      	ldr	r0, [pc, #76]	@ (800252c <MX_TIM1_Init+0x138>)
 80024de:	f002 fd09 	bl	8004ef4 <HAL_TIM_PWM_ConfigChannel>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80024e8:	f000 f8cc 	bl	8002684 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024ec:	2300      	movs	r3, #0
 80024ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002500:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002504:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002506:	2300      	movs	r3, #0
 8002508:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	4619      	mov	r1, r3
 800250e:	4807      	ldr	r0, [pc, #28]	@ (800252c <MX_TIM1_Init+0x138>)
 8002510:	f003 f988 	bl	8005824 <HAL_TIMEx_ConfigBreakDeadTime>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800251a:	f000 f8b3 	bl	8002684 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800251e:	4803      	ldr	r0, [pc, #12]	@ (800252c <MX_TIM1_Init+0x138>)
 8002520:	f000 fa50 	bl	80029c4 <HAL_TIM_MspPostInit>

}
 8002524:	bf00      	nop
 8002526:	3758      	adds	r7, #88	@ 0x58
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000a2c 	.word	0x20000a2c
 8002530:	40012c00 	.word	0x40012c00

08002534 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800253a:	4a12      	ldr	r2, [pc, #72]	@ (8002584 <MX_USART1_UART_Init+0x50>)
 800253c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800253e:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002540:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002544:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002546:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800254e:	2200      	movs	r2, #0
 8002550:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002552:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002558:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800255a:	220c      	movs	r2, #12
 800255c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800255e:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002560:	2200      	movs	r2, #0
 8002562:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002564:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 8002566:	2200      	movs	r2, #0
 8002568:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800256a:	4805      	ldr	r0, [pc, #20]	@ (8002580 <MX_USART1_UART_Init+0x4c>)
 800256c:	f003 f9ab 	bl	80058c6 <HAL_UART_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002576:	f000 f885 	bl	8002684 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000a74 	.word	0x20000a74
 8002584:	40013800 	.word	0x40013800

08002588 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 800258e:	4a12      	ldr	r2, [pc, #72]	@ (80025d8 <MX_USART2_UART_Init+0x50>)
 8002590:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002592:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 8002594:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002598:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025a0:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025ae:	220c      	movs	r2, #12
 80025b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025b2:	4b08      	ldr	r3, [pc, #32]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b8:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025be:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <MX_USART2_UART_Init+0x4c>)
 80025c0:	f003 f981 	bl	80058c6 <HAL_UART_Init>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025ca:	f000 f85b 	bl	8002684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000abc 	.word	0x20000abc
 80025d8:	40004400 	.word	0x40004400

080025dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f0:	4b21      	ldr	r3, [pc, #132]	@ (8002678 <MX_GPIO_Init+0x9c>)
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	4a20      	ldr	r2, [pc, #128]	@ (8002678 <MX_GPIO_Init+0x9c>)
 80025f6:	f043 0304 	orr.w	r3, r3, #4
 80025fa:	6193      	str	r3, [r2, #24]
 80025fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002678 <MX_GPIO_Init+0x9c>)
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002608:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <MX_GPIO_Init+0x9c>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a1a      	ldr	r2, [pc, #104]	@ (8002678 <MX_GPIO_Init+0x9c>)
 800260e:	f043 0308 	orr.w	r3, r3, #8
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b18      	ldr	r3, [pc, #96]	@ (8002678 <MX_GPIO_Init+0x9c>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0308 	and.w	r3, r3, #8
 800261c:	603b      	str	r3, [r7, #0]
 800261e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_GPIO_Port, MOTOR_Pin, GPIO_PIN_RESET);
 8002620:	2200      	movs	r2, #0
 8002622:	2120      	movs	r1, #32
 8002624:	4815      	ldr	r0, [pc, #84]	@ (800267c <MX_GPIO_Init+0xa0>)
 8002626:	f001 fd87 	bl	8004138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR1_Pin|MOTOR2_Pin, GPIO_PIN_RESET);
 800262a:	2200      	movs	r2, #0
 800262c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8002630:	4813      	ldr	r0, [pc, #76]	@ (8002680 <MX_GPIO_Init+0xa4>)
 8002632:	f001 fd81 	bl	8004138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_Pin */
  GPIO_InitStruct.Pin = MOTOR_Pin;
 8002636:	2320      	movs	r3, #32
 8002638:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263a:	2301      	movs	r3, #1
 800263c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2302      	movs	r3, #2
 8002644:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MOTOR_GPIO_Port, &GPIO_InitStruct);
 8002646:	f107 0308 	add.w	r3, r7, #8
 800264a:	4619      	mov	r1, r3
 800264c:	480b      	ldr	r0, [pc, #44]	@ (800267c <MX_GPIO_Init+0xa0>)
 800264e:	f001 fbef 	bl	8003e30 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR1_Pin MOTOR2_Pin */
  GPIO_InitStruct.Pin = MOTOR1_Pin|MOTOR2_Pin;
 8002652:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8002656:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002658:	2301      	movs	r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002660:	2302      	movs	r3, #2
 8002662:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002664:	f107 0308 	add.w	r3, r7, #8
 8002668:	4619      	mov	r1, r3
 800266a:	4805      	ldr	r0, [pc, #20]	@ (8002680 <MX_GPIO_Init+0xa4>)
 800266c:	f001 fbe0 	bl	8003e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002670:	bf00      	nop
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40021000 	.word	0x40021000
 800267c:	40010800 	.word	0x40010800
 8002680:	40010c00 	.word	0x40010c00

08002684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002688:	b672      	cpsid	i
}
 800268a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <Error_Handler+0x8>

08002690 <initMotor>:

TIM_HandleTypeDef	*motor_handle;
uint32_t					motor_channel;

//  
void initMotor(TIM_HandleTypeDef	*handle, uint32_t ch) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
	motor_handle = handle;
 800269a:	4a08      	ldr	r2, [pc, #32]	@ (80026bc <initMotor+0x2c>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6013      	str	r3, [r2, #0]
	motor_channel = ch;
 80026a0:	4a07      	ldr	r2, [pc, #28]	@ (80026c0 <initMotor+0x30>)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(motor_handle, ch);
 80026a6:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <initMotor+0x2c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6839      	ldr	r1, [r7, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f002 fb7f 	bl	8004db0 <HAL_TIM_PWM_Start>
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000b04 	.word	0x20000b04
 80026c0:	20000b08 	.word	0x20000b08

080026c4 <dirMotor>:

//   (, )
void dirMotor(direction_t direction) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	71fb      	strb	r3, [r7, #7]
	//    
	switch(direction) {
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d01e      	beq.n	8002712 <dirMotor+0x4e>
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	dc28      	bgt.n	800272a <dirMotor+0x66>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <dirMotor+0x1e>
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d00c      	beq.n	80026fa <dirMotor+0x36>
		case dir_ccw:
			HAL_GPIO_WritePin(MOTOR1_GPIO_Port, MOTOR1_Pin, 0);
			HAL_GPIO_WritePin(MOTOR2_GPIO_Port, MOTOR2_Pin, 1);
			break;
	}
}
 80026e0:	e023      	b.n	800272a <dirMotor+0x66>
			HAL_GPIO_WritePin(MOTOR1_GPIO_Port, MOTOR1_Pin, 0);
 80026e2:	2200      	movs	r2, #0
 80026e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026e8:	4812      	ldr	r0, [pc, #72]	@ (8002734 <dirMotor+0x70>)
 80026ea:	f001 fd25 	bl	8004138 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_GPIO_Port, MOTOR2_Pin, 0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2110      	movs	r1, #16
 80026f2:	4810      	ldr	r0, [pc, #64]	@ (8002734 <dirMotor+0x70>)
 80026f4:	f001 fd20 	bl	8004138 <HAL_GPIO_WritePin>
			break;
 80026f8:	e017      	b.n	800272a <dirMotor+0x66>
			HAL_GPIO_WritePin(MOTOR1_GPIO_Port, MOTOR1_Pin, 1);
 80026fa:	2201      	movs	r2, #1
 80026fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002700:	480c      	ldr	r0, [pc, #48]	@ (8002734 <dirMotor+0x70>)
 8002702:	f001 fd19 	bl	8004138 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_GPIO_Port, MOTOR2_Pin, 0);
 8002706:	2200      	movs	r2, #0
 8002708:	2110      	movs	r1, #16
 800270a:	480a      	ldr	r0, [pc, #40]	@ (8002734 <dirMotor+0x70>)
 800270c:	f001 fd14 	bl	8004138 <HAL_GPIO_WritePin>
			break;
 8002710:	e00b      	b.n	800272a <dirMotor+0x66>
			HAL_GPIO_WritePin(MOTOR1_GPIO_Port, MOTOR1_Pin, 0);
 8002712:	2200      	movs	r2, #0
 8002714:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002718:	4806      	ldr	r0, [pc, #24]	@ (8002734 <dirMotor+0x70>)
 800271a:	f001 fd0d 	bl	8004138 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_GPIO_Port, MOTOR2_Pin, 1);
 800271e:	2201      	movs	r2, #1
 8002720:	2110      	movs	r1, #16
 8002722:	4804      	ldr	r0, [pc, #16]	@ (8002734 <dirMotor+0x70>)
 8002724:	f001 fd08 	bl	8004138 <HAL_GPIO_WritePin>
			break;
 8002728:	bf00      	nop
}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40010c00 	.word	0x40010c00

08002738 <speedMotor>:

void speedMotor(uint8_t speed_duty) {
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
	//    (CCR / ARR * 100 = DUTY, CCR = ARR * DUTY / 100 )
	switch(motor_channel) {
 8002742:	4b35      	ldr	r3, [pc, #212]	@ (8002818 <speedMotor+0xe0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2b0c      	cmp	r3, #12
 8002748:	d85c      	bhi.n	8002804 <speedMotor+0xcc>
 800274a:	a201      	add	r2, pc, #4	@ (adr r2, 8002750 <speedMotor+0x18>)
 800274c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002750:	08002785 	.word	0x08002785
 8002754:	08002805 	.word	0x08002805
 8002758:	08002805 	.word	0x08002805
 800275c:	08002805 	.word	0x08002805
 8002760:	080027a5 	.word	0x080027a5
 8002764:	08002805 	.word	0x08002805
 8002768:	08002805 	.word	0x08002805
 800276c:	08002805 	.word	0x08002805
 8002770:	080027c5 	.word	0x080027c5
 8002774:	08002805 	.word	0x08002805
 8002778:	08002805 	.word	0x08002805
 800277c:	08002805 	.word	0x08002805
 8002780:	080027e5 	.word	0x080027e5
		case TIM_CHANNEL_1:
			motor_handle->Instance->CCR1 = motor_handle->Instance->ARR * speed_duty / 100;
 8002784:	4b25      	ldr	r3, [pc, #148]	@ (800281c <speedMotor+0xe4>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	79fa      	ldrb	r2, [r7, #7]
 800278e:	fb03 f202 	mul.w	r2, r3, r2
 8002792:	4b22      	ldr	r3, [pc, #136]	@ (800281c <speedMotor+0xe4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4921      	ldr	r1, [pc, #132]	@ (8002820 <speedMotor+0xe8>)
 800279a:	fba1 1202 	umull	r1, r2, r1, r2
 800279e:	0952      	lsrs	r2, r2, #5
 80027a0:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80027a2:	e02f      	b.n	8002804 <speedMotor+0xcc>
		case TIM_CHANNEL_2:
			motor_handle->Instance->CCR2 = motor_handle->Instance->ARR * speed_duty / 100;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	@ (800281c <speedMotor+0xe4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	79fa      	ldrb	r2, [r7, #7]
 80027ae:	fb03 f202 	mul.w	r2, r3, r2
 80027b2:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <speedMotor+0xe4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4919      	ldr	r1, [pc, #100]	@ (8002820 <speedMotor+0xe8>)
 80027ba:	fba1 1202 	umull	r1, r2, r1, r2
 80027be:	0952      	lsrs	r2, r2, #5
 80027c0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80027c2:	e01f      	b.n	8002804 <speedMotor+0xcc>
		case TIM_CHANNEL_3:
			motor_handle->Instance->CCR3 = motor_handle->Instance->ARR * speed_duty / 100;
 80027c4:	4b15      	ldr	r3, [pc, #84]	@ (800281c <speedMotor+0xe4>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027cc:	79fa      	ldrb	r2, [r7, #7]
 80027ce:	fb03 f202 	mul.w	r2, r3, r2
 80027d2:	4b12      	ldr	r3, [pc, #72]	@ (800281c <speedMotor+0xe4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4911      	ldr	r1, [pc, #68]	@ (8002820 <speedMotor+0xe8>)
 80027da:	fba1 1202 	umull	r1, r2, r1, r2
 80027de:	0952      	lsrs	r2, r2, #5
 80027e0:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80027e2:	e00f      	b.n	8002804 <speedMotor+0xcc>
		case TIM_CHANNEL_4:
			motor_handle->Instance->CCR4 = motor_handle->Instance->ARR * speed_duty / 100;
 80027e4:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <speedMotor+0xe4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ec:	79fa      	ldrb	r2, [r7, #7]
 80027ee:	fb03 f202 	mul.w	r2, r3, r2
 80027f2:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <speedMotor+0xe4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4909      	ldr	r1, [pc, #36]	@ (8002820 <speedMotor+0xe8>)
 80027fa:	fba1 1202 	umull	r1, r2, r1, r2
 80027fe:	0952      	lsrs	r2, r2, #5
 8002800:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8002802:	bf00      	nop
	}
	// ARR, CRR    CNT  0  
	motor_handle->Instance->CNT = 0;
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <speedMotor+0xe4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2200      	movs	r2, #0
 800280c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr
 8002818:	20000b08 	.word	0x20000b08
 800281c:	20000b04 	.word	0x20000b04
 8002820:	51eb851f 	.word	0x51eb851f

08002824 <stopMotor>:

//  
void stopMotor() {
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
	switch(motor_channel) {
 8002828:	4b1e      	ldr	r3, [pc, #120]	@ (80028a4 <stopMotor+0x80>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	d835      	bhi.n	800289c <stopMotor+0x78>
 8002830:	a201      	add	r2, pc, #4	@ (adr r2, 8002838 <stopMotor+0x14>)
 8002832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002836:	bf00      	nop
 8002838:	0800286d 	.word	0x0800286d
 800283c:	0800289d 	.word	0x0800289d
 8002840:	0800289d 	.word	0x0800289d
 8002844:	0800289d 	.word	0x0800289d
 8002848:	08002879 	.word	0x08002879
 800284c:	0800289d 	.word	0x0800289d
 8002850:	0800289d 	.word	0x0800289d
 8002854:	0800289d 	.word	0x0800289d
 8002858:	08002885 	.word	0x08002885
 800285c:	0800289d 	.word	0x0800289d
 8002860:	0800289d 	.word	0x0800289d
 8002864:	0800289d 	.word	0x0800289d
 8002868:	08002891 	.word	0x08002891
		case TIM_CHANNEL_1:
			motor_handle->Instance->CCR1 = 0;
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <stopMotor+0x84>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2200      	movs	r2, #0
 8002874:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 8002876:	e011      	b.n	800289c <stopMotor+0x78>
		case TIM_CHANNEL_2:
			motor_handle->Instance->CCR2 = 0;
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <stopMotor+0x84>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2200      	movs	r2, #0
 8002880:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 8002882:	e00b      	b.n	800289c <stopMotor+0x78>
		case TIM_CHANNEL_3:
			motor_handle->Instance->CCR3 = 0;
 8002884:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <stopMotor+0x84>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2200      	movs	r2, #0
 800288c:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 800288e:	e005      	b.n	800289c <stopMotor+0x78>
		case TIM_CHANNEL_4:
			motor_handle->Instance->CCR4 = 0;
 8002890:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <stopMotor+0x84>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2200      	movs	r2, #0
 8002898:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800289a:	bf00      	nop
	}
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr
 80028a4:	20000b08 	.word	0x20000b08
 80028a8:	20000b04 	.word	0x20000b04

080028ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <HAL_MspInit+0x5c>)
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	4a14      	ldr	r2, [pc, #80]	@ (8002908 <HAL_MspInit+0x5c>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	6193      	str	r3, [r2, #24]
 80028be:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <HAL_MspInit+0x5c>)
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <HAL_MspInit+0x5c>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	4a0e      	ldr	r2, [pc, #56]	@ (8002908 <HAL_MspInit+0x5c>)
 80028d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d4:	61d3      	str	r3, [r2, #28]
 80028d6:	4b0c      	ldr	r3, [pc, #48]	@ (8002908 <HAL_MspInit+0x5c>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028e2:	4b0a      	ldr	r3, [pc, #40]	@ (800290c <HAL_MspInit+0x60>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	4a04      	ldr	r2, [pc, #16]	@ (800290c <HAL_MspInit+0x60>)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	40021000 	.word	0x40021000
 800290c:	40010000 	.word	0x40010000

08002910 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002918:	f107 0310 	add.w	r3, r7, #16
 800291c:	2200      	movs	r2, #0
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	605a      	str	r2, [r3, #4]
 8002922:	609a      	str	r2, [r3, #8]
 8002924:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a14      	ldr	r2, [pc, #80]	@ (800297c <HAL_ADC_MspInit+0x6c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d121      	bne.n	8002974 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002930:	4b13      	ldr	r3, [pc, #76]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	4a12      	ldr	r2, [pc, #72]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 8002936:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293a:	6193      	str	r3, [r2, #24]
 800293c:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002948:	4b0d      	ldr	r3, [pc, #52]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	4a0c      	ldr	r2, [pc, #48]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 800294e:	f043 0304 	orr.w	r3, r3, #4
 8002952:	6193      	str	r3, [r2, #24]
 8002954:	4b0a      	ldr	r3, [pc, #40]	@ (8002980 <HAL_ADC_MspInit+0x70>)
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002960:	2301      	movs	r3, #1
 8002962:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002964:	2303      	movs	r3, #3
 8002966:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002968:	f107 0310 	add.w	r3, r7, #16
 800296c:	4619      	mov	r1, r3
 800296e:	4805      	ldr	r0, [pc, #20]	@ (8002984 <HAL_ADC_MspInit+0x74>)
 8002970:	f001 fa5e 	bl	8003e30 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002974:	bf00      	nop
 8002976:	3720      	adds	r7, #32
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40012400 	.word	0x40012400
 8002980:	40021000 	.word	0x40021000
 8002984:	40010800 	.word	0x40010800

08002988 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a09      	ldr	r2, [pc, #36]	@ (80029bc <HAL_TIM_Base_MspInit+0x34>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d10b      	bne.n	80029b2 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800299a:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <HAL_TIM_Base_MspInit+0x38>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	4a08      	ldr	r2, [pc, #32]	@ (80029c0 <HAL_TIM_Base_MspInit+0x38>)
 80029a0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029a4:	6193      	str	r3, [r2, #24]
 80029a6:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_TIM_Base_MspInit+0x38>)
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80029b2:	bf00      	nop
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr
 80029bc:	40012c00 	.word	0x40012c00
 80029c0:	40021000 	.word	0x40021000

080029c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0310 	add.w	r3, r7, #16
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <HAL_TIM_MspPostInit+0x5c>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d118      	bne.n	8002a16 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a24 <HAL_TIM_MspPostInit+0x60>)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	4a0e      	ldr	r2, [pc, #56]	@ (8002a24 <HAL_TIM_MspPostInit+0x60>)
 80029ea:	f043 0304 	orr.w	r3, r3, #4
 80029ee:	6193      	str	r3, [r2, #24]
 80029f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <HAL_TIM_MspPostInit+0x60>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	60fb      	str	r3, [r7, #12]
 80029fa:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 80029fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a02:	2302      	movs	r3, #2
 8002a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a06:	2302      	movs	r3, #2
 8002a08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002a0a:	f107 0310 	add.w	r3, r7, #16
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4805      	ldr	r0, [pc, #20]	@ (8002a28 <HAL_TIM_MspPostInit+0x64>)
 8002a12:	f001 fa0d 	bl	8003e30 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a16:	bf00      	nop
 8002a18:	3720      	adds	r7, #32
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	40012c00 	.word	0x40012c00
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40010800 	.word	0x40010800

08002a2c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	@ 0x28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 0318 	add.w	r3, r7, #24
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a3f      	ldr	r2, [pc, #252]	@ (8002b44 <HAL_UART_MspInit+0x118>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d13a      	bne.n	8002ac2 <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a3d      	ldr	r2, [pc, #244]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b3b      	ldr	r3, [pc, #236]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a64:	4b38      	ldr	r3, [pc, #224]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a37      	ldr	r2, [pc, #220]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a6a:	f043 0304 	orr.w	r3, r3, #4
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b35      	ldr	r3, [pc, #212]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	613b      	str	r3, [r7, #16]
 8002a7a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a86:	2303      	movs	r3, #3
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8a:	f107 0318 	add.w	r3, r7, #24
 8002a8e:	4619      	mov	r1, r3
 8002a90:	482e      	ldr	r0, [pc, #184]	@ (8002b4c <HAL_UART_MspInit+0x120>)
 8002a92:	f001 f9cd 	bl	8003e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa4:	f107 0318 	add.w	r3, r7, #24
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4828      	ldr	r0, [pc, #160]	@ (8002b4c <HAL_UART_MspInit+0x120>)
 8002aac:	f001 f9c0 	bl	8003e30 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	2025      	movs	r0, #37	@ 0x25
 8002ab6:	f001 f8d2 	bl	8003c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002aba:	2025      	movs	r0, #37	@ 0x25
 8002abc:	f001 f8eb 	bl	8003c96 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ac0:	e03c      	b.n	8002b3c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a22      	ldr	r2, [pc, #136]	@ (8002b50 <HAL_UART_MspInit+0x124>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d137      	bne.n	8002b3c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002acc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002ad2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad6:	61d3      	str	r3, [r2, #28]
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae0:	60fb      	str	r3, [r7, #12]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae4:	4b18      	ldr	r3, [pc, #96]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	4a17      	ldr	r2, [pc, #92]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002aea:	f043 0304 	orr.w	r3, r3, #4
 8002aee:	6193      	str	r3, [r2, #24]
 8002af0:	4b15      	ldr	r3, [pc, #84]	@ (8002b48 <HAL_UART_MspInit+0x11c>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	60bb      	str	r3, [r7, #8]
 8002afa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002afc:	2304      	movs	r3, #4
 8002afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b00:	2302      	movs	r3, #2
 8002b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b04:	2303      	movs	r3, #3
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b08:	f107 0318 	add.w	r3, r7, #24
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	480f      	ldr	r0, [pc, #60]	@ (8002b4c <HAL_UART_MspInit+0x120>)
 8002b10:	f001 f98e 	bl	8003e30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b14:	2308      	movs	r3, #8
 8002b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b20:	f107 0318 	add.w	r3, r7, #24
 8002b24:	4619      	mov	r1, r3
 8002b26:	4809      	ldr	r0, [pc, #36]	@ (8002b4c <HAL_UART_MspInit+0x120>)
 8002b28:	f001 f982 	bl	8003e30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2100      	movs	r1, #0
 8002b30:	2026      	movs	r0, #38	@ 0x26
 8002b32:	f001 f894 	bl	8003c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b36:	2026      	movs	r0, #38	@ 0x26
 8002b38:	f001 f8ad 	bl	8003c96 <HAL_NVIC_EnableIRQ>
}
 8002b3c:	bf00      	nop
 8002b3e:	3728      	adds	r7, #40	@ 0x28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40013800 	.word	0x40013800
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40010800 	.word	0x40010800
 8002b50:	40004400 	.word	0x40004400

08002b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <NMI_Handler+0x4>

08002b5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <HardFault_Handler+0x4>

08002b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <MemManage_Handler+0x4>

08002b6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <BusFault_Handler+0x4>

08002b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b78:	bf00      	nop
 8002b7a:	e7fd      	b.n	8002b78 <UsageFault_Handler+0x4>

08002b7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr

08002ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba4:	f000 faec 	bl	8003180 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	bd80      	pop	{r7, pc}

08002bac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002bb0:	4802      	ldr	r0, [pc, #8]	@ (8002bbc <USART1_IRQHandler+0x10>)
 8002bb2:	f002 ff89 	bl	8005ac8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000a74 	.word	0x20000a74

08002bc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002bc4:	4802      	ldr	r0, [pc, #8]	@ (8002bd0 <USART2_IRQHandler+0x10>)
 8002bc6:	f002 ff7f 	bl	8005ac8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	20000abc 	.word	0x20000abc

08002bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return 1;
 8002bd8:	2301      	movs	r3, #1
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <_kill>:

int _kill(int pid, int sig)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bec:	f004 fca4 	bl	8007538 <__errno>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2216      	movs	r2, #22
 8002bf4:	601a      	str	r2, [r3, #0]
  return -1;
 8002bf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <_exit>:

void _exit (int status)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b082      	sub	sp, #8
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c0a:	f04f 31ff 	mov.w	r1, #4294967295
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7ff ffe7 	bl	8002be2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <_exit+0x12>

08002c18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	e00a      	b.n	8002c40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c2a:	f3af 8000 	nop.w
 8002c2e:	4601      	mov	r1, r0
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	1c5a      	adds	r2, r3, #1
 8002c34:	60ba      	str	r2, [r7, #8]
 8002c36:	b2ca      	uxtb	r2, r1
 8002c38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	dbf0      	blt.n	8002c2a <_read+0x12>
  }

  return len;
 8002c48:	687b      	ldr	r3, [r7, #4]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c78:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr

08002c86 <_isatty>:

int _isatty(int file)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c8e:	2301      	movs	r3, #1
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr

08002c9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b085      	sub	sp, #20
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr
	...

08002cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cbc:	4a14      	ldr	r2, [pc, #80]	@ (8002d10 <_sbrk+0x5c>)
 8002cbe:	4b15      	ldr	r3, [pc, #84]	@ (8002d14 <_sbrk+0x60>)
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cc8:	4b13      	ldr	r3, [pc, #76]	@ (8002d18 <_sbrk+0x64>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d102      	bne.n	8002cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd0:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <_sbrk+0x64>)
 8002cd2:	4a12      	ldr	r2, [pc, #72]	@ (8002d1c <_sbrk+0x68>)
 8002cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cd6:	4b10      	ldr	r3, [pc, #64]	@ (8002d18 <_sbrk+0x64>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4413      	add	r3, r2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d207      	bcs.n	8002cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ce4:	f004 fc28 	bl	8007538 <__errno>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	220c      	movs	r2, #12
 8002cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cee:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf2:	e009      	b.n	8002d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cf4:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <_sbrk+0x64>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cfa:	4b07      	ldr	r3, [pc, #28]	@ (8002d18 <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	4a05      	ldr	r2, [pc, #20]	@ (8002d18 <_sbrk+0x64>)
 8002d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d06:	68fb      	ldr	r3, [r7, #12]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20005000 	.word	0x20005000
 8002d14:	00000400 	.word	0x00000400
 8002d18:	20000b0c 	.word	0x20000b0c
 8002d1c:	20000d40 	.word	0x20000d40

08002d20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d24:	bf00      	nop
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bc80      	pop	{r7}
 8002d2a:	4770      	bx	lr

08002d2c <lookupTemperature>:
		3380, 3242, 3111, 2985, 2865, 2751, 2642, 2538, 2438, 2343, 2252, 2165,
		2082, 2003, 1927, 1855, 1785, 1718, 1655, 1594, 1536, 1480, 1427, 1375,
		1326, 1279, 1234, 1190, 1149, 1109, 1070, 1034 };

// ADC Value    
float lookupTemperature(uint16_t adcValue) {
 8002d2c:	b5b0      	push	{r4, r5, r7, lr}
 8002d2e:	b08a      	sub	sp, #40	@ 0x28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	80fb      	strh	r3, [r7, #6]
	const float Vcc = 3.3;
 8002d36:	4b4c      	ldr	r3, [pc, #304]	@ (8002e68 <lookupTemperature+0x13c>)
 8002d38:	61fb      	str	r3, [r7, #28]
	const float R1 = 10000;
 8002d3a:	4b4c      	ldr	r3, [pc, #304]	@ (8002e6c <lookupTemperature+0x140>)
 8002d3c:	61bb      	str	r3, [r7, #24]
	float Vo;	//  
	float R2;	//  
	float temperature;

	// ADC   (12bit adc = 0 ~ 4095)
	Vo = ((float)adcValue * Vcc) / 4095.0;
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd ffa7 	bl	8000c94 <__aeabi_ui2f>
 8002d46:	4603      	mov	r3, r0
 8002d48:	69f9      	ldr	r1, [r7, #28]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fd fffa 	bl	8000d44 <__aeabi_fmul>
 8002d50:	4603      	mov	r3, r0
 8002d52:	4947      	ldr	r1, [pc, #284]	@ (8002e70 <lookupTemperature+0x144>)
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fe f8a9 	bl	8000eac <__aeabi_fdiv>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	617b      	str	r3, [r7, #20]
	// Vo     
	R2 = R1 / ((Vcc / Vo) - 1.0);
 8002d5e:	69b8      	ldr	r0, [r7, #24]
 8002d60:	f7fd fb62 	bl	8000428 <__aeabi_f2d>
 8002d64:	4604      	mov	r4, r0
 8002d66:	460d      	mov	r5, r1
 8002d68:	6979      	ldr	r1, [r7, #20]
 8002d6a:	69f8      	ldr	r0, [r7, #28]
 8002d6c:	f7fe f89e 	bl	8000eac <__aeabi_fdiv>
 8002d70:	4603      	mov	r3, r0
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7fd fb58 	bl	8000428 <__aeabi_f2d>
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	4b3d      	ldr	r3, [pc, #244]	@ (8002e74 <lookupTemperature+0x148>)
 8002d7e:	f7fd f9f3 	bl	8000168 <__aeabi_dsub>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4620      	mov	r0, r4
 8002d88:	4629      	mov	r1, r5
 8002d8a:	f7fd fccf 	bl	800072c <__aeabi_ddiv>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4610      	mov	r0, r2
 8002d94:	4619      	mov	r1, r3
 8002d96:	f7fd fe77 	bl	8000a88 <__aeabi_d2f>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	613b      	str	r3, [r7, #16]

	//   
	const int tableSize = sizeof(temperatures) / sizeof(temperatures[0]);
 8002d9e:	2372      	movs	r3, #114	@ 0x72
 8002da0:	60fb      	str	r3, [r7, #12]

	// LUT    ,      
	for(int i = 0; i < tableSize - 1; i++) {
 8002da2:	2300      	movs	r3, #0
 8002da4:	623b      	str	r3, [r7, #32]
 8002da6:	e055      	b.n	8002e54 <lookupTemperature+0x128>
		if (R2 <= resistances[i] && R2 > resistances[i+1]) {
 8002da8:	4a33      	ldr	r2, [pc, #204]	@ (8002e78 <lookupTemperature+0x14c>)
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db0:	4619      	mov	r1, r3
 8002db2:	6938      	ldr	r0, [r7, #16]
 8002db4:	f7fe f96e 	bl	8001094 <__aeabi_fcmple>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d047      	beq.n	8002e4e <lookupTemperature+0x122>
 8002dbe:	6a3b      	ldr	r3, [r7, #32]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	4a2d      	ldr	r2, [pc, #180]	@ (8002e78 <lookupTemperature+0x14c>)
 8002dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	6938      	ldr	r0, [r7, #16]
 8002dcc:	f7fe f976 	bl	80010bc <__aeabi_fcmpgt>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d03b      	beq.n	8002e4e <lookupTemperature+0x122>
			//     
			float slope = (temperatures[i+1] - temperatures[i]) / (resistances[i+1] - resistances[i]);
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	4a28      	ldr	r2, [pc, #160]	@ (8002e7c <lookupTemperature+0x150>)
 8002ddc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002de0:	4926      	ldr	r1, [pc, #152]	@ (8002e7c <lookupTemperature+0x150>)
 8002de2:	6a3b      	ldr	r3, [r7, #32]
 8002de4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002de8:	4619      	mov	r1, r3
 8002dea:	4610      	mov	r0, r2
 8002dec:	f7fd fea0 	bl	8000b30 <__aeabi_fsub>
 8002df0:	4603      	mov	r3, r0
 8002df2:	461c      	mov	r4, r3
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	3301      	adds	r3, #1
 8002df8:	4a1f      	ldr	r2, [pc, #124]	@ (8002e78 <lookupTemperature+0x14c>)
 8002dfa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002dfe:	491e      	ldr	r1, [pc, #120]	@ (8002e78 <lookupTemperature+0x14c>)
 8002e00:	6a3b      	ldr	r3, [r7, #32]
 8002e02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e06:	4619      	mov	r1, r3
 8002e08:	4610      	mov	r0, r2
 8002e0a:	f7fd fe91 	bl	8000b30 <__aeabi_fsub>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4619      	mov	r1, r3
 8002e12:	4620      	mov	r0, r4
 8002e14:	f7fe f84a 	bl	8000eac <__aeabi_fdiv>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	60bb      	str	r3, [r7, #8]
			temperature = temperatures[i] + slope * (R2 - resistances[i]);
 8002e1c:	4a17      	ldr	r2, [pc, #92]	@ (8002e7c <lookupTemperature+0x150>)
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8002e24:	4a14      	ldr	r2, [pc, #80]	@ (8002e78 <lookupTemperature+0x14c>)
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	6938      	ldr	r0, [r7, #16]
 8002e30:	f7fd fe7e 	bl	8000b30 <__aeabi_fsub>
 8002e34:	4603      	mov	r3, r0
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7fd ff83 	bl	8000d44 <__aeabi_fmul>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	4619      	mov	r1, r3
 8002e42:	4620      	mov	r0, r4
 8002e44:	f7fd fe76 	bl	8000b34 <__addsf3>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	627b      	str	r3, [r7, #36]	@ 0x24
			break;
 8002e4c:	e007      	b.n	8002e5e <lookupTemperature+0x132>
	for(int i = 0; i < tableSize - 1; i++) {
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	3301      	adds	r3, #1
 8002e52:	623b      	str	r3, [r7, #32]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	6a3a      	ldr	r2, [r7, #32]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	dba4      	blt.n	8002da8 <lookupTemperature+0x7c>
		}
	}
	return temperature;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3728      	adds	r7, #40	@ 0x28
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bdb0      	pop	{r4, r5, r7, pc}
 8002e68:	40533333 	.word	0x40533333
 8002e6c:	461c4000 	.word	0x461c4000
 8002e70:	457ff000 	.word	0x457ff000
 8002e74:	3ff00000 	.word	0x3ff00000
 8002e78:	08009cc8 	.word	0x08009cc8
 8002e7c:	08009b00 	.word	0x08009b00

08002e80 <_write>:
uint16_t	rxBufferWriteIndex2;			//  
uint16_t	rxBufferReadIndex2;			//  
uint8_t		rxChar2;									//  1

// printf  
int _write(int file, char *p, int len) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(uart, (uint8_t *)p, len, len);
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <_write+0x28>)
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	f002 fd65 	bl	8005966 <HAL_UART_Transmit>
	return len;
 8002e9c:	687b      	ldr	r3, [r7, #4]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000b10 	.word	0x20000b10

08002eac <HAL_UART_RxCpltCallback>:

// uart  (   )
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
	// uart1   
	if(huart->Instance == uart->Instance) {
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4b27      	ldr	r3, [pc, #156]	@ (8002f58 <HAL_UART_RxCpltCallback+0xac>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d11f      	bne.n	8002f02 <HAL_UART_RxCpltCallback+0x56>
		rxBuffer[rxBufferWriteIndex++] = rxChar;	//  1    1
 8002ec2:	4b26      	ldr	r3, [pc, #152]	@ (8002f5c <HAL_UART_RxCpltCallback+0xb0>)
 8002ec4:	881b      	ldrh	r3, [r3, #0]
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	b291      	uxth	r1, r2
 8002eca:	4a24      	ldr	r2, [pc, #144]	@ (8002f5c <HAL_UART_RxCpltCallback+0xb0>)
 8002ecc:	8011      	strh	r1, [r2, #0]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4b23      	ldr	r3, [pc, #140]	@ (8002f60 <HAL_UART_RxCpltCallback+0xb4>)
 8002ed2:	7819      	ldrb	r1, [r3, #0]
 8002ed4:	4b23      	ldr	r3, [pc, #140]	@ (8002f64 <HAL_UART_RxCpltCallback+0xb8>)
 8002ed6:	5499      	strb	r1, [r3, r2]
		rxBufferWriteIndex %= rxBufferMax;			//     
 8002ed8:	4b20      	ldr	r3, [pc, #128]	@ (8002f5c <HAL_UART_RxCpltCallback+0xb0>)
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	4a22      	ldr	r2, [pc, #136]	@ (8002f68 <HAL_UART_RxCpltCallback+0xbc>)
 8002ede:	fba2 1203 	umull	r1, r2, r2, r3
 8002ee2:	0952      	lsrs	r2, r2, #5
 8002ee4:	2164      	movs	r1, #100	@ 0x64
 8002ee6:	fb01 f202 	mul.w	r2, r1, r2
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_UART_RxCpltCallback+0xb0>)
 8002ef0:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(uart, &rxChar, 1);	//   ()
 8002ef2:	4b19      	ldr	r3, [pc, #100]	@ (8002f58 <HAL_UART_RxCpltCallback+0xac>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	4919      	ldr	r1, [pc, #100]	@ (8002f60 <HAL_UART_RxCpltCallback+0xb4>)
 8002efa:	4618      	mov	r0, r3
 8002efc:	f002 fdbe 	bl	8005a7c <HAL_UART_Receive_IT>
	else if(huart->Instance == uart2->Instance) {
		rxBuffer2[rxBufferWriteIndex2++] = rxChar2;	//  1    1
		rxBufferWriteIndex2 %= rxBufferMax2;			//     
		HAL_UART_Receive_IT(uart2, &rxChar2, 1);	//   ()
	}
}
 8002f00:	e025      	b.n	8002f4e <HAL_UART_RxCpltCallback+0xa2>
	else if(huart->Instance == uart2->Instance) {
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4b19      	ldr	r3, [pc, #100]	@ (8002f6c <HAL_UART_RxCpltCallback+0xc0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d11e      	bne.n	8002f4e <HAL_UART_RxCpltCallback+0xa2>
		rxBuffer2[rxBufferWriteIndex2++] = rxChar2;	//  1    1
 8002f10:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <HAL_UART_RxCpltCallback+0xc4>)
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	1c5a      	adds	r2, r3, #1
 8002f16:	b291      	uxth	r1, r2
 8002f18:	4a15      	ldr	r2, [pc, #84]	@ (8002f70 <HAL_UART_RxCpltCallback+0xc4>)
 8002f1a:	8011      	strh	r1, [r2, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b15      	ldr	r3, [pc, #84]	@ (8002f74 <HAL_UART_RxCpltCallback+0xc8>)
 8002f20:	7819      	ldrb	r1, [r3, #0]
 8002f22:	4b15      	ldr	r3, [pc, #84]	@ (8002f78 <HAL_UART_RxCpltCallback+0xcc>)
 8002f24:	5499      	strb	r1, [r3, r2]
		rxBufferWriteIndex2 %= rxBufferMax2;			//     
 8002f26:	4b12      	ldr	r3, [pc, #72]	@ (8002f70 <HAL_UART_RxCpltCallback+0xc4>)
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8002f68 <HAL_UART_RxCpltCallback+0xbc>)
 8002f2c:	fba2 1203 	umull	r1, r2, r2, r3
 8002f30:	0952      	lsrs	r2, r2, #5
 8002f32:	2164      	movs	r1, #100	@ 0x64
 8002f34:	fb01 f202 	mul.w	r2, r1, r2
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f70 <HAL_UART_RxCpltCallback+0xc4>)
 8002f3e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Receive_IT(uart2, &rxChar2, 1);	//   ()
 8002f40:	4b0a      	ldr	r3, [pc, #40]	@ (8002f6c <HAL_UART_RxCpltCallback+0xc0>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2201      	movs	r2, #1
 8002f46:	490b      	ldr	r1, [pc, #44]	@ (8002f74 <HAL_UART_RxCpltCallback+0xc8>)
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f002 fd97 	bl	8005a7c <HAL_UART_Receive_IT>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000b10 	.word	0x20000b10
 8002f5c:	20000b7c 	.word	0x20000b7c
 8002f60:	20000b80 	.word	0x20000b80
 8002f64:	20000b18 	.word	0x20000b18
 8002f68:	51eb851f 	.word	0x51eb851f
 8002f6c:	20000b14 	.word	0x20000b14
 8002f70:	20000be8 	.word	0x20000be8
 8002f74:	20000bea 	.word	0x20000bea
 8002f78:	20000b84 	.word	0x20000b84

08002f7c <initUart>:

// function implementation
//  
void initUart(UART_HandleTypeDef *huart) {
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
	uart = huart;	// uart   
 8002f84:	4a06      	ldr	r2, [pc, #24]	@ (8002fa0 <initUart+0x24>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(uart, &rxChar, 1);	//   
 8002f8a:	4b05      	ldr	r3, [pc, #20]	@ (8002fa0 <initUart+0x24>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	4904      	ldr	r1, [pc, #16]	@ (8002fa4 <initUart+0x28>)
 8002f92:	4618      	mov	r0, r3
 8002f94:	f002 fd72 	bl	8005a7c <HAL_UART_Receive_IT>
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000b10 	.word	0x20000b10
 8002fa4:	20000b80 	.word	0x20000b80

08002fa8 <initUart2>:

void initUart2(UART_HandleTypeDef *huart) {
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	uart2 = huart;	// uart   
 8002fb0:	4a06      	ldr	r2, [pc, #24]	@ (8002fcc <initUart2+0x24>)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6013      	str	r3, [r2, #0]
	HAL_UART_Receive_IT(uart2, &rxChar2, 1);	//   
 8002fb6:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <initUart2+0x24>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	4904      	ldr	r1, [pc, #16]	@ (8002fd0 <initUart2+0x28>)
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f002 fd5c 	bl	8005a7c <HAL_UART_Receive_IT>
}
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	20000b14 	.word	0x20000b14
 8002fd0:	20000bea 	.word	0x20000bea

08002fd4 <clearBuffer>:

//   
void clearBuffer() {
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
	rxBufferWriteIndex = rxBufferReadIndex = 0;
 8002fd8:	4b05      	ldr	r3, [pc, #20]	@ (8002ff0 <clearBuffer+0x1c>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	4b04      	ldr	r3, [pc, #16]	@ (8002ff0 <clearBuffer+0x1c>)
 8002fe0:	881a      	ldrh	r2, [r3, #0]
 8002fe2:	4b04      	ldr	r3, [pc, #16]	@ (8002ff4 <clearBuffer+0x20>)
 8002fe4:	801a      	strh	r2, [r3, #0]
}
 8002fe6:	bf00      	nop
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	20000b7e 	.word	0x20000b7e
 8002ff4:	20000b7c 	.word	0x20000b7c

08002ff8 <getUart>:

char getUart() {
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
	char result;
	if(rxBufferWriteIndex == rxBufferReadIndex) return 0;	//  
 8002ffe:	4b12      	ldr	r3, [pc, #72]	@ (8003048 <getUart+0x50>)
 8003000:	881a      	ldrh	r2, [r3, #0]
 8003002:	4b12      	ldr	r3, [pc, #72]	@ (800304c <getUart+0x54>)
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	429a      	cmp	r2, r3
 8003008:	d101      	bne.n	800300e <getUart+0x16>
 800300a:	2300      	movs	r3, #0
 800300c:	e017      	b.n	800303e <getUart+0x46>
	result = rxBuffer[rxBufferReadIndex++];	//  1    1
 800300e:	4b0f      	ldr	r3, [pc, #60]	@ (800304c <getUart+0x54>)
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	1c5a      	adds	r2, r3, #1
 8003014:	b291      	uxth	r1, r2
 8003016:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <getUart+0x54>)
 8003018:	8011      	strh	r1, [r2, #0]
 800301a:	461a      	mov	r2, r3
 800301c:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <getUart+0x58>)
 800301e:	5c9b      	ldrb	r3, [r3, r2]
 8003020:	71fb      	strb	r3, [r7, #7]
	rxBufferReadIndex %= rxBufferMax;	//     
 8003022:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <getUart+0x54>)
 8003024:	881b      	ldrh	r3, [r3, #0]
 8003026:	4a0b      	ldr	r2, [pc, #44]	@ (8003054 <getUart+0x5c>)
 8003028:	fba2 1203 	umull	r1, r2, r2, r3
 800302c:	0952      	lsrs	r2, r2, #5
 800302e:	2164      	movs	r1, #100	@ 0x64
 8003030:	fb01 f202 	mul.w	r2, r1, r2
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	b29a      	uxth	r2, r3
 8003038:	4b04      	ldr	r3, [pc, #16]	@ (800304c <getUart+0x54>)
 800303a:	801a      	strh	r2, [r3, #0]
	return result;
 800303c:	79fb      	ldrb	r3, [r7, #7]
}
 800303e:	4618      	mov	r0, r3
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	20000b7c 	.word	0x20000b7c
 800304c:	20000b7e 	.word	0x20000b7e
 8003050:	20000b18 	.word	0x20000b18
 8003054:	51eb851f 	.word	0x51eb851f

08003058 <printf2>:
		}
	}
	return msg;
}

void printf2(const char *format, ...) {
 8003058:	b40f      	push	{r0, r1, r2, r3}
 800305a:	b5b0      	push	{r4, r5, r7, lr}
 800305c:	b09a      	sub	sp, #104	@ 0x68
 800305e:	af00      	add	r7, sp, #0
	char buffer[100];
	va_list args;
	va_start(args, format);
 8003060:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003064:	603b      	str	r3, [r7, #0]
	// snprintf(, , ...)
	vsnprintf(buffer, sizeof(buffer), format, args);
 8003066:	1d38      	adds	r0, r7, #4
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800306c:	2164      	movs	r1, #100	@ 0x64
 800306e:	f004 f93d 	bl	80072ec <vsniprintf>
	va_end(args);
	HAL_UART_Transmit(uart2, buffer, strlen(buffer), strlen(buffer));
 8003072:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <printf2+0x4c>)
 8003074:	681c      	ldr	r4, [r3, #0]
 8003076:	1d3b      	adds	r3, r7, #4
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd f869 	bl	8000150 <strlen>
 800307e:	4603      	mov	r3, r0
 8003080:	b29d      	uxth	r5, r3
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	4618      	mov	r0, r3
 8003086:	f7fd f863 	bl	8000150 <strlen>
 800308a:	4603      	mov	r3, r0
 800308c:	1d39      	adds	r1, r7, #4
 800308e:	462a      	mov	r2, r5
 8003090:	4620      	mov	r0, r4
 8003092:	f002 fc68 	bl	8005966 <HAL_UART_Transmit>
}
 8003096:	bf00      	nop
 8003098:	3768      	adds	r7, #104	@ 0x68
 800309a:	46bd      	mov	sp, r7
 800309c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80030a0:	b004      	add	sp, #16
 80030a2:	4770      	bx	lr
 80030a4:	20000b14 	.word	0x20000b14

080030a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030a8:	f7ff fe3a 	bl	8002d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030ac:	480b      	ldr	r0, [pc, #44]	@ (80030dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80030ae:	490c      	ldr	r1, [pc, #48]	@ (80030e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80030b0:	4a0c      	ldr	r2, [pc, #48]	@ (80030e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80030b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030b4:	e002      	b.n	80030bc <LoopCopyDataInit>

080030b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030ba:	3304      	adds	r3, #4

080030bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030c0:	d3f9      	bcc.n	80030b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030c2:	4a09      	ldr	r2, [pc, #36]	@ (80030e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80030c4:	4c09      	ldr	r4, [pc, #36]	@ (80030ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030c8:	e001      	b.n	80030ce <LoopFillZerobss>

080030ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030cc:	3204      	adds	r2, #4

080030ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030d0:	d3fb      	bcc.n	80030ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030d2:	f004 fa37 	bl	8007544 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030d6:	f7ff f8e3 	bl	80022a0 <main>
  bx lr
 80030da:	4770      	bx	lr
  ldr r0, =_sdata
 80030dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80030e4:	0800a238 	.word	0x0800a238
  ldr r2, =_sbss
 80030e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80030ec:	20000d3c 	.word	0x20000d3c

080030f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030f0:	e7fe      	b.n	80030f0 <ADC1_2_IRQHandler>
	...

080030f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030f8:	4b08      	ldr	r3, [pc, #32]	@ (800311c <HAL_Init+0x28>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a07      	ldr	r2, [pc, #28]	@ (800311c <HAL_Init+0x28>)
 80030fe:	f043 0310 	orr.w	r3, r3, #16
 8003102:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003104:	2003      	movs	r0, #3
 8003106:	f000 fd9f 	bl	8003c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800310a:	200f      	movs	r0, #15
 800310c:	f000 f808 	bl	8003120 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003110:	f7ff fbcc 	bl	80028ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40022000 	.word	0x40022000

08003120 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003128:	4b12      	ldr	r3, [pc, #72]	@ (8003174 <HAL_InitTick+0x54>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b12      	ldr	r3, [pc, #72]	@ (8003178 <HAL_InitTick+0x58>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	4619      	mov	r1, r3
 8003132:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003136:	fbb3 f3f1 	udiv	r3, r3, r1
 800313a:	fbb2 f3f3 	udiv	r3, r2, r3
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fdb7 	bl	8003cb2 <HAL_SYSTICK_Config>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e00e      	b.n	800316c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b0f      	cmp	r3, #15
 8003152:	d80a      	bhi.n	800316a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003154:	2200      	movs	r2, #0
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	f04f 30ff 	mov.w	r0, #4294967295
 800315c:	f000 fd7f 	bl	8003c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003160:	4a06      	ldr	r2, [pc, #24]	@ (800317c <HAL_InitTick+0x5c>)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	e000      	b.n	800316c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
}
 800316c:	4618      	mov	r0, r3
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	20000000 	.word	0x20000000
 8003178:	20000008 	.word	0x20000008
 800317c:	20000004 	.word	0x20000004

08003180 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003184:	4b05      	ldr	r3, [pc, #20]	@ (800319c <HAL_IncTick+0x1c>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	461a      	mov	r2, r3
 800318a:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <HAL_IncTick+0x20>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4413      	add	r3, r2
 8003190:	4a03      	ldr	r2, [pc, #12]	@ (80031a0 <HAL_IncTick+0x20>)
 8003192:	6013      	str	r3, [r2, #0]
}
 8003194:	bf00      	nop
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	20000008 	.word	0x20000008
 80031a0:	20000bec 	.word	0x20000bec

080031a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  return uwTick;
 80031a8:	4b02      	ldr	r3, [pc, #8]	@ (80031b4 <HAL_GetTick+0x10>)
 80031aa:	681b      	ldr	r3, [r3, #0]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bc80      	pop	{r7}
 80031b2:	4770      	bx	lr
 80031b4:	20000bec 	.word	0x20000bec

080031b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031c0:	f7ff fff0 	bl	80031a4 <HAL_GetTick>
 80031c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d0:	d005      	beq.n	80031de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031d2:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <HAL_Delay+0x44>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	461a      	mov	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031de:	bf00      	nop
 80031e0:	f7ff ffe0 	bl	80031a4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d8f7      	bhi.n	80031e0 <HAL_Delay+0x28>
  {
  }
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	20000008 	.word	0x20000008

08003200 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800320c:	2300      	movs	r3, #0
 800320e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e0be      	b.n	80033a0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322c:	2b00      	cmp	r3, #0
 800322e:	d109      	bne.n	8003244 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7ff fb66 	bl	8002910 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 fbf1 	bl	8003a2c <ADC_ConversionStop_Disable>
 800324a:	4603      	mov	r3, r0
 800324c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	f003 0310 	and.w	r3, r3, #16
 8003256:	2b00      	cmp	r3, #0
 8003258:	f040 8099 	bne.w	800338e <HAL_ADC_Init+0x18e>
 800325c:	7dfb      	ldrb	r3, [r7, #23]
 800325e:	2b00      	cmp	r3, #0
 8003260:	f040 8095 	bne.w	800338e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003268:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800326c:	f023 0302 	bic.w	r3, r3, #2
 8003270:	f043 0202 	orr.w	r2, r3, #2
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003280:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7b1b      	ldrb	r3, [r3, #12]
 8003286:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003288:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	4313      	orrs	r3, r2
 800328e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003298:	d003      	beq.n	80032a2 <HAL_ADC_Init+0xa2>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d102      	bne.n	80032a8 <HAL_ADC_Init+0xa8>
 80032a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032a6:	e000      	b.n	80032aa <HAL_ADC_Init+0xaa>
 80032a8:	2300      	movs	r3, #0
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	7d1b      	ldrb	r3, [r3, #20]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d119      	bne.n	80032ec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	7b1b      	ldrb	r3, [r3, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d109      	bne.n	80032d4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	3b01      	subs	r3, #1
 80032c6:	035a      	lsls	r2, r3, #13
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	e00b      	b.n	80032ec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	f043 0220 	orr.w	r2, r3, #32
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e4:	f043 0201 	orr.w	r2, r3, #1
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	4b28      	ldr	r3, [pc, #160]	@ (80033a8 <HAL_ADC_Init+0x1a8>)
 8003308:	4013      	ands	r3, r2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6812      	ldr	r2, [r2, #0]
 800330e:	68b9      	ldr	r1, [r7, #8]
 8003310:	430b      	orrs	r3, r1
 8003312:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800331c:	d003      	beq.n	8003326 <HAL_ADC_Init+0x126>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d104      	bne.n	8003330 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	3b01      	subs	r3, #1
 800332c:	051b      	lsls	r3, r3, #20
 800332e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	430a      	orrs	r2, r1
 8003342:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	4b18      	ldr	r3, [pc, #96]	@ (80033ac <HAL_ADC_Init+0x1ac>)
 800334c:	4013      	ands	r3, r2
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	429a      	cmp	r2, r3
 8003352:	d10b      	bne.n	800336c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800336a:	e018      	b.n	800339e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	f023 0312 	bic.w	r3, r3, #18
 8003374:	f043 0210 	orr.w	r2, r3, #16
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800338c:	e007      	b.n	800339e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003392:	f043 0210 	orr.w	r2, r3, #16
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800339e:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	ffe1f7fd 	.word	0xffe1f7fd
 80033ac:	ff1f0efe 	.word	0xff1f0efe

080033b0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b8:	2300      	movs	r3, #0
 80033ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d101      	bne.n	80033ca <HAL_ADC_Start+0x1a>
 80033c6:	2302      	movs	r3, #2
 80033c8:	e098      	b.n	80034fc <HAL_ADC_Start+0x14c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fad0 	bl	8003978 <ADC_Enable>
 80033d8:	4603      	mov	r3, r0
 80033da:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80033dc:	7bfb      	ldrb	r3, [r7, #15]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f040 8087 	bne.w	80034f2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a41      	ldr	r2, [pc, #260]	@ (8003504 <HAL_ADC_Start+0x154>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d105      	bne.n	800340e <HAL_ADC_Start+0x5e>
 8003402:	4b41      	ldr	r3, [pc, #260]	@ (8003508 <HAL_ADC_Start+0x158>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d115      	bne.n	800343a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003412:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003424:	2b00      	cmp	r3, #0
 8003426:	d026      	beq.n	8003476 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003430:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003438:	e01d      	b.n	8003476 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a2f      	ldr	r2, [pc, #188]	@ (8003508 <HAL_ADC_Start+0x158>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d004      	beq.n	800345a <HAL_ADC_Start+0xaa>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a2b      	ldr	r2, [pc, #172]	@ (8003504 <HAL_ADC_Start+0x154>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d10d      	bne.n	8003476 <HAL_ADC_Start+0xc6>
 800345a:	4b2b      	ldr	r3, [pc, #172]	@ (8003508 <HAL_ADC_Start+0x158>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800346e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d006      	beq.n	8003490 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	f023 0206 	bic.w	r2, r3, #6
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800348e:	e002      	b.n	8003496 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f06f 0202 	mvn.w	r2, #2
 80034a6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80034b2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80034b6:	d113      	bne.n	80034e0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034bc:	4a11      	ldr	r2, [pc, #68]	@ (8003504 <HAL_ADC_Start+0x154>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d105      	bne.n	80034ce <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80034c2:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <HAL_ADC_Start+0x158>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d108      	bne.n	80034e0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80034dc:	609a      	str	r2, [r3, #8]
 80034de:	e00c      	b.n	80034fa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	e003      	b.n	80034fa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40012800 	.word	0x40012800
 8003508:	40012400 	.word	0x40012400

0800350c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_ADC_Stop+0x1a>
 8003522:	2302      	movs	r3, #2
 8003524:	e01a      	b.n	800355c <HAL_ADC_Stop+0x50>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fa7c 	bl	8003a2c <ADC_ConversionStop_Disable>
 8003534:	4603      	mov	r3, r0
 8003536:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d109      	bne.n	8003552 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003542:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	f043 0201 	orr.w	r2, r3, #1
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003564:	b590      	push	{r4, r7, lr}
 8003566:	b087      	sub	sp, #28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800357a:	f7ff fe13 	bl	80031a4 <HAL_GetTick>
 800357e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00b      	beq.n	80035a6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003592:	f043 0220 	orr.w	r2, r3, #32
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e0d3      	b.n	800374e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d131      	bne.n	8003618 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ba:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d12a      	bne.n	8003618 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80035c2:	e021      	b.n	8003608 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ca:	d01d      	beq.n	8003608 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_ADC_PollForConversion+0x7e>
 80035d2:	f7ff fde7 	bl	80031a4 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d212      	bcs.n	8003608 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10b      	bne.n	8003608 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	f043 0204 	orr.w	r2, r3, #4
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e0a2      	b.n	800374e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0d6      	beq.n	80035c4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003616:	e070      	b.n	80036fa <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003618:	4b4f      	ldr	r3, [pc, #316]	@ (8003758 <HAL_ADC_PollForConversion+0x1f4>)
 800361a:	681c      	ldr	r4, [r3, #0]
 800361c:	2002      	movs	r0, #2
 800361e:	f001 fa69 	bl	8004af4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003622:	4603      	mov	r3, r0
 8003624:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6919      	ldr	r1, [r3, #16]
 800362e:	4b4b      	ldr	r3, [pc, #300]	@ (800375c <HAL_ADC_PollForConversion+0x1f8>)
 8003630:	400b      	ands	r3, r1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d118      	bne.n	8003668 <HAL_ADC_PollForConversion+0x104>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68d9      	ldr	r1, [r3, #12]
 800363c:	4b48      	ldr	r3, [pc, #288]	@ (8003760 <HAL_ADC_PollForConversion+0x1fc>)
 800363e:	400b      	ands	r3, r1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d111      	bne.n	8003668 <HAL_ADC_PollForConversion+0x104>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6919      	ldr	r1, [r3, #16]
 800364a:	4b46      	ldr	r3, [pc, #280]	@ (8003764 <HAL_ADC_PollForConversion+0x200>)
 800364c:	400b      	ands	r3, r1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d108      	bne.n	8003664 <HAL_ADC_PollForConversion+0x100>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68d9      	ldr	r1, [r3, #12]
 8003658:	4b43      	ldr	r3, [pc, #268]	@ (8003768 <HAL_ADC_PollForConversion+0x204>)
 800365a:	400b      	ands	r3, r1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_ADC_PollForConversion+0x100>
 8003660:	2314      	movs	r3, #20
 8003662:	e020      	b.n	80036a6 <HAL_ADC_PollForConversion+0x142>
 8003664:	2329      	movs	r3, #41	@ 0x29
 8003666:	e01e      	b.n	80036a6 <HAL_ADC_PollForConversion+0x142>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6919      	ldr	r1, [r3, #16]
 800366e:	4b3d      	ldr	r3, [pc, #244]	@ (8003764 <HAL_ADC_PollForConversion+0x200>)
 8003670:	400b      	ands	r3, r1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d106      	bne.n	8003684 <HAL_ADC_PollForConversion+0x120>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	68d9      	ldr	r1, [r3, #12]
 800367c:	4b3a      	ldr	r3, [pc, #232]	@ (8003768 <HAL_ADC_PollForConversion+0x204>)
 800367e:	400b      	ands	r3, r1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00d      	beq.n	80036a0 <HAL_ADC_PollForConversion+0x13c>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6919      	ldr	r1, [r3, #16]
 800368a:	4b38      	ldr	r3, [pc, #224]	@ (800376c <HAL_ADC_PollForConversion+0x208>)
 800368c:	400b      	ands	r3, r1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d108      	bne.n	80036a4 <HAL_ADC_PollForConversion+0x140>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68d9      	ldr	r1, [r3, #12]
 8003698:	4b34      	ldr	r3, [pc, #208]	@ (800376c <HAL_ADC_PollForConversion+0x208>)
 800369a:	400b      	ands	r3, r1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_ADC_PollForConversion+0x140>
 80036a0:	2354      	movs	r3, #84	@ 0x54
 80036a2:	e000      	b.n	80036a6 <HAL_ADC_PollForConversion+0x142>
 80036a4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80036a6:	fb02 f303 	mul.w	r3, r2, r3
 80036aa:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80036ac:	e021      	b.n	80036f2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b4:	d01a      	beq.n	80036ec <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <HAL_ADC_PollForConversion+0x168>
 80036bc:	f7ff fd72 	bl	80031a4 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d20f      	bcs.n	80036ec <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d90b      	bls.n	80036ec <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d8:	f043 0204 	orr.w	r2, r3, #4
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e030      	b.n	800374e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	3301      	adds	r3, #1
 80036f0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d8d9      	bhi.n	80036ae <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f06f 0212 	mvn.w	r2, #18
 8003702:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003708:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800371a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800371e:	d115      	bne.n	800374c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003724:	2b00      	cmp	r3, #0
 8003726:	d111      	bne.n	800374c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003738:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d105      	bne.n	800374c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003744:	f043 0201 	orr.w	r2, r3, #1
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	371c      	adds	r7, #28
 8003752:	46bd      	mov	sp, r7
 8003754:	bd90      	pop	{r4, r7, pc}
 8003756:	bf00      	nop
 8003758:	20000000 	.word	0x20000000
 800375c:	24924924 	.word	0x24924924
 8003760:	00924924 	.word	0x00924924
 8003764:	12492492 	.word	0x12492492
 8003768:	00492492 	.word	0x00492492
 800376c:	00249249 	.word	0x00249249

08003770 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003792:	2300      	movs	r3, #0
 8003794:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d101      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0x20>
 80037a4:	2302      	movs	r3, #2
 80037a6:	e0dc      	b.n	8003962 <HAL_ADC_ConfigChannel+0x1da>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b06      	cmp	r3, #6
 80037b6:	d81c      	bhi.n	80037f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	3b05      	subs	r3, #5
 80037ca:	221f      	movs	r2, #31
 80037cc:	fa02 f303 	lsl.w	r3, r2, r3
 80037d0:	43db      	mvns	r3, r3
 80037d2:	4019      	ands	r1, r3
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	3b05      	subs	r3, #5
 80037e4:	fa00 f203 	lsl.w	r2, r0, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	635a      	str	r2, [r3, #52]	@ 0x34
 80037f0:	e03c      	b.n	800386c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b0c      	cmp	r3, #12
 80037f8:	d81c      	bhi.n	8003834 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	3b23      	subs	r3, #35	@ 0x23
 800380c:	221f      	movs	r2, #31
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	4019      	ands	r1, r3
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	6818      	ldr	r0, [r3, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	3b23      	subs	r3, #35	@ 0x23
 8003826:	fa00 f203 	lsl.w	r2, r0, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	631a      	str	r2, [r3, #48]	@ 0x30
 8003832:	e01b      	b.n	800386c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	3b41      	subs	r3, #65	@ 0x41
 8003846:	221f      	movs	r2, #31
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	4019      	ands	r1, r3
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	4613      	mov	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	3b41      	subs	r3, #65	@ 0x41
 8003860:	fa00 f203 	lsl.w	r2, r0, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	430a      	orrs	r2, r1
 800386a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b09      	cmp	r3, #9
 8003872:	d91c      	bls.n	80038ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68d9      	ldr	r1, [r3, #12]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	3b1e      	subs	r3, #30
 8003886:	2207      	movs	r2, #7
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	4019      	ands	r1, r3
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	6898      	ldr	r0, [r3, #8]
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	4613      	mov	r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4413      	add	r3, r2
 800389e:	3b1e      	subs	r3, #30
 80038a0:	fa00 f203 	lsl.w	r2, r0, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	60da      	str	r2, [r3, #12]
 80038ac:	e019      	b.n	80038e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6919      	ldr	r1, [r3, #16]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	4613      	mov	r3, r2
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	4413      	add	r3, r2
 80038be:	2207      	movs	r2, #7
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	4019      	ands	r1, r3
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	6898      	ldr	r0, [r3, #8]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4613      	mov	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4413      	add	r3, r2
 80038d6:	fa00 f203 	lsl.w	r2, r0, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b10      	cmp	r3, #16
 80038e8:	d003      	beq.n	80038f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80038ee:	2b11      	cmp	r3, #17
 80038f0:	d132      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a1d      	ldr	r2, [pc, #116]	@ (800396c <HAL_ADC_ConfigChannel+0x1e4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d125      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d126      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003918:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b10      	cmp	r3, #16
 8003920:	d11a      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003922:	4b13      	ldr	r3, [pc, #76]	@ (8003970 <HAL_ADC_ConfigChannel+0x1e8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a13      	ldr	r2, [pc, #76]	@ (8003974 <HAL_ADC_ConfigChannel+0x1ec>)
 8003928:	fba2 2303 	umull	r2, r3, r2, r3
 800392c:	0c9a      	lsrs	r2, r3, #18
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003938:	e002      	b.n	8003940 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	3b01      	subs	r3, #1
 800393e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f9      	bne.n	800393a <HAL_ADC_ConfigChannel+0x1b2>
 8003946:	e007      	b.n	8003958 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394c:	f043 0220 	orr.w	r2, r3, #32
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003960:	7bfb      	ldrb	r3, [r7, #15]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr
 800396c:	40012400 	.word	0x40012400
 8003970:	20000000 	.word	0x20000000
 8003974:	431bde83 	.word	0x431bde83

08003978 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b01      	cmp	r3, #1
 8003994:	d040      	beq.n	8003a18 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 0201 	orr.w	r2, r2, #1
 80039a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003a24 <ADC_Enable+0xac>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1f      	ldr	r2, [pc, #124]	@ (8003a28 <ADC_Enable+0xb0>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	0c9b      	lsrs	r3, r3, #18
 80039b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039b4:	e002      	b.n	80039bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1f9      	bne.n	80039b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039c2:	f7ff fbef 	bl	80031a4 <HAL_GetTick>
 80039c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80039c8:	e01f      	b.n	8003a0a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039ca:	f7ff fbeb 	bl	80031a4 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d918      	bls.n	8003a0a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d011      	beq.n	8003a0a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e007      	b.n	8003a1a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d1d8      	bne.n	80039ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000000 	.word	0x20000000
 8003a28:	431bde83 	.word	0x431bde83

08003a2c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d12e      	bne.n	8003aa4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 0201 	bic.w	r2, r2, #1
 8003a54:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a56:	f7ff fba5 	bl	80031a4 <HAL_GetTick>
 8003a5a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a5c:	e01b      	b.n	8003a96 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a5e:	f7ff fba1 	bl	80031a4 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d914      	bls.n	8003a96 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d10d      	bne.n	8003a96 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7e:	f043 0210 	orr.w	r2, r3, #16
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	f043 0201 	orr.w	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e007      	b.n	8003aa6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d0dc      	beq.n	8003a5e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8003af4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003acc:	4013      	ands	r3, r2
 8003ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ae2:	4a04      	ldr	r2, [pc, #16]	@ (8003af4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	60d3      	str	r3, [r2, #12]
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bc80      	pop	{r7}
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003afc:	4b04      	ldr	r3, [pc, #16]	@ (8003b10 <__NVIC_GetPriorityGrouping+0x18>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	0a1b      	lsrs	r3, r3, #8
 8003b02:	f003 0307 	and.w	r3, r3, #7
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc80      	pop	{r7}
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	e000ed00 	.word	0xe000ed00

08003b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	db0b      	blt.n	8003b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b26:	79fb      	ldrb	r3, [r7, #7]
 8003b28:	f003 021f 	and.w	r2, r3, #31
 8003b2c:	4906      	ldr	r1, [pc, #24]	@ (8003b48 <__NVIC_EnableIRQ+0x34>)
 8003b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2001      	movs	r0, #1
 8003b36:	fa00 f202 	lsl.w	r2, r0, r2
 8003b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	e000e100 	.word	0xe000e100

08003b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	4603      	mov	r3, r0
 8003b54:	6039      	str	r1, [r7, #0]
 8003b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	db0a      	blt.n	8003b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	490c      	ldr	r1, [pc, #48]	@ (8003b98 <__NVIC_SetPriority+0x4c>)
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	0112      	lsls	r2, r2, #4
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	440b      	add	r3, r1
 8003b70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b74:	e00a      	b.n	8003b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	4908      	ldr	r1, [pc, #32]	@ (8003b9c <__NVIC_SetPriority+0x50>)
 8003b7c:	79fb      	ldrb	r3, [r7, #7]
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	3b04      	subs	r3, #4
 8003b84:	0112      	lsls	r2, r2, #4
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	440b      	add	r3, r1
 8003b8a:	761a      	strb	r2, [r3, #24]
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	e000e100 	.word	0xe000e100
 8003b9c:	e000ed00 	.word	0xe000ed00

08003ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b089      	sub	sp, #36	@ 0x24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 0307 	and.w	r3, r3, #7
 8003bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f1c3 0307 	rsb	r3, r3, #7
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	bf28      	it	cs
 8003bbe:	2304      	movcs	r3, #4
 8003bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	3304      	adds	r3, #4
 8003bc6:	2b06      	cmp	r3, #6
 8003bc8:	d902      	bls.n	8003bd0 <NVIC_EncodePriority+0x30>
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3b03      	subs	r3, #3
 8003bce:	e000      	b.n	8003bd2 <NVIC_EncodePriority+0x32>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43da      	mvns	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	401a      	ands	r2, r3
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003be8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf2:	43d9      	mvns	r1, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bf8:	4313      	orrs	r3, r2
         );
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3724      	adds	r7, #36	@ 0x24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bc80      	pop	{r7}
 8003c02:	4770      	bx	lr

08003c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c14:	d301      	bcc.n	8003c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c16:	2301      	movs	r3, #1
 8003c18:	e00f      	b.n	8003c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c44 <SysTick_Config+0x40>)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c22:	210f      	movs	r1, #15
 8003c24:	f04f 30ff 	mov.w	r0, #4294967295
 8003c28:	f7ff ff90 	bl	8003b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c2c:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <SysTick_Config+0x40>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c32:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <SysTick_Config+0x40>)
 8003c34:	2207      	movs	r2, #7
 8003c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	e000e010 	.word	0xe000e010

08003c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff ff2d 	bl	8003ab0 <__NVIC_SetPriorityGrouping>
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b086      	sub	sp, #24
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	4603      	mov	r3, r0
 8003c66:	60b9      	str	r1, [r7, #8]
 8003c68:	607a      	str	r2, [r7, #4]
 8003c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c70:	f7ff ff42 	bl	8003af8 <__NVIC_GetPriorityGrouping>
 8003c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	68b9      	ldr	r1, [r7, #8]
 8003c7a:	6978      	ldr	r0, [r7, #20]
 8003c7c:	f7ff ff90 	bl	8003ba0 <NVIC_EncodePriority>
 8003c80:	4602      	mov	r2, r0
 8003c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c86:	4611      	mov	r1, r2
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff ff5f 	bl	8003b4c <__NVIC_SetPriority>
}
 8003c8e:	bf00      	nop
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b082      	sub	sp, #8
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff ff35 	bl	8003b14 <__NVIC_EnableIRQ>
}
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b082      	sub	sp, #8
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff ffa2 	bl	8003c04 <SysTick_Config>
 8003cc0:	4603      	mov	r3, r0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b085      	sub	sp, #20
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d008      	beq.n	8003cf4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2204      	movs	r2, #4
 8003ce6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e020      	b.n	8003d36 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 020e 	bic.w	r2, r2, #14
 8003d02:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0201 	bic.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d22:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d005      	beq.n	8003d64 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2204      	movs	r2, #4
 8003d5c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	73fb      	strb	r3, [r7, #15]
 8003d62:	e051      	b.n	8003e08 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 020e 	bic.w	r2, r2, #14
 8003d72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0201 	bic.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a22      	ldr	r2, [pc, #136]	@ (8003e14 <HAL_DMA_Abort_IT+0xd4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d029      	beq.n	8003de2 <HAL_DMA_Abort_IT+0xa2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a21      	ldr	r2, [pc, #132]	@ (8003e18 <HAL_DMA_Abort_IT+0xd8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d022      	beq.n	8003dde <HAL_DMA_Abort_IT+0x9e>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8003e1c <HAL_DMA_Abort_IT+0xdc>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01a      	beq.n	8003dd8 <HAL_DMA_Abort_IT+0x98>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e20 <HAL_DMA_Abort_IT+0xe0>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d012      	beq.n	8003dd2 <HAL_DMA_Abort_IT+0x92>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e24 <HAL_DMA_Abort_IT+0xe4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00a      	beq.n	8003dcc <HAL_DMA_Abort_IT+0x8c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a1b      	ldr	r2, [pc, #108]	@ (8003e28 <HAL_DMA_Abort_IT+0xe8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d102      	bne.n	8003dc6 <HAL_DMA_Abort_IT+0x86>
 8003dc0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003dc4:	e00e      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003dc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dca:	e00b      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003dcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003dd0:	e008      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003dd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003dd6:	e005      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003dd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ddc:	e002      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003dde:	2310      	movs	r3, #16
 8003de0:	e000      	b.n	8003de4 <HAL_DMA_Abort_IT+0xa4>
 8003de2:	2301      	movs	r3, #1
 8003de4:	4a11      	ldr	r2, [pc, #68]	@ (8003e2c <HAL_DMA_Abort_IT+0xec>)
 8003de6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	4798      	blx	r3
    } 
  }
  return status;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	40020008 	.word	0x40020008
 8003e18:	4002001c 	.word	0x4002001c
 8003e1c:	40020030 	.word	0x40020030
 8003e20:	40020044 	.word	0x40020044
 8003e24:	40020058 	.word	0x40020058
 8003e28:	4002006c 	.word	0x4002006c
 8003e2c:	40020000 	.word	0x40020000

08003e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b08b      	sub	sp, #44	@ 0x2c
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e42:	e169      	b.n	8004118 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003e44:	2201      	movs	r2, #1
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	f040 8158 	bne.w	8004112 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	4a9a      	ldr	r2, [pc, #616]	@ (80040d0 <HAL_GPIO_Init+0x2a0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d05e      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
 8003e6c:	4a98      	ldr	r2, [pc, #608]	@ (80040d0 <HAL_GPIO_Init+0x2a0>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d875      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003e72:	4a98      	ldr	r2, [pc, #608]	@ (80040d4 <HAL_GPIO_Init+0x2a4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d058      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
 8003e78:	4a96      	ldr	r2, [pc, #600]	@ (80040d4 <HAL_GPIO_Init+0x2a4>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d86f      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003e7e:	4a96      	ldr	r2, [pc, #600]	@ (80040d8 <HAL_GPIO_Init+0x2a8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d052      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
 8003e84:	4a94      	ldr	r2, [pc, #592]	@ (80040d8 <HAL_GPIO_Init+0x2a8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d869      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003e8a:	4a94      	ldr	r2, [pc, #592]	@ (80040dc <HAL_GPIO_Init+0x2ac>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d04c      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
 8003e90:	4a92      	ldr	r2, [pc, #584]	@ (80040dc <HAL_GPIO_Init+0x2ac>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d863      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003e96:	4a92      	ldr	r2, [pc, #584]	@ (80040e0 <HAL_GPIO_Init+0x2b0>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d046      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
 8003e9c:	4a90      	ldr	r2, [pc, #576]	@ (80040e0 <HAL_GPIO_Init+0x2b0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d85d      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003ea2:	2b12      	cmp	r3, #18
 8003ea4:	d82a      	bhi.n	8003efc <HAL_GPIO_Init+0xcc>
 8003ea6:	2b12      	cmp	r3, #18
 8003ea8:	d859      	bhi.n	8003f5e <HAL_GPIO_Init+0x12e>
 8003eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb0 <HAL_GPIO_Init+0x80>)
 8003eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb0:	08003f2b 	.word	0x08003f2b
 8003eb4:	08003f05 	.word	0x08003f05
 8003eb8:	08003f17 	.word	0x08003f17
 8003ebc:	08003f59 	.word	0x08003f59
 8003ec0:	08003f5f 	.word	0x08003f5f
 8003ec4:	08003f5f 	.word	0x08003f5f
 8003ec8:	08003f5f 	.word	0x08003f5f
 8003ecc:	08003f5f 	.word	0x08003f5f
 8003ed0:	08003f5f 	.word	0x08003f5f
 8003ed4:	08003f5f 	.word	0x08003f5f
 8003ed8:	08003f5f 	.word	0x08003f5f
 8003edc:	08003f5f 	.word	0x08003f5f
 8003ee0:	08003f5f 	.word	0x08003f5f
 8003ee4:	08003f5f 	.word	0x08003f5f
 8003ee8:	08003f5f 	.word	0x08003f5f
 8003eec:	08003f5f 	.word	0x08003f5f
 8003ef0:	08003f5f 	.word	0x08003f5f
 8003ef4:	08003f0d 	.word	0x08003f0d
 8003ef8:	08003f21 	.word	0x08003f21
 8003efc:	4a79      	ldr	r2, [pc, #484]	@ (80040e4 <HAL_GPIO_Init+0x2b4>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d013      	beq.n	8003f2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003f02:	e02c      	b.n	8003f5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	623b      	str	r3, [r7, #32]
          break;
 8003f0a:	e029      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	3304      	adds	r3, #4
 8003f12:	623b      	str	r3, [r7, #32]
          break;
 8003f14:	e024      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	3308      	adds	r3, #8
 8003f1c:	623b      	str	r3, [r7, #32]
          break;
 8003f1e:	e01f      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	330c      	adds	r3, #12
 8003f26:	623b      	str	r3, [r7, #32]
          break;
 8003f28:	e01a      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d102      	bne.n	8003f38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f32:	2304      	movs	r3, #4
 8003f34:	623b      	str	r3, [r7, #32]
          break;
 8003f36:	e013      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d105      	bne.n	8003f4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f40:	2308      	movs	r3, #8
 8003f42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69fa      	ldr	r2, [r7, #28]
 8003f48:	611a      	str	r2, [r3, #16]
          break;
 8003f4a:	e009      	b.n	8003f60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f4c:	2308      	movs	r3, #8
 8003f4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	69fa      	ldr	r2, [r7, #28]
 8003f54:	615a      	str	r2, [r3, #20]
          break;
 8003f56:	e003      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	623b      	str	r3, [r7, #32]
          break;
 8003f5c:	e000      	b.n	8003f60 <HAL_GPIO_Init+0x130>
          break;
 8003f5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	2bff      	cmp	r3, #255	@ 0xff
 8003f64:	d801      	bhi.n	8003f6a <HAL_GPIO_Init+0x13a>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	e001      	b.n	8003f6e <HAL_GPIO_Init+0x13e>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	2bff      	cmp	r3, #255	@ 0xff
 8003f74:	d802      	bhi.n	8003f7c <HAL_GPIO_Init+0x14c>
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	e002      	b.n	8003f82 <HAL_GPIO_Init+0x152>
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	3b08      	subs	r3, #8
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	210f      	movs	r1, #15
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	401a      	ands	r2, r3
 8003f94:	6a39      	ldr	r1, [r7, #32]
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9c:	431a      	orrs	r2, r3
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 80b1 	beq.w	8004112 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003fb0:	4b4d      	ldr	r3, [pc, #308]	@ (80040e8 <HAL_GPIO_Init+0x2b8>)
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	4a4c      	ldr	r2, [pc, #304]	@ (80040e8 <HAL_GPIO_Init+0x2b8>)
 8003fb6:	f043 0301 	orr.w	r3, r3, #1
 8003fba:	6193      	str	r3, [r2, #24]
 8003fbc:	4b4a      	ldr	r3, [pc, #296]	@ (80040e8 <HAL_GPIO_Init+0x2b8>)
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	60bb      	str	r3, [r7, #8]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003fc8:	4a48      	ldr	r2, [pc, #288]	@ (80040ec <HAL_GPIO_Init+0x2bc>)
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	089b      	lsrs	r3, r3, #2
 8003fce:	3302      	adds	r3, #2
 8003fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	f003 0303 	and.w	r3, r3, #3
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	220f      	movs	r2, #15
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a40      	ldr	r2, [pc, #256]	@ (80040f0 <HAL_GPIO_Init+0x2c0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d013      	beq.n	800401c <HAL_GPIO_Init+0x1ec>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a3f      	ldr	r2, [pc, #252]	@ (80040f4 <HAL_GPIO_Init+0x2c4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d00d      	beq.n	8004018 <HAL_GPIO_Init+0x1e8>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a3e      	ldr	r2, [pc, #248]	@ (80040f8 <HAL_GPIO_Init+0x2c8>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d007      	beq.n	8004014 <HAL_GPIO_Init+0x1e4>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a3d      	ldr	r2, [pc, #244]	@ (80040fc <HAL_GPIO_Init+0x2cc>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d101      	bne.n	8004010 <HAL_GPIO_Init+0x1e0>
 800400c:	2303      	movs	r3, #3
 800400e:	e006      	b.n	800401e <HAL_GPIO_Init+0x1ee>
 8004010:	2304      	movs	r3, #4
 8004012:	e004      	b.n	800401e <HAL_GPIO_Init+0x1ee>
 8004014:	2302      	movs	r3, #2
 8004016:	e002      	b.n	800401e <HAL_GPIO_Init+0x1ee>
 8004018:	2301      	movs	r3, #1
 800401a:	e000      	b.n	800401e <HAL_GPIO_Init+0x1ee>
 800401c:	2300      	movs	r3, #0
 800401e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004020:	f002 0203 	and.w	r2, r2, #3
 8004024:	0092      	lsls	r2, r2, #2
 8004026:	4093      	lsls	r3, r2
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	4313      	orrs	r3, r2
 800402c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800402e:	492f      	ldr	r1, [pc, #188]	@ (80040ec <HAL_GPIO_Init+0x2bc>)
 8004030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004032:	089b      	lsrs	r3, r3, #2
 8004034:	3302      	adds	r3, #2
 8004036:	68fa      	ldr	r2, [r7, #12]
 8004038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d006      	beq.n	8004056 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004048:	4b2d      	ldr	r3, [pc, #180]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	492c      	ldr	r1, [pc, #176]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	4313      	orrs	r3, r2
 8004052:	608b      	str	r3, [r1, #8]
 8004054:	e006      	b.n	8004064 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004056:	4b2a      	ldr	r3, [pc, #168]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004058:	689a      	ldr	r2, [r3, #8]
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	43db      	mvns	r3, r3
 800405e:	4928      	ldr	r1, [pc, #160]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004060:	4013      	ands	r3, r2
 8004062:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d006      	beq.n	800407e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004070:	4b23      	ldr	r3, [pc, #140]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	4922      	ldr	r1, [pc, #136]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	4313      	orrs	r3, r2
 800407a:	60cb      	str	r3, [r1, #12]
 800407c:	e006      	b.n	800408c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800407e:	4b20      	ldr	r3, [pc, #128]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	43db      	mvns	r3, r3
 8004086:	491e      	ldr	r1, [pc, #120]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 8004088:	4013      	ands	r3, r2
 800408a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d006      	beq.n	80040a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004098:	4b19      	ldr	r3, [pc, #100]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	4918      	ldr	r1, [pc, #96]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	604b      	str	r3, [r1, #4]
 80040a4:	e006      	b.n	80040b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80040a6:	4b16      	ldr	r3, [pc, #88]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	43db      	mvns	r3, r3
 80040ae:	4914      	ldr	r1, [pc, #80]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d021      	beq.n	8004104 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80040c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	490e      	ldr	r1, [pc, #56]	@ (8004100 <HAL_GPIO_Init+0x2d0>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	600b      	str	r3, [r1, #0]
 80040cc:	e021      	b.n	8004112 <HAL_GPIO_Init+0x2e2>
 80040ce:	bf00      	nop
 80040d0:	10320000 	.word	0x10320000
 80040d4:	10310000 	.word	0x10310000
 80040d8:	10220000 	.word	0x10220000
 80040dc:	10210000 	.word	0x10210000
 80040e0:	10120000 	.word	0x10120000
 80040e4:	10110000 	.word	0x10110000
 80040e8:	40021000 	.word	0x40021000
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40010800 	.word	0x40010800
 80040f4:	40010c00 	.word	0x40010c00
 80040f8:	40011000 	.word	0x40011000
 80040fc:	40011400 	.word	0x40011400
 8004100:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_GPIO_Init+0x304>)
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	43db      	mvns	r3, r3
 800410c:	4909      	ldr	r1, [pc, #36]	@ (8004134 <HAL_GPIO_Init+0x304>)
 800410e:	4013      	ands	r3, r2
 8004110:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	3301      	adds	r3, #1
 8004116:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411e:	fa22 f303 	lsr.w	r3, r2, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	f47f ae8e 	bne.w	8003e44 <HAL_GPIO_Init+0x14>
  }
}
 8004128:	bf00      	nop
 800412a:	bf00      	nop
 800412c:	372c      	adds	r7, #44	@ 0x2c
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	40010400 	.word	0x40010400

08004138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	460b      	mov	r3, r1
 8004142:	807b      	strh	r3, [r7, #2]
 8004144:	4613      	mov	r3, r2
 8004146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004148:	787b      	ldrb	r3, [r7, #1]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800414e:	887a      	ldrh	r2, [r7, #2]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004154:	e003      	b.n	800415e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004156:	887b      	ldrh	r3, [r7, #2]
 8004158:	041a      	lsls	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	611a      	str	r2, [r3, #16]
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr

08004168 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e272      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 8087 	beq.w	8004296 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004188:	4b92      	ldr	r3, [pc, #584]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f003 030c 	and.w	r3, r3, #12
 8004190:	2b04      	cmp	r3, #4
 8004192:	d00c      	beq.n	80041ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004194:	4b8f      	ldr	r3, [pc, #572]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f003 030c 	and.w	r3, r3, #12
 800419c:	2b08      	cmp	r3, #8
 800419e:	d112      	bne.n	80041c6 <HAL_RCC_OscConfig+0x5e>
 80041a0:	4b8c      	ldr	r3, [pc, #560]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ac:	d10b      	bne.n	80041c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ae:	4b89      	ldr	r3, [pc, #548]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d06c      	beq.n	8004294 <HAL_RCC_OscConfig+0x12c>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d168      	bne.n	8004294 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e24c      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ce:	d106      	bne.n	80041de <HAL_RCC_OscConfig+0x76>
 80041d0:	4b80      	ldr	r3, [pc, #512]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a7f      	ldr	r2, [pc, #508]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	e02e      	b.n	800423c <HAL_RCC_OscConfig+0xd4>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10c      	bne.n	8004200 <HAL_RCC_OscConfig+0x98>
 80041e6:	4b7b      	ldr	r3, [pc, #492]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a7a      	ldr	r2, [pc, #488]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	4b78      	ldr	r3, [pc, #480]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a77      	ldr	r2, [pc, #476]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80041f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	e01d      	b.n	800423c <HAL_RCC_OscConfig+0xd4>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004208:	d10c      	bne.n	8004224 <HAL_RCC_OscConfig+0xbc>
 800420a:	4b72      	ldr	r3, [pc, #456]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a71      	ldr	r2, [pc, #452]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004214:	6013      	str	r3, [r2, #0]
 8004216:	4b6f      	ldr	r3, [pc, #444]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a6e      	ldr	r2, [pc, #440]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800421c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004220:	6013      	str	r3, [r2, #0]
 8004222:	e00b      	b.n	800423c <HAL_RCC_OscConfig+0xd4>
 8004224:	4b6b      	ldr	r3, [pc, #428]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a6a      	ldr	r2, [pc, #424]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800422a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	4b68      	ldr	r3, [pc, #416]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a67      	ldr	r2, [pc, #412]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800423a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d013      	beq.n	800426c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004244:	f7fe ffae 	bl	80031a4 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800424c:	f7fe ffaa 	bl	80031a4 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b64      	cmp	r3, #100	@ 0x64
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e200      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425e:	4b5d      	ldr	r3, [pc, #372]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0xe4>
 800426a:	e014      	b.n	8004296 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426c:	f7fe ff9a 	bl	80031a4 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004274:	f7fe ff96 	bl	80031a4 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b64      	cmp	r3, #100	@ 0x64
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e1ec      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004286:	4b53      	ldr	r3, [pc, #332]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x10c>
 8004292:	e000      	b.n	8004296 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d063      	beq.n	800436a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042a2:	4b4c      	ldr	r3, [pc, #304]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00b      	beq.n	80042c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042ae:	4b49      	ldr	r3, [pc, #292]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f003 030c 	and.w	r3, r3, #12
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d11c      	bne.n	80042f4 <HAL_RCC_OscConfig+0x18c>
 80042ba:	4b46      	ldr	r3, [pc, #280]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d116      	bne.n	80042f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042c6:	4b43      	ldr	r3, [pc, #268]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d005      	beq.n	80042de <HAL_RCC_OscConfig+0x176>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d001      	beq.n	80042de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e1c0      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042de:	4b3d      	ldr	r3, [pc, #244]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4939      	ldr	r1, [pc, #228]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f2:	e03a      	b.n	800436a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d020      	beq.n	800433e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042fc:	4b36      	ldr	r3, [pc, #216]	@ (80043d8 <HAL_RCC_OscConfig+0x270>)
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004302:	f7fe ff4f 	bl	80031a4 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800430a:	f7fe ff4b 	bl	80031a4 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e1a1      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431c:	4b2d      	ldr	r3, [pc, #180]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0f0      	beq.n	800430a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004328:	4b2a      	ldr	r3, [pc, #168]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4927      	ldr	r1, [pc, #156]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004338:	4313      	orrs	r3, r2
 800433a:	600b      	str	r3, [r1, #0]
 800433c:	e015      	b.n	800436a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800433e:	4b26      	ldr	r3, [pc, #152]	@ (80043d8 <HAL_RCC_OscConfig+0x270>)
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004344:	f7fe ff2e 	bl	80031a4 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800434c:	f7fe ff2a 	bl	80031a4 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e180      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800435e:	4b1d      	ldr	r3, [pc, #116]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0308 	and.w	r3, r3, #8
 8004372:	2b00      	cmp	r3, #0
 8004374:	d03a      	beq.n	80043ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d019      	beq.n	80043b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800437e:	4b17      	ldr	r3, [pc, #92]	@ (80043dc <HAL_RCC_OscConfig+0x274>)
 8004380:	2201      	movs	r2, #1
 8004382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004384:	f7fe ff0e 	bl	80031a4 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800438c:	f7fe ff0a 	bl	80031a4 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b02      	cmp	r3, #2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e160      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800439e:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <HAL_RCC_OscConfig+0x26c>)
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f0      	beq.n	800438c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043aa:	2001      	movs	r0, #1
 80043ac:	f000 face 	bl	800494c <RCC_Delay>
 80043b0:	e01c      	b.n	80043ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043b2:	4b0a      	ldr	r3, [pc, #40]	@ (80043dc <HAL_RCC_OscConfig+0x274>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7fe fef4 	bl	80031a4 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043be:	e00f      	b.n	80043e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043c0:	f7fe fef0 	bl	80031a4 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d908      	bls.n	80043e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e146      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
 80043d2:	bf00      	nop
 80043d4:	40021000 	.word	0x40021000
 80043d8:	42420000 	.word	0x42420000
 80043dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043e0:	4b92      	ldr	r3, [pc, #584]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e9      	bne.n	80043c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 80a6 	beq.w	8004546 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043fa:	2300      	movs	r3, #0
 80043fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043fe:	4b8b      	ldr	r3, [pc, #556]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10d      	bne.n	8004426 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800440a:	4b88      	ldr	r3, [pc, #544]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	4a87      	ldr	r2, [pc, #540]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004414:	61d3      	str	r3, [r2, #28]
 8004416:	4b85      	ldr	r3, [pc, #532]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004422:	2301      	movs	r3, #1
 8004424:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004426:	4b82      	ldr	r3, [pc, #520]	@ (8004630 <HAL_RCC_OscConfig+0x4c8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d118      	bne.n	8004464 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004432:	4b7f      	ldr	r3, [pc, #508]	@ (8004630 <HAL_RCC_OscConfig+0x4c8>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a7e      	ldr	r2, [pc, #504]	@ (8004630 <HAL_RCC_OscConfig+0x4c8>)
 8004438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800443c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800443e:	f7fe feb1 	bl	80031a4 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004446:	f7fe fead 	bl	80031a4 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b64      	cmp	r3, #100	@ 0x64
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e103      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004458:	4b75      	ldr	r3, [pc, #468]	@ (8004630 <HAL_RCC_OscConfig+0x4c8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d106      	bne.n	800447a <HAL_RCC_OscConfig+0x312>
 800446c:	4b6f      	ldr	r3, [pc, #444]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	4a6e      	ldr	r2, [pc, #440]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004472:	f043 0301 	orr.w	r3, r3, #1
 8004476:	6213      	str	r3, [r2, #32]
 8004478:	e02d      	b.n	80044d6 <HAL_RCC_OscConfig+0x36e>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10c      	bne.n	800449c <HAL_RCC_OscConfig+0x334>
 8004482:	4b6a      	ldr	r3, [pc, #424]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	4a69      	ldr	r2, [pc, #420]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004488:	f023 0301 	bic.w	r3, r3, #1
 800448c:	6213      	str	r3, [r2, #32]
 800448e:	4b67      	ldr	r3, [pc, #412]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	4a66      	ldr	r2, [pc, #408]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004494:	f023 0304 	bic.w	r3, r3, #4
 8004498:	6213      	str	r3, [r2, #32]
 800449a:	e01c      	b.n	80044d6 <HAL_RCC_OscConfig+0x36e>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2b05      	cmp	r3, #5
 80044a2:	d10c      	bne.n	80044be <HAL_RCC_OscConfig+0x356>
 80044a4:	4b61      	ldr	r3, [pc, #388]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	4a60      	ldr	r2, [pc, #384]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044aa:	f043 0304 	orr.w	r3, r3, #4
 80044ae:	6213      	str	r3, [r2, #32]
 80044b0:	4b5e      	ldr	r3, [pc, #376]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	4a5d      	ldr	r2, [pc, #372]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044b6:	f043 0301 	orr.w	r3, r3, #1
 80044ba:	6213      	str	r3, [r2, #32]
 80044bc:	e00b      	b.n	80044d6 <HAL_RCC_OscConfig+0x36e>
 80044be:	4b5b      	ldr	r3, [pc, #364]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	4a5a      	ldr	r2, [pc, #360]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044c4:	f023 0301 	bic.w	r3, r3, #1
 80044c8:	6213      	str	r3, [r2, #32]
 80044ca:	4b58      	ldr	r3, [pc, #352]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	4a57      	ldr	r2, [pc, #348]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044d0:	f023 0304 	bic.w	r3, r3, #4
 80044d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d015      	beq.n	800450a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044de:	f7fe fe61 	bl	80031a4 <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044e4:	e00a      	b.n	80044fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044e6:	f7fe fe5d 	bl	80031a4 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e0b1      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044fc:	4b4b      	ldr	r3, [pc, #300]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d0ee      	beq.n	80044e6 <HAL_RCC_OscConfig+0x37e>
 8004508:	e014      	b.n	8004534 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800450a:	f7fe fe4b 	bl	80031a4 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004510:	e00a      	b.n	8004528 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004512:	f7fe fe47 	bl	80031a4 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004520:	4293      	cmp	r3, r2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e09b      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004528:	4b40      	ldr	r3, [pc, #256]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1ee      	bne.n	8004512 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d105      	bne.n	8004546 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453a:	4b3c      	ldr	r3, [pc, #240]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	4a3b      	ldr	r2, [pc, #236]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004540:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004544:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69db      	ldr	r3, [r3, #28]
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 8087 	beq.w	800465e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004550:	4b36      	ldr	r3, [pc, #216]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 030c 	and.w	r3, r3, #12
 8004558:	2b08      	cmp	r3, #8
 800455a:	d061      	beq.n	8004620 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	2b02      	cmp	r3, #2
 8004562:	d146      	bne.n	80045f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004564:	4b33      	ldr	r3, [pc, #204]	@ (8004634 <HAL_RCC_OscConfig+0x4cc>)
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800456a:	f7fe fe1b 	bl	80031a4 <HAL_GetTick>
 800456e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004570:	e008      	b.n	8004584 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004572:	f7fe fe17 	bl	80031a4 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e06d      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004584:	4b29      	ldr	r3, [pc, #164]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1f0      	bne.n	8004572 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004598:	d108      	bne.n	80045ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800459a:	4b24      	ldr	r3, [pc, #144]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	4921      	ldr	r1, [pc, #132]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045ac:	4b1f      	ldr	r3, [pc, #124]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a19      	ldr	r1, [r3, #32]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045bc:	430b      	orrs	r3, r1
 80045be:	491b      	ldr	r1, [pc, #108]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004634 <HAL_RCC_OscConfig+0x4cc>)
 80045c6:	2201      	movs	r2, #1
 80045c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ca:	f7fe fdeb 	bl	80031a4 <HAL_GetTick>
 80045ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045d0:	e008      	b.n	80045e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d2:	f7fe fde7 	bl	80031a4 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e03d      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045e4:	4b11      	ldr	r3, [pc, #68]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0f0      	beq.n	80045d2 <HAL_RCC_OscConfig+0x46a>
 80045f0:	e035      	b.n	800465e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045f2:	4b10      	ldr	r3, [pc, #64]	@ (8004634 <HAL_RCC_OscConfig+0x4cc>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f8:	f7fe fdd4 	bl	80031a4 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004600:	f7fe fdd0 	bl	80031a4 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b02      	cmp	r3, #2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e026      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004612:	4b06      	ldr	r3, [pc, #24]	@ (800462c <HAL_RCC_OscConfig+0x4c4>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d1f0      	bne.n	8004600 <HAL_RCC_OscConfig+0x498>
 800461e:	e01e      	b.n	800465e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d107      	bne.n	8004638 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e019      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
 800462c:	40021000 	.word	0x40021000
 8004630:	40007000 	.word	0x40007000
 8004634:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004638:	4b0b      	ldr	r3, [pc, #44]	@ (8004668 <HAL_RCC_OscConfig+0x500>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	429a      	cmp	r2, r3
 800464a:	d106      	bne.n	800465a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004656:	429a      	cmp	r2, r3
 8004658:	d001      	beq.n	800465e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e000      	b.n	8004660 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40021000 	.word	0x40021000

0800466c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0d0      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004680:	4b6a      	ldr	r3, [pc, #424]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	429a      	cmp	r2, r3
 800468c:	d910      	bls.n	80046b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800468e:	4b67      	ldr	r3, [pc, #412]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f023 0207 	bic.w	r2, r3, #7
 8004696:	4965      	ldr	r1, [pc, #404]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	4313      	orrs	r3, r2
 800469c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800469e:	4b63      	ldr	r3, [pc, #396]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d001      	beq.n	80046b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0b8      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d020      	beq.n	80046fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c8:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	4a58      	ldr	r2, [pc, #352]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80046d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046e0:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	4a52      	ldr	r2, [pc, #328]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046e6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80046ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ec:	4b50      	ldr	r3, [pc, #320]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	494d      	ldr	r1, [pc, #308]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d040      	beq.n	800478c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d107      	bne.n	8004722 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004712:	4b47      	ldr	r3, [pc, #284]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d115      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e07f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b02      	cmp	r3, #2
 8004728:	d107      	bne.n	800473a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472a:	4b41      	ldr	r3, [pc, #260]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e073      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473a:	4b3d      	ldr	r3, [pc, #244]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e06b      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800474a:	4b39      	ldr	r3, [pc, #228]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f023 0203 	bic.w	r2, r3, #3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	4936      	ldr	r1, [pc, #216]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 8004758:	4313      	orrs	r3, r2
 800475a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800475c:	f7fe fd22 	bl	80031a4 <HAL_GetTick>
 8004760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004762:	e00a      	b.n	800477a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004764:	f7fe fd1e 	bl	80031a4 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004772:	4293      	cmp	r3, r2
 8004774:	d901      	bls.n	800477a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e053      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477a:	4b2d      	ldr	r3, [pc, #180]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f003 020c 	and.w	r2, r3, #12
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	429a      	cmp	r2, r3
 800478a:	d1eb      	bne.n	8004764 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800478c:	4b27      	ldr	r3, [pc, #156]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d210      	bcs.n	80047bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b24      	ldr	r3, [pc, #144]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 0207 	bic.w	r2, r3, #7
 80047a2:	4922      	ldr	r1, [pc, #136]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b20      	ldr	r3, [pc, #128]	@ (800482c <HAL_RCC_ClockConfig+0x1c0>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e032      	b.n	8004822 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d008      	beq.n	80047da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c8:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4916      	ldr	r1, [pc, #88]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d009      	beq.n	80047fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047e6:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	490e      	ldr	r1, [pc, #56]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047fa:	f000 f821 	bl	8004840 <HAL_RCC_GetSysClockFreq>
 80047fe:	4602      	mov	r2, r0
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <HAL_RCC_ClockConfig+0x1c4>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	091b      	lsrs	r3, r3, #4
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	490a      	ldr	r1, [pc, #40]	@ (8004834 <HAL_RCC_ClockConfig+0x1c8>)
 800480c:	5ccb      	ldrb	r3, [r1, r3]
 800480e:	fa22 f303 	lsr.w	r3, r2, r3
 8004812:	4a09      	ldr	r2, [pc, #36]	@ (8004838 <HAL_RCC_ClockConfig+0x1cc>)
 8004814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004816:	4b09      	ldr	r3, [pc, #36]	@ (800483c <HAL_RCC_ClockConfig+0x1d0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe fc80 	bl	8003120 <HAL_InitTick>

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40022000 	.word	0x40022000
 8004830:	40021000 	.word	0x40021000
 8004834:	08009ae8 	.word	0x08009ae8
 8004838:	20000000 	.word	0x20000000
 800483c:	20000004 	.word	0x20000004

08004840 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]
 800484a:	2300      	movs	r3, #0
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	2300      	movs	r3, #0
 8004850:	617b      	str	r3, [r7, #20]
 8004852:	2300      	movs	r3, #0
 8004854:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004856:	2300      	movs	r3, #0
 8004858:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800485a:	4b1e      	ldr	r3, [pc, #120]	@ (80048d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 030c 	and.w	r3, r3, #12
 8004866:	2b04      	cmp	r3, #4
 8004868:	d002      	beq.n	8004870 <HAL_RCC_GetSysClockFreq+0x30>
 800486a:	2b08      	cmp	r3, #8
 800486c:	d003      	beq.n	8004876 <HAL_RCC_GetSysClockFreq+0x36>
 800486e:	e027      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004870:	4b19      	ldr	r3, [pc, #100]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004872:	613b      	str	r3, [r7, #16]
      break;
 8004874:	e027      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	0c9b      	lsrs	r3, r3, #18
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	4a17      	ldr	r2, [pc, #92]	@ (80048dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004880:	5cd3      	ldrb	r3, [r2, r3]
 8004882:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d010      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800488e:	4b11      	ldr	r3, [pc, #68]	@ (80048d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	0c5b      	lsrs	r3, r3, #17
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	4a11      	ldr	r2, [pc, #68]	@ (80048e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800489a:	5cd3      	ldrb	r3, [r2, r3]
 800489c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a0d      	ldr	r2, [pc, #52]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80048a2:	fb03 f202 	mul.w	r2, r3, r2
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ac:	617b      	str	r3, [r7, #20]
 80048ae:	e004      	b.n	80048ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a0c      	ldr	r2, [pc, #48]	@ (80048e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	613b      	str	r3, [r7, #16]
      break;
 80048be:	e002      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048c0:	4b05      	ldr	r3, [pc, #20]	@ (80048d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80048c2:	613b      	str	r3, [r7, #16]
      break;
 80048c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048c6:	693b      	ldr	r3, [r7, #16]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	371c      	adds	r7, #28
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40021000 	.word	0x40021000
 80048d8:	007a1200 	.word	0x007a1200
 80048dc:	08009e90 	.word	0x08009e90
 80048e0:	08009ea0 	.word	0x08009ea0
 80048e4:	003d0900 	.word	0x003d0900

080048e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048ec:	4b02      	ldr	r3, [pc, #8]	@ (80048f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80048ee:	681b      	ldr	r3, [r3, #0]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr
 80048f8:	20000000 	.word	0x20000000

080048fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004900:	f7ff fff2 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 8004904:	4602      	mov	r2, r0
 8004906:	4b05      	ldr	r3, [pc, #20]	@ (800491c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	0a1b      	lsrs	r3, r3, #8
 800490c:	f003 0307 	and.w	r3, r3, #7
 8004910:	4903      	ldr	r1, [pc, #12]	@ (8004920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004912:	5ccb      	ldrb	r3, [r1, r3]
 8004914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004918:	4618      	mov	r0, r3
 800491a:	bd80      	pop	{r7, pc}
 800491c:	40021000 	.word	0x40021000
 8004920:	08009af8 	.word	0x08009af8

08004924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004928:	f7ff ffde 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 800492c:	4602      	mov	r2, r0
 800492e:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	0adb      	lsrs	r3, r3, #11
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	4903      	ldr	r1, [pc, #12]	@ (8004948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800493a:	5ccb      	ldrb	r3, [r1, r3]
 800493c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004940:	4618      	mov	r0, r3
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40021000 	.word	0x40021000
 8004948:	08009af8 	.word	0x08009af8

0800494c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004954:	4b0a      	ldr	r3, [pc, #40]	@ (8004980 <RCC_Delay+0x34>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a0a      	ldr	r2, [pc, #40]	@ (8004984 <RCC_Delay+0x38>)
 800495a:	fba2 2303 	umull	r2, r3, r2, r3
 800495e:	0a5b      	lsrs	r3, r3, #9
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004968:	bf00      	nop
  }
  while (Delay --);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1e5a      	subs	r2, r3, #1
 800496e:	60fa      	str	r2, [r7, #12]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1f9      	bne.n	8004968 <RCC_Delay+0x1c>
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr
 8004980:	20000000 	.word	0x20000000
 8004984:	10624dd3 	.word	0x10624dd3

08004988 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	2300      	movs	r3, #0
 8004996:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d07d      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80049a4:	2300      	movs	r3, #0
 80049a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049a8:	4b4f      	ldr	r3, [pc, #316]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10d      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b4:	4b4c      	ldr	r3, [pc, #304]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	4a4b      	ldr	r2, [pc, #300]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049be:	61d3      	str	r3, [r2, #28]
 80049c0:	4b49      	ldr	r3, [pc, #292]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c8:	60bb      	str	r3, [r7, #8]
 80049ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049cc:	2301      	movs	r3, #1
 80049ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d0:	4b46      	ldr	r3, [pc, #280]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d118      	bne.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049dc:	4b43      	ldr	r3, [pc, #268]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a42      	ldr	r2, [pc, #264]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049e8:	f7fe fbdc 	bl	80031a4 <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ee:	e008      	b.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f0:	f7fe fbd8 	bl	80031a4 <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b64      	cmp	r3, #100	@ 0x64
 80049fc:	d901      	bls.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e06d      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a02:	4b3a      	ldr	r3, [pc, #232]	@ (8004aec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f0      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a0e:	4b36      	ldr	r3, [pc, #216]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a16:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d02e      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d027      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a36:	4b2e      	ldr	r3, [pc, #184]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a38:	2201      	movs	r2, #1
 8004a3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a3c:	4b2c      	ldr	r3, [pc, #176]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a42:	4a29      	ldr	r2, [pc, #164]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d014      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a52:	f7fe fba7 	bl	80031a4 <HAL_GetTick>
 8004a56:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a58:	e00a      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a5a:	f7fe fba3 	bl	80031a4 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e036      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a70:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d0ee      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	4917      	ldr	r1, [pc, #92]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a8e:	7dfb      	ldrb	r3, [r7, #23]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a94:	4b14      	ldr	r3, [pc, #80]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	4a13      	ldr	r2, [pc, #76]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d008      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aac:	4b0e      	ldr	r3, [pc, #56]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	490b      	ldr	r1, [pc, #44]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0310 	and.w	r3, r3, #16
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004aca:	4b07      	ldr	r3, [pc, #28]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	4904      	ldr	r1, [pc, #16]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3718      	adds	r7, #24
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
 8004ae6:	bf00      	nop
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	40007000 	.word	0x40007000
 8004af0:	42420440 	.word	0x42420440

08004af4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	617b      	str	r3, [r7, #20]
 8004b00:	2300      	movs	r3, #0
 8004b02:	61fb      	str	r3, [r7, #28]
 8004b04:	2300      	movs	r3, #0
 8004b06:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b10      	cmp	r3, #16
 8004b14:	d00a      	beq.n	8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b10      	cmp	r3, #16
 8004b1a:	f200 808a 	bhi.w	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d045      	beq.n	8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d075      	beq.n	8004c16 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004b2a:	e082      	b.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004b2c:	4b46      	ldr	r3, [pc, #280]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004b32:	4b45      	ldr	r3, [pc, #276]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d07b      	beq.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	0c9b      	lsrs	r3, r3, #18
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	4a41      	ldr	r2, [pc, #260]	@ (8004c4c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004b48:	5cd3      	ldrb	r3, [r2, r3]
 8004b4a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d015      	beq.n	8004b82 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b56:	4b3c      	ldr	r3, [pc, #240]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	0c5b      	lsrs	r3, r3, #17
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	4a3b      	ldr	r2, [pc, #236]	@ (8004c50 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004b62:	5cd3      	ldrb	r3, [r2, r3]
 8004b64:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004b70:	4a38      	ldr	r2, [pc, #224]	@ (8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	fb02 f303 	mul.w	r3, r2, r3
 8004b7e:	61fb      	str	r3, [r7, #28]
 8004b80:	e004      	b.n	8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4a34      	ldr	r2, [pc, #208]	@ (8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004b86:	fb02 f303 	mul.w	r3, r2, r3
 8004b8a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b98:	d102      	bne.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	61bb      	str	r3, [r7, #24]
      break;
 8004b9e:	e04a      	b.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	4a2d      	ldr	r2, [pc, #180]	@ (8004c5c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	085b      	lsrs	r3, r3, #1
 8004bac:	61bb      	str	r3, [r7, #24]
      break;
 8004bae:	e042      	b.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004bb0:	4b25      	ldr	r3, [pc, #148]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bc0:	d108      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d003      	beq.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bd0:	61bb      	str	r3, [r7, #24]
 8004bd2:	e01f      	b.n	8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bde:	d109      	bne.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004be0:	4b19      	ldr	r3, [pc, #100]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d003      	beq.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004bec:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004bf0:	61bb      	str	r3, [r7, #24]
 8004bf2:	e00f      	b.n	8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bfe:	d11c      	bne.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004c00:	4b11      	ldr	r3, [pc, #68]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d016      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004c0c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004c10:	61bb      	str	r3, [r7, #24]
      break;
 8004c12:	e012      	b.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004c14:	e011      	b.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004c16:	f7ff fe85 	bl	8004924 <HAL_RCC_GetPCLK2Freq>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c48 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	0b9b      	lsrs	r3, r3, #14
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	3301      	adds	r3, #1
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2e:	61bb      	str	r3, [r7, #24]
      break;
 8004c30:	e004      	b.n	8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004c32:	bf00      	nop
 8004c34:	e002      	b.n	8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004c36:	bf00      	nop
 8004c38:	e000      	b.n	8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004c3a:	bf00      	nop
    }
  }
  return (frequency);
 8004c3c:	69bb      	ldr	r3, [r7, #24]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3720      	adds	r7, #32
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	08009ea4 	.word	0x08009ea4
 8004c50:	08009eb4 	.word	0x08009eb4
 8004c54:	007a1200 	.word	0x007a1200
 8004c58:	003d0900 	.word	0x003d0900
 8004c5c:	aaaaaaab 	.word	0xaaaaaaab

08004c60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e041      	b.n	8004cf6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fd fe7e 	bl	8002988 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f000 fab2 	bl	8005208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b082      	sub	sp, #8
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e041      	b.n	8004d94 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d106      	bne.n	8004d2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f839 	bl	8004d9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	3304      	adds	r3, #4
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	f000 fa63 	bl	8005208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3708      	adds	r7, #8
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bc80      	pop	{r7}
 8004dac:	4770      	bx	lr
	...

08004db0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d109      	bne.n	8004dd4 <HAL_TIM_PWM_Start+0x24>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	bf14      	ite	ne
 8004dcc:	2301      	movne	r3, #1
 8004dce:	2300      	moveq	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	e022      	b.n	8004e1a <HAL_TIM_PWM_Start+0x6a>
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	d109      	bne.n	8004dee <HAL_TIM_PWM_Start+0x3e>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	bf14      	ite	ne
 8004de6:	2301      	movne	r3, #1
 8004de8:	2300      	moveq	r3, #0
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	e015      	b.n	8004e1a <HAL_TIM_PWM_Start+0x6a>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d109      	bne.n	8004e08 <HAL_TIM_PWM_Start+0x58>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	bf14      	ite	ne
 8004e00:	2301      	movne	r3, #1
 8004e02:	2300      	moveq	r3, #0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	e008      	b.n	8004e1a <HAL_TIM_PWM_Start+0x6a>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	bf14      	ite	ne
 8004e14:	2301      	movne	r3, #1
 8004e16:	2300      	moveq	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e05e      	b.n	8004ee0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d104      	bne.n	8004e32 <HAL_TIM_PWM_Start+0x82>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e30:	e013      	b.n	8004e5a <HAL_TIM_PWM_Start+0xaa>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d104      	bne.n	8004e42 <HAL_TIM_PWM_Start+0x92>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e40:	e00b      	b.n	8004e5a <HAL_TIM_PWM_Start+0xaa>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d104      	bne.n	8004e52 <HAL_TIM_PWM_Start+0xa2>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e50:	e003      	b.n	8004e5a <HAL_TIM_PWM_Start+0xaa>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2202      	movs	r2, #2
 8004e56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	6839      	ldr	r1, [r7, #0]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 fc5c 	bl	8005720 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ee8 <HAL_TIM_PWM_Start+0x138>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d107      	bne.n	8004e82 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a18      	ldr	r2, [pc, #96]	@ (8004ee8 <HAL_TIM_PWM_Start+0x138>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d00e      	beq.n	8004eaa <HAL_TIM_PWM_Start+0xfa>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e94:	d009      	beq.n	8004eaa <HAL_TIM_PWM_Start+0xfa>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a14      	ldr	r2, [pc, #80]	@ (8004eec <HAL_TIM_PWM_Start+0x13c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d004      	beq.n	8004eaa <HAL_TIM_PWM_Start+0xfa>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a12      	ldr	r2, [pc, #72]	@ (8004ef0 <HAL_TIM_PWM_Start+0x140>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d111      	bne.n	8004ece <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 0307 	and.w	r3, r3, #7
 8004eb4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2b06      	cmp	r3, #6
 8004eba:	d010      	beq.n	8004ede <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f042 0201 	orr.w	r2, r2, #1
 8004eca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ecc:	e007      	b.n	8004ede <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	40012c00 	.word	0x40012c00
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800

08004ef4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d101      	bne.n	8004f12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f0e:	2302      	movs	r3, #2
 8004f10:	e0ae      	b.n	8005070 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b0c      	cmp	r3, #12
 8004f1e:	f200 809f 	bhi.w	8005060 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f22:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f28:	08004f5d 	.word	0x08004f5d
 8004f2c:	08005061 	.word	0x08005061
 8004f30:	08005061 	.word	0x08005061
 8004f34:	08005061 	.word	0x08005061
 8004f38:	08004f9d 	.word	0x08004f9d
 8004f3c:	08005061 	.word	0x08005061
 8004f40:	08005061 	.word	0x08005061
 8004f44:	08005061 	.word	0x08005061
 8004f48:	08004fdf 	.word	0x08004fdf
 8004f4c:	08005061 	.word	0x08005061
 8004f50:	08005061 	.word	0x08005061
 8004f54:	08005061 	.word	0x08005061
 8004f58:	0800501f 	.word	0x0800501f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	68b9      	ldr	r1, [r7, #8]
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 f9be 	bl	80052e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0208 	orr.w	r2, r2, #8
 8004f76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	699a      	ldr	r2, [r3, #24]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0204 	bic.w	r2, r2, #4
 8004f86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6999      	ldr	r1, [r3, #24]
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	691a      	ldr	r2, [r3, #16]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	619a      	str	r2, [r3, #24]
      break;
 8004f9a:	e064      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68b9      	ldr	r1, [r7, #8]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 fa04 	bl	80053b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699a      	ldr	r2, [r3, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699a      	ldr	r2, [r3, #24]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6999      	ldr	r1, [r3, #24]
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	021a      	lsls	r2, r3, #8
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	619a      	str	r2, [r3, #24]
      break;
 8004fdc:	e043      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68b9      	ldr	r1, [r7, #8]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f000 fa4d 	bl	8005484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 0208 	orr.w	r2, r2, #8
 8004ff8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69da      	ldr	r2, [r3, #28]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0204 	bic.w	r2, r2, #4
 8005008:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	69d9      	ldr	r1, [r3, #28]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	691a      	ldr	r2, [r3, #16]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	61da      	str	r2, [r3, #28]
      break;
 800501c:	e023      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68b9      	ldr	r1, [r7, #8]
 8005024:	4618      	mov	r0, r3
 8005026:	f000 fa97 	bl	8005558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69da      	ldr	r2, [r3, #28]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005038:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69da      	ldr	r2, [r3, #28]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005048:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	69d9      	ldr	r1, [r3, #28]
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	021a      	lsls	r2, r3, #8
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	61da      	str	r2, [r3, #28]
      break;
 800505e:	e002      	b.n	8005066 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	75fb      	strb	r3, [r7, #23]
      break;
 8005064:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800506e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005070:	4618      	mov	r0, r3
 8005072:	3718      	adds	r7, #24
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_TIM_ConfigClockSource+0x1c>
 8005090:	2302      	movs	r3, #2
 8005092:	e0b4      	b.n	80051fe <HAL_TIM_ConfigClockSource+0x186>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68ba      	ldr	r2, [r7, #8]
 80050c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050cc:	d03e      	beq.n	800514c <HAL_TIM_ConfigClockSource+0xd4>
 80050ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050d2:	f200 8087 	bhi.w	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 80050d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050da:	f000 8086 	beq.w	80051ea <HAL_TIM_ConfigClockSource+0x172>
 80050de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e2:	d87f      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 80050e4:	2b70      	cmp	r3, #112	@ 0x70
 80050e6:	d01a      	beq.n	800511e <HAL_TIM_ConfigClockSource+0xa6>
 80050e8:	2b70      	cmp	r3, #112	@ 0x70
 80050ea:	d87b      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 80050ec:	2b60      	cmp	r3, #96	@ 0x60
 80050ee:	d050      	beq.n	8005192 <HAL_TIM_ConfigClockSource+0x11a>
 80050f0:	2b60      	cmp	r3, #96	@ 0x60
 80050f2:	d877      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 80050f4:	2b50      	cmp	r3, #80	@ 0x50
 80050f6:	d03c      	beq.n	8005172 <HAL_TIM_ConfigClockSource+0xfa>
 80050f8:	2b50      	cmp	r3, #80	@ 0x50
 80050fa:	d873      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b40      	cmp	r3, #64	@ 0x40
 80050fe:	d058      	beq.n	80051b2 <HAL_TIM_ConfigClockSource+0x13a>
 8005100:	2b40      	cmp	r3, #64	@ 0x40
 8005102:	d86f      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005104:	2b30      	cmp	r3, #48	@ 0x30
 8005106:	d064      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005108:	2b30      	cmp	r3, #48	@ 0x30
 800510a:	d86b      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 800510c:	2b20      	cmp	r3, #32
 800510e:	d060      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005110:	2b20      	cmp	r3, #32
 8005112:	d867      	bhi.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	2b00      	cmp	r3, #0
 8005116:	d05c      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x15a>
 8005118:	2b10      	cmp	r3, #16
 800511a:	d05a      	beq.n	80051d2 <HAL_TIM_ConfigClockSource+0x15a>
 800511c:	e062      	b.n	80051e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800512e:	f000 fad8 	bl	80056e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005140:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	609a      	str	r2, [r3, #8]
      break;
 800514a:	e04f      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800515c:	f000 fac1 	bl	80056e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689a      	ldr	r2, [r3, #8]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800516e:	609a      	str	r2, [r3, #8]
      break;
 8005170:	e03c      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800517e:	461a      	mov	r2, r3
 8005180:	f000 fa38 	bl	80055f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2150      	movs	r1, #80	@ 0x50
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fa8f 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 8005190:	e02c      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800519e:	461a      	mov	r2, r3
 80051a0:	f000 fa56 	bl	8005650 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2160      	movs	r1, #96	@ 0x60
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 fa7f 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051b0:	e01c      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051be:	461a      	mov	r2, r3
 80051c0:	f000 fa18 	bl	80055f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2140      	movs	r1, #64	@ 0x40
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 fa6f 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051d0:	e00c      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4619      	mov	r1, r3
 80051dc:	4610      	mov	r0, r2
 80051de:	f000 fa66 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051e2:	e003      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	73fb      	strb	r3, [r7, #15]
      break;
 80051e8:	e000      	b.n	80051ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	4a2f      	ldr	r2, [pc, #188]	@ (80052d8 <TIM_Base_SetConfig+0xd0>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d00b      	beq.n	8005238 <TIM_Base_SetConfig+0x30>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005226:	d007      	beq.n	8005238 <TIM_Base_SetConfig+0x30>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a2c      	ldr	r2, [pc, #176]	@ (80052dc <TIM_Base_SetConfig+0xd4>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d003      	beq.n	8005238 <TIM_Base_SetConfig+0x30>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a2b      	ldr	r2, [pc, #172]	@ (80052e0 <TIM_Base_SetConfig+0xd8>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d108      	bne.n	800524a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800523e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a22      	ldr	r2, [pc, #136]	@ (80052d8 <TIM_Base_SetConfig+0xd0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d00b      	beq.n	800526a <TIM_Base_SetConfig+0x62>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005258:	d007      	beq.n	800526a <TIM_Base_SetConfig+0x62>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a1f      	ldr	r2, [pc, #124]	@ (80052dc <TIM_Base_SetConfig+0xd4>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d003      	beq.n	800526a <TIM_Base_SetConfig+0x62>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a1e      	ldr	r2, [pc, #120]	@ (80052e0 <TIM_Base_SetConfig+0xd8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d108      	bne.n	800527c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005270:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	4313      	orrs	r3, r2
 800527a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	4313      	orrs	r3, r2
 8005288:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a0d      	ldr	r2, [pc, #52]	@ (80052d8 <TIM_Base_SetConfig+0xd0>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d103      	bne.n	80052b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	691a      	ldr	r2, [r3, #16]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f023 0201 	bic.w	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	611a      	str	r2, [r3, #16]
  }
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr
 80052d8:	40012c00 	.word	0x40012c00
 80052dc:	40000400 	.word	0x40000400
 80052e0:	40000800 	.word	0x40000800

080052e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a1b      	ldr	r3, [r3, #32]
 80052f8:	f023 0201 	bic.w	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f023 0302 	bic.w	r3, r3, #2
 800532c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a1c      	ldr	r2, [pc, #112]	@ (80053ac <TIM_OC1_SetConfig+0xc8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d10c      	bne.n	800535a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f023 0308 	bic.w	r3, r3, #8
 8005346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f023 0304 	bic.w	r3, r3, #4
 8005358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a13      	ldr	r2, [pc, #76]	@ (80053ac <TIM_OC1_SetConfig+0xc8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d111      	bne.n	8005386 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	621a      	str	r2, [r3, #32]
}
 80053a0:	bf00      	nop
 80053a2:	371c      	adds	r7, #28
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40012c00 	.word	0x40012c00

080053b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	f023 0210 	bic.w	r2, r3, #16
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	021b      	lsls	r3, r3, #8
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	f023 0320 	bic.w	r3, r3, #32
 80053fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a1d      	ldr	r2, [pc, #116]	@ (8005480 <TIM_OC2_SetConfig+0xd0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d10d      	bne.n	800542c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800542a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a14      	ldr	r2, [pc, #80]	@ (8005480 <TIM_OC2_SetConfig+0xd0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d113      	bne.n	800545c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800543a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr
 8005480:	40012c00 	.word	0x40012c00

08005484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0303 	bic.w	r3, r3, #3
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005554 <TIM_OC3_SetConfig+0xd0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d10d      	bne.n	80054fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	021b      	lsls	r3, r3, #8
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a14      	ldr	r2, [pc, #80]	@ (8005554 <TIM_OC3_SetConfig+0xd0>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d113      	bne.n	800552e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800550c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	621a      	str	r2, [r3, #32]
}
 8005548:	bf00      	nop
 800554a:	371c      	adds	r7, #28
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00

08005558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800558e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	021b      	lsls	r3, r3, #8
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	4313      	orrs	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	031b      	lsls	r3, r3, #12
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a0f      	ldr	r2, [pc, #60]	@ (80055f0 <TIM_OC4_SetConfig+0x98>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d109      	bne.n	80055cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr
 80055f0:	40012c00 	.word	0x40012c00

080055f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a1b      	ldr	r3, [r3, #32]
 8005604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f023 0201 	bic.w	r2, r3, #1
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800561e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f023 030a 	bic.w	r3, r3, #10
 8005630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	621a      	str	r2, [r3, #32]
}
 8005646:	bf00      	nop
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr

08005650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f023 0210 	bic.w	r2, r3, #16
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800567a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	031b      	lsls	r3, r3, #12
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800568c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	621a      	str	r2, [r3, #32]
}
 80056a4:	bf00      	nop
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr

080056ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b085      	sub	sp, #20
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056c6:	683a      	ldr	r2, [r7, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	f043 0307 	orr.w	r3, r3, #7
 80056d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	609a      	str	r2, [r3, #8]
}
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b087      	sub	sp, #28
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	607a      	str	r2, [r7, #4]
 80056ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	021a      	lsls	r2, r3, #8
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	431a      	orrs	r2, r3
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	4313      	orrs	r3, r2
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	609a      	str	r2, [r3, #8]
}
 8005716:	bf00      	nop
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2201      	movs	r2, #1
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a1a      	ldr	r2, [r3, #32]
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	43db      	mvns	r3, r3
 8005742:	401a      	ands	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a1a      	ldr	r2, [r3, #32]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f003 031f 	and.w	r3, r3, #31
 8005752:	6879      	ldr	r1, [r7, #4]
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	431a      	orrs	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr

08005768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800577c:	2302      	movs	r3, #2
 800577e:	e046      	b.n	800580e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a16      	ldr	r2, [pc, #88]	@ (8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00e      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057cc:	d009      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a12      	ldr	r2, [pc, #72]	@ (800581c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d004      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a10      	ldr	r2, [pc, #64]	@ (8005820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d10c      	bne.n	80057fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr
 8005818:	40012c00 	.word	0x40012c00
 800581c:	40000400 	.word	0x40000400
 8005820:	40000800 	.word	0x40000800

08005824 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800583c:	2302      	movs	r3, #2
 800583e:	e03d      	b.n	80058bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	4313      	orrs	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4313      	orrs	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	69db      	ldr	r3, [r3, #28]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bc80      	pop	{r7}
 80058c4:	4770      	bx	lr

080058c6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b082      	sub	sp, #8
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d101      	bne.n	80058d8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e042      	b.n	800595e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d106      	bne.n	80058f2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f7fd f89d 	bl	8002a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2224      	movs	r2, #36	@ 0x24
 80058f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68da      	ldr	r2, [r3, #12]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005908:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 fdb8 	bl	8006480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800591e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	695a      	ldr	r2, [r3, #20]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800592e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68da      	ldr	r2, [r3, #12]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800593e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2220      	movs	r2, #32
 800594a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2220      	movs	r2, #32
 8005952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b08a      	sub	sp, #40	@ 0x28
 800596a:	af02      	add	r7, sp, #8
 800596c:	60f8      	str	r0, [r7, #12]
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	603b      	str	r3, [r7, #0]
 8005972:	4613      	mov	r3, r2
 8005974:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b20      	cmp	r3, #32
 8005984:	d175      	bne.n	8005a72 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <HAL_UART_Transmit+0x2c>
 800598c:	88fb      	ldrh	r3, [r7, #6]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e06e      	b.n	8005a74 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2221      	movs	r2, #33	@ 0x21
 80059a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059a4:	f7fd fbfe 	bl	80031a4 <HAL_GetTick>
 80059a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	88fa      	ldrh	r2, [r7, #6]
 80059ae:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059be:	d108      	bne.n	80059d2 <HAL_UART_Transmit+0x6c>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d104      	bne.n	80059d2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059c8:	2300      	movs	r3, #0
 80059ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	61bb      	str	r3, [r7, #24]
 80059d0:	e003      	b.n	80059da <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059d6:	2300      	movs	r3, #0
 80059d8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059da:	e02e      	b.n	8005a3a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2200      	movs	r2, #0
 80059e4:	2180      	movs	r1, #128	@ 0x80
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	f000 fb1d 	bl	8006026 <UART_WaitOnFlagUntilTimeout>
 80059ec:	4603      	mov	r3, r0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d005      	beq.n	80059fe <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e03a      	b.n	8005a74 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10b      	bne.n	8005a1c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	881b      	ldrh	r3, [r3, #0]
 8005a08:	461a      	mov	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a12:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	3302      	adds	r3, #2
 8005a18:	61bb      	str	r3, [r7, #24]
 8005a1a:	e007      	b.n	8005a2c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	781a      	ldrb	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	3b01      	subs	r3, #1
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1cb      	bne.n	80059dc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	9300      	str	r3, [sp, #0]
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	2140      	movs	r1, #64	@ 0x40
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f000 fae9 	bl	8006026 <UART_WaitOnFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d005      	beq.n	8005a66 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e006      	b.n	8005a74 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	e000      	b.n	8005a74 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a72:	2302      	movs	r3, #2
  }
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3720      	adds	r7, #32
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	4613      	mov	r3, r2
 8005a88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b20      	cmp	r3, #32
 8005a94:	d112      	bne.n	8005abc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d002      	beq.n	8005aa2 <HAL_UART_Receive_IT+0x26>
 8005a9c:	88fb      	ldrh	r3, [r7, #6]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e00b      	b.n	8005abe <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005aac:	88fb      	ldrh	r3, [r7, #6]
 8005aae:	461a      	mov	r2, r3
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 fb10 	bl	80060d8 <UART_Start_Receive_IT>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	e000      	b.n	8005abe <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005abc:	2302      	movs	r3, #2
  }
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b0ba      	sub	sp, #232	@ 0xe8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10f      	bne.n	8005b2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b12:	f003 0320 	and.w	r3, r3, #32
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d009      	beq.n	8005b2e <HAL_UART_IRQHandler+0x66>
 8005b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1e:	f003 0320 	and.w	r3, r3, #32
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fbec 	bl	8006304 <UART_Receive_IT>
      return;
 8005b2c:	e25b      	b.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005b2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 80de 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x22c>
 8005b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d106      	bne.n	8005b52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b48:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f000 80d1 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b56:	f003 0301 	and.w	r3, r3, #1
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00b      	beq.n	8005b76 <HAL_UART_IRQHandler+0xae>
 8005b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	f043 0201 	orr.w	r2, r3, #1
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7a:	f003 0304 	and.w	r3, r3, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <HAL_UART_IRQHandler+0xd2>
 8005b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d005      	beq.n	8005b9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b92:	f043 0202 	orr.w	r2, r3, #2
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b9e:	f003 0302 	and.w	r3, r3, #2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00b      	beq.n	8005bbe <HAL_UART_IRQHandler+0xf6>
 8005ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d005      	beq.n	8005bbe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb6:	f043 0204 	orr.w	r2, r3, #4
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d011      	beq.n	8005bee <HAL_UART_IRQHandler+0x126>
 8005bca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bce:	f003 0320 	and.w	r3, r3, #32
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d105      	bne.n	8005be2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005bd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be6:	f043 0208 	orr.w	r2, r3, #8
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 81f2 	beq.w	8005fdc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bfc:	f003 0320 	and.w	r3, r3, #32
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_UART_IRQHandler+0x14e>
 8005c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c08:	f003 0320 	and.w	r3, r3, #32
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fb77 	bl	8006304 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	bf14      	ite	ne
 8005c24:	2301      	movne	r3, #1
 8005c26:	2300      	moveq	r3, #0
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d103      	bne.n	8005c42 <HAL_UART_IRQHandler+0x17a>
 8005c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d04f      	beq.n	8005ce2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 fa81 	bl	800614a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d041      	beq.n	8005cda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3314      	adds	r3, #20
 8005c5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c64:	e853 3f00 	ldrex	r3, [r3]
 8005c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3314      	adds	r3, #20
 8005c7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c92:	e841 2300 	strex	r3, r2, [r1]
 8005c96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1d9      	bne.n	8005c56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d013      	beq.n	8005cd2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cae:	4a7e      	ldr	r2, [pc, #504]	@ (8005ea8 <HAL_UART_IRQHandler+0x3e0>)
 8005cb0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fe f842 	bl	8003d40 <HAL_DMA_Abort_IT>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d016      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ccc:	4610      	mov	r0, r2
 8005cce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd0:	e00e      	b.n	8005cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f993 	bl	8005ffe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd8:	e00a      	b.n	8005cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f98f 	bl	8005ffe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce0:	e006      	b.n	8005cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f98b 	bl	8005ffe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005cee:	e175      	b.n	8005fdc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf0:	bf00      	nop
    return;
 8005cf2:	e173      	b.n	8005fdc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	f040 814f 	bne.w	8005f9c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f003 0310 	and.w	r3, r3, #16
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f000 8148 	beq.w	8005f9c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d10:	f003 0310 	and.w	r3, r3, #16
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8141 	beq.w	8005f9c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60bb      	str	r3, [r7, #8]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	60bb      	str	r3, [r7, #8]
 8005d2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 80b6 	beq.w	8005eac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 8145 	beq.w	8005fe0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	f080 813e 	bcs.w	8005fe0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	2b20      	cmp	r3, #32
 8005d74:	f000 8088 	beq.w	8005e88 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005da4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005da8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005db0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005db4:	e841 2300 	strex	r3, r2, [r1]
 8005db8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005dbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1d9      	bne.n	8005d78 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	3314      	adds	r3, #20
 8005dca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005dd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005dd6:	f023 0301 	bic.w	r3, r3, #1
 8005dda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3314      	adds	r3, #20
 8005de4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005de8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005dec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005df0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005df4:	e841 2300 	strex	r3, r2, [r1]
 8005df8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005dfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1e1      	bne.n	8005dc4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	3314      	adds	r3, #20
 8005e06:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e0a:	e853 3f00 	ldrex	r3, [r3]
 8005e0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	3314      	adds	r3, #20
 8005e20:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e24:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e3      	bne.n	8005e00 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	330c      	adds	r3, #12
 8005e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e58:	f023 0310 	bic.w	r3, r3, #16
 8005e5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	330c      	adds	r3, #12
 8005e66:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e6a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e6c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e3      	bne.n	8005e46 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7fd ff21 	bl	8003cca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f8b6 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ea4:	e09c      	b.n	8005fe0 <HAL_UART_IRQHandler+0x518>
 8005ea6:	bf00      	nop
 8005ea8:	0800620f 	.word	0x0800620f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 808e 	beq.w	8005fe4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005ec8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f000 8089 	beq.w	8005fe4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	330c      	adds	r3, #12
 8005ef2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ef6:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ef8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005efc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005efe:	e841 2300 	strex	r3, r2, [r1]
 8005f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1e3      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3314      	adds	r3, #20
 8005f10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	e853 3f00 	ldrex	r3, [r3]
 8005f18:	623b      	str	r3, [r7, #32]
   return(result);
 8005f1a:	6a3b      	ldr	r3, [r7, #32]
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3314      	adds	r3, #20
 8005f2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e3      	bne.n	8005f0a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2220      	movs	r2, #32
 8005f46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	330c      	adds	r3, #12
 8005f56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	e853 3f00 	ldrex	r3, [r3]
 8005f5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0310 	bic.w	r3, r3, #16
 8005f66:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	330c      	adds	r3, #12
 8005f70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f74:	61fa      	str	r2, [r7, #28]
 8005f76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	69b9      	ldr	r1, [r7, #24]
 8005f7a:	69fa      	ldr	r2, [r7, #28]
 8005f7c:	e841 2300 	strex	r3, r2, [r1]
 8005f80:	617b      	str	r3, [r7, #20]
   return(result);
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1e3      	bne.n	8005f50 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2202      	movs	r2, #2
 8005f8c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f83b 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f9a:	e023      	b.n	8005fe4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d009      	beq.n	8005fbc <HAL_UART_IRQHandler+0x4f4>
 8005fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d003      	beq.n	8005fbc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f93e 	bl	8006236 <UART_Transmit_IT>
    return;
 8005fba:	e014      	b.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00e      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
 8005fc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 f97d 	bl	80062d4 <UART_EndTransmit_IT>
    return;
 8005fda:	e004      	b.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
    return;
 8005fdc:	bf00      	nop
 8005fde:	e002      	b.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
      return;
 8005fe0:	bf00      	nop
 8005fe2:	e000      	b.n	8005fe6 <HAL_UART_IRQHandler+0x51e>
      return;
 8005fe4:	bf00      	nop
  }
}
 8005fe6:	37e8      	adds	r7, #232	@ 0xe8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr

08005ffe <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006006:	bf00      	nop
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr

08006010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b086      	sub	sp, #24
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	603b      	str	r3, [r7, #0]
 8006032:	4613      	mov	r3, r2
 8006034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006036:	e03b      	b.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603e:	d037      	beq.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006040:	f7fd f8b0 	bl	80031a4 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	6a3a      	ldr	r2, [r7, #32]
 800604c:	429a      	cmp	r2, r3
 800604e:	d302      	bcc.n	8006056 <UART_WaitOnFlagUntilTimeout+0x30>
 8006050:	6a3b      	ldr	r3, [r7, #32]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d101      	bne.n	800605a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e03a      	b.n	80060d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	f003 0304 	and.w	r3, r3, #4
 8006064:	2b00      	cmp	r3, #0
 8006066:	d023      	beq.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2b80      	cmp	r3, #128	@ 0x80
 800606c:	d020      	beq.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b40      	cmp	r3, #64	@ 0x40
 8006072:	d01d      	beq.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0308 	and.w	r3, r3, #8
 800607e:	2b08      	cmp	r3, #8
 8006080:	d116      	bne.n	80060b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006082:	2300      	movs	r3, #0
 8006084:	617b      	str	r3, [r7, #20]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	617b      	str	r3, [r7, #20]
 8006096:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f856 	bl	800614a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2208      	movs	r2, #8
 80060a2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e00f      	b.n	80060d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	429a      	cmp	r2, r3
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d0b4      	beq.n	8006038 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3718      	adds	r7, #24
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	4613      	mov	r3, r2
 80060e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	88fa      	ldrh	r2, [r7, #6]
 80060f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	88fa      	ldrh	r2, [r7, #6]
 80060f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2222      	movs	r2, #34	@ 0x22
 8006102:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d007      	beq.n	800611e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68da      	ldr	r2, [r3, #12]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800611c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695a      	ldr	r2, [r3, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f042 0201 	orr.w	r2, r2, #1
 800612c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f042 0220 	orr.w	r2, r2, #32
 800613c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr

0800614a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800614a:	b480      	push	{r7}
 800614c:	b095      	sub	sp, #84	@ 0x54
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	330c      	adds	r3, #12
 8006158:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006168:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	330c      	adds	r3, #12
 8006170:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006172:	643a      	str	r2, [r7, #64]	@ 0x40
 8006174:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006178:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800617a:	e841 2300 	strex	r3, r2, [r1]
 800617e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e5      	bne.n	8006152 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	3314      	adds	r3, #20
 800618c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618e:	6a3b      	ldr	r3, [r7, #32]
 8006190:	e853 3f00 	ldrex	r3, [r3]
 8006194:	61fb      	str	r3, [r7, #28]
   return(result);
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	f023 0301 	bic.w	r3, r3, #1
 800619c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3314      	adds	r3, #20
 80061a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061ae:	e841 2300 	strex	r3, r2, [r1]
 80061b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1e5      	bne.n	8006186 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d119      	bne.n	80061f6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	330c      	adds	r3, #12
 80061c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	e853 3f00 	ldrex	r3, [r3]
 80061d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	f023 0310 	bic.w	r3, r3, #16
 80061d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	330c      	adds	r3, #12
 80061e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061e2:	61ba      	str	r2, [r7, #24]
 80061e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e6:	6979      	ldr	r1, [r7, #20]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	e841 2300 	strex	r3, r2, [r1]
 80061ee:	613b      	str	r3, [r7, #16]
   return(result);
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1e5      	bne.n	80061c2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2220      	movs	r2, #32
 80061fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006204:	bf00      	nop
 8006206:	3754      	adds	r7, #84	@ 0x54
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr

0800620e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b084      	sub	sp, #16
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f7ff fee8 	bl	8005ffe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800622e:	bf00      	nop
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006236:	b480      	push	{r7}
 8006238:	b085      	sub	sp, #20
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b21      	cmp	r3, #33	@ 0x21
 8006248:	d13e      	bne.n	80062c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006252:	d114      	bne.n	800627e <UART_Transmit_IT+0x48>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d110      	bne.n	800627e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	881b      	ldrh	r3, [r3, #0]
 8006266:	461a      	mov	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006270:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a1b      	ldr	r3, [r3, #32]
 8006276:	1c9a      	adds	r2, r3, #2
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	621a      	str	r2, [r3, #32]
 800627c:	e008      	b.n	8006290 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	1c59      	adds	r1, r3, #1
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	6211      	str	r1, [r2, #32]
 8006288:	781a      	ldrb	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29b      	uxth	r3, r3
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	4619      	mov	r1, r3
 800629e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d10f      	bne.n	80062c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68da      	ldr	r2, [r3, #12]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	68da      	ldr	r2, [r3, #12]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	e000      	b.n	80062ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062c8:	2302      	movs	r3, #2
  }
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bc80      	pop	{r7}
 80062d2:	4770      	bx	lr

080062d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2220      	movs	r2, #32
 80062f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7ff fe79 	bl	8005fec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3708      	adds	r7, #8
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08c      	sub	sp, #48	@ 0x30
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b22      	cmp	r3, #34	@ 0x22
 8006316:	f040 80ae 	bne.w	8006476 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006322:	d117      	bne.n	8006354 <UART_Receive_IT+0x50>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d113      	bne.n	8006354 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800632c:	2300      	movs	r3, #0
 800632e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006334:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	b29b      	uxth	r3, r3
 800633e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006342:	b29a      	uxth	r2, r3
 8006344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006346:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800634c:	1c9a      	adds	r2, r3, #2
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	629a      	str	r2, [r3, #40]	@ 0x28
 8006352:	e026      	b.n	80063a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006358:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800635a:	2300      	movs	r3, #0
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006366:	d007      	beq.n	8006378 <UART_Receive_IT+0x74>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d10a      	bne.n	8006386 <UART_Receive_IT+0x82>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d106      	bne.n	8006386 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	b2da      	uxtb	r2, r3
 8006380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	e008      	b.n	8006398 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	b2db      	uxtb	r3, r3
 800638e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006392:	b2da      	uxtb	r2, r3
 8006394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006396:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	3b01      	subs	r3, #1
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	4619      	mov	r1, r3
 80063b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d15d      	bne.n	8006472 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0220 	bic.w	r2, r2, #32
 80063c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68da      	ldr	r2, [r3, #12]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	695a      	ldr	r2, [r3, #20]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f022 0201 	bic.w	r2, r2, #1
 80063e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2220      	movs	r2, #32
 80063ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d135      	bne.n	8006468 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	330c      	adds	r3, #12
 8006408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	e853 3f00 	ldrex	r3, [r3]
 8006410:	613b      	str	r3, [r7, #16]
   return(result);
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f023 0310 	bic.w	r3, r3, #16
 8006418:	627b      	str	r3, [r7, #36]	@ 0x24
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	330c      	adds	r3, #12
 8006420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006422:	623a      	str	r2, [r7, #32]
 8006424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	69f9      	ldr	r1, [r7, #28]
 8006428:	6a3a      	ldr	r2, [r7, #32]
 800642a:	e841 2300 	strex	r3, r2, [r1]
 800642e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1e5      	bne.n	8006402 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b10      	cmp	r3, #16
 8006442:	d10a      	bne.n	800645a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	60fb      	str	r3, [r7, #12]
 8006458:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800645e:	4619      	mov	r1, r3
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7ff fdd5 	bl	8006010 <HAL_UARTEx_RxEventCallback>
 8006466:	e002      	b.n	800646e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7fc fd1f 	bl	8002eac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800646e:	2300      	movs	r3, #0
 8006470:	e002      	b.n	8006478 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	e000      	b.n	8006478 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006476:	2302      	movs	r3, #2
  }
}
 8006478:	4618      	mov	r0, r3
 800647a:	3730      	adds	r7, #48	@ 0x30
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	689a      	ldr	r2, [r3, #8]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80064ba:	f023 030c 	bic.w	r3, r3, #12
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	68b9      	ldr	r1, [r7, #8]
 80064c4:	430b      	orrs	r3, r1
 80064c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	699a      	ldr	r2, [r3, #24]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006594 <UART_SetConfig+0x114>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d103      	bne.n	80064f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064e8:	f7fe fa1c 	bl	8004924 <HAL_RCC_GetPCLK2Freq>
 80064ec:	60f8      	str	r0, [r7, #12]
 80064ee:	e002      	b.n	80064f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064f0:	f7fe fa04 	bl	80048fc <HAL_RCC_GetPCLK1Freq>
 80064f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4613      	mov	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	009a      	lsls	r2, r3, #2
 8006500:	441a      	add	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	009b      	lsls	r3, r3, #2
 8006508:	fbb2 f3f3 	udiv	r3, r2, r3
 800650c:	4a22      	ldr	r2, [pc, #136]	@ (8006598 <UART_SetConfig+0x118>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	0119      	lsls	r1, r3, #4
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	4613      	mov	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	4413      	add	r3, r2
 800651e:	009a      	lsls	r2, r3, #2
 8006520:	441a      	add	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	fbb2 f2f3 	udiv	r2, r2, r3
 800652c:	4b1a      	ldr	r3, [pc, #104]	@ (8006598 <UART_SetConfig+0x118>)
 800652e:	fba3 0302 	umull	r0, r3, r3, r2
 8006532:	095b      	lsrs	r3, r3, #5
 8006534:	2064      	movs	r0, #100	@ 0x64
 8006536:	fb00 f303 	mul.w	r3, r0, r3
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	3332      	adds	r3, #50	@ 0x32
 8006540:	4a15      	ldr	r2, [pc, #84]	@ (8006598 <UART_SetConfig+0x118>)
 8006542:	fba2 2303 	umull	r2, r3, r2, r3
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800654c:	4419      	add	r1, r3
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4613      	mov	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	009a      	lsls	r2, r3, #2
 8006558:	441a      	add	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	fbb2 f2f3 	udiv	r2, r2, r3
 8006564:	4b0c      	ldr	r3, [pc, #48]	@ (8006598 <UART_SetConfig+0x118>)
 8006566:	fba3 0302 	umull	r0, r3, r3, r2
 800656a:	095b      	lsrs	r3, r3, #5
 800656c:	2064      	movs	r0, #100	@ 0x64
 800656e:	fb00 f303 	mul.w	r3, r0, r3
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	3332      	adds	r3, #50	@ 0x32
 8006578:	4a07      	ldr	r2, [pc, #28]	@ (8006598 <UART_SetConfig+0x118>)
 800657a:	fba2 2303 	umull	r2, r3, r2, r3
 800657e:	095b      	lsrs	r3, r3, #5
 8006580:	f003 020f 	and.w	r2, r3, #15
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	440a      	add	r2, r1
 800658a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800658c:	bf00      	nop
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}
 8006594:	40013800 	.word	0x40013800
 8006598:	51eb851f 	.word	0x51eb851f

0800659c <atoi>:
 800659c:	220a      	movs	r2, #10
 800659e:	2100      	movs	r1, #0
 80065a0:	f000 b87a 	b.w	8006698 <strtol>

080065a4 <_strtol_l.isra.0>:
 80065a4:	2b24      	cmp	r3, #36	@ 0x24
 80065a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065aa:	4686      	mov	lr, r0
 80065ac:	4690      	mov	r8, r2
 80065ae:	d801      	bhi.n	80065b4 <_strtol_l.isra.0+0x10>
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d106      	bne.n	80065c2 <_strtol_l.isra.0+0x1e>
 80065b4:	f000 ffc0 	bl	8007538 <__errno>
 80065b8:	2316      	movs	r3, #22
 80065ba:	6003      	str	r3, [r0, #0]
 80065bc:	2000      	movs	r0, #0
 80065be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c2:	460d      	mov	r5, r1
 80065c4:	4833      	ldr	r0, [pc, #204]	@ (8006694 <_strtol_l.isra.0+0xf0>)
 80065c6:	462a      	mov	r2, r5
 80065c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80065cc:	5d06      	ldrb	r6, [r0, r4]
 80065ce:	f016 0608 	ands.w	r6, r6, #8
 80065d2:	d1f8      	bne.n	80065c6 <_strtol_l.isra.0+0x22>
 80065d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80065d6:	d110      	bne.n	80065fa <_strtol_l.isra.0+0x56>
 80065d8:	2601      	movs	r6, #1
 80065da:	782c      	ldrb	r4, [r5, #0]
 80065dc:	1c95      	adds	r5, r2, #2
 80065de:	f033 0210 	bics.w	r2, r3, #16
 80065e2:	d115      	bne.n	8006610 <_strtol_l.isra.0+0x6c>
 80065e4:	2c30      	cmp	r4, #48	@ 0x30
 80065e6:	d10d      	bne.n	8006604 <_strtol_l.isra.0+0x60>
 80065e8:	782a      	ldrb	r2, [r5, #0]
 80065ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80065ee:	2a58      	cmp	r2, #88	@ 0x58
 80065f0:	d108      	bne.n	8006604 <_strtol_l.isra.0+0x60>
 80065f2:	786c      	ldrb	r4, [r5, #1]
 80065f4:	3502      	adds	r5, #2
 80065f6:	2310      	movs	r3, #16
 80065f8:	e00a      	b.n	8006610 <_strtol_l.isra.0+0x6c>
 80065fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80065fc:	bf04      	itt	eq
 80065fe:	782c      	ldrbeq	r4, [r5, #0]
 8006600:	1c95      	addeq	r5, r2, #2
 8006602:	e7ec      	b.n	80065de <_strtol_l.isra.0+0x3a>
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1f6      	bne.n	80065f6 <_strtol_l.isra.0+0x52>
 8006608:	2c30      	cmp	r4, #48	@ 0x30
 800660a:	bf14      	ite	ne
 800660c:	230a      	movne	r3, #10
 800660e:	2308      	moveq	r3, #8
 8006610:	2200      	movs	r2, #0
 8006612:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006616:	f10c 3cff 	add.w	ip, ip, #4294967295
 800661a:	fbbc f9f3 	udiv	r9, ip, r3
 800661e:	4610      	mov	r0, r2
 8006620:	fb03 ca19 	mls	sl, r3, r9, ip
 8006624:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006628:	2f09      	cmp	r7, #9
 800662a:	d80f      	bhi.n	800664c <_strtol_l.isra.0+0xa8>
 800662c:	463c      	mov	r4, r7
 800662e:	42a3      	cmp	r3, r4
 8006630:	dd1b      	ble.n	800666a <_strtol_l.isra.0+0xc6>
 8006632:	1c57      	adds	r7, r2, #1
 8006634:	d007      	beq.n	8006646 <_strtol_l.isra.0+0xa2>
 8006636:	4581      	cmp	r9, r0
 8006638:	d314      	bcc.n	8006664 <_strtol_l.isra.0+0xc0>
 800663a:	d101      	bne.n	8006640 <_strtol_l.isra.0+0x9c>
 800663c:	45a2      	cmp	sl, r4
 800663e:	db11      	blt.n	8006664 <_strtol_l.isra.0+0xc0>
 8006640:	2201      	movs	r2, #1
 8006642:	fb00 4003 	mla	r0, r0, r3, r4
 8006646:	f815 4b01 	ldrb.w	r4, [r5], #1
 800664a:	e7eb      	b.n	8006624 <_strtol_l.isra.0+0x80>
 800664c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006650:	2f19      	cmp	r7, #25
 8006652:	d801      	bhi.n	8006658 <_strtol_l.isra.0+0xb4>
 8006654:	3c37      	subs	r4, #55	@ 0x37
 8006656:	e7ea      	b.n	800662e <_strtol_l.isra.0+0x8a>
 8006658:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800665c:	2f19      	cmp	r7, #25
 800665e:	d804      	bhi.n	800666a <_strtol_l.isra.0+0xc6>
 8006660:	3c57      	subs	r4, #87	@ 0x57
 8006662:	e7e4      	b.n	800662e <_strtol_l.isra.0+0x8a>
 8006664:	f04f 32ff 	mov.w	r2, #4294967295
 8006668:	e7ed      	b.n	8006646 <_strtol_l.isra.0+0xa2>
 800666a:	1c53      	adds	r3, r2, #1
 800666c:	d108      	bne.n	8006680 <_strtol_l.isra.0+0xdc>
 800666e:	2322      	movs	r3, #34	@ 0x22
 8006670:	4660      	mov	r0, ip
 8006672:	f8ce 3000 	str.w	r3, [lr]
 8006676:	f1b8 0f00 	cmp.w	r8, #0
 800667a:	d0a0      	beq.n	80065be <_strtol_l.isra.0+0x1a>
 800667c:	1e69      	subs	r1, r5, #1
 800667e:	e006      	b.n	800668e <_strtol_l.isra.0+0xea>
 8006680:	b106      	cbz	r6, 8006684 <_strtol_l.isra.0+0xe0>
 8006682:	4240      	negs	r0, r0
 8006684:	f1b8 0f00 	cmp.w	r8, #0
 8006688:	d099      	beq.n	80065be <_strtol_l.isra.0+0x1a>
 800668a:	2a00      	cmp	r2, #0
 800668c:	d1f6      	bne.n	800667c <_strtol_l.isra.0+0xd8>
 800668e:	f8c8 1000 	str.w	r1, [r8]
 8006692:	e794      	b.n	80065be <_strtol_l.isra.0+0x1a>
 8006694:	08009eb7 	.word	0x08009eb7

08006698 <strtol>:
 8006698:	4613      	mov	r3, r2
 800669a:	460a      	mov	r2, r1
 800669c:	4601      	mov	r1, r0
 800669e:	4802      	ldr	r0, [pc, #8]	@ (80066a8 <strtol+0x10>)
 80066a0:	6800      	ldr	r0, [r0, #0]
 80066a2:	f7ff bf7f 	b.w	80065a4 <_strtol_l.isra.0>
 80066a6:	bf00      	nop
 80066a8:	20000018 	.word	0x20000018

080066ac <__cvt>:
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b2:	461d      	mov	r5, r3
 80066b4:	bfbb      	ittet	lt
 80066b6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80066ba:	461d      	movlt	r5, r3
 80066bc:	2300      	movge	r3, #0
 80066be:	232d      	movlt	r3, #45	@ 0x2d
 80066c0:	b088      	sub	sp, #32
 80066c2:	4614      	mov	r4, r2
 80066c4:	bfb8      	it	lt
 80066c6:	4614      	movlt	r4, r2
 80066c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80066ca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80066cc:	7013      	strb	r3, [r2, #0]
 80066ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80066d4:	f023 0820 	bic.w	r8, r3, #32
 80066d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066dc:	d005      	beq.n	80066ea <__cvt+0x3e>
 80066de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80066e2:	d100      	bne.n	80066e6 <__cvt+0x3a>
 80066e4:	3601      	adds	r6, #1
 80066e6:	2302      	movs	r3, #2
 80066e8:	e000      	b.n	80066ec <__cvt+0x40>
 80066ea:	2303      	movs	r3, #3
 80066ec:	aa07      	add	r2, sp, #28
 80066ee:	9204      	str	r2, [sp, #16]
 80066f0:	aa06      	add	r2, sp, #24
 80066f2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80066f6:	e9cd 3600 	strd	r3, r6, [sp]
 80066fa:	4622      	mov	r2, r4
 80066fc:	462b      	mov	r3, r5
 80066fe:	f000 ffdf 	bl	80076c0 <_dtoa_r>
 8006702:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006706:	4607      	mov	r7, r0
 8006708:	d119      	bne.n	800673e <__cvt+0x92>
 800670a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800670c:	07db      	lsls	r3, r3, #31
 800670e:	d50e      	bpl.n	800672e <__cvt+0x82>
 8006710:	eb00 0906 	add.w	r9, r0, r6
 8006714:	2200      	movs	r2, #0
 8006716:	2300      	movs	r3, #0
 8006718:	4620      	mov	r0, r4
 800671a:	4629      	mov	r1, r5
 800671c:	f7fa f944 	bl	80009a8 <__aeabi_dcmpeq>
 8006720:	b108      	cbz	r0, 8006726 <__cvt+0x7a>
 8006722:	f8cd 901c 	str.w	r9, [sp, #28]
 8006726:	2230      	movs	r2, #48	@ 0x30
 8006728:	9b07      	ldr	r3, [sp, #28]
 800672a:	454b      	cmp	r3, r9
 800672c:	d31e      	bcc.n	800676c <__cvt+0xc0>
 800672e:	4638      	mov	r0, r7
 8006730:	9b07      	ldr	r3, [sp, #28]
 8006732:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006734:	1bdb      	subs	r3, r3, r7
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	b008      	add	sp, #32
 800673a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800673e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006742:	eb00 0906 	add.w	r9, r0, r6
 8006746:	d1e5      	bne.n	8006714 <__cvt+0x68>
 8006748:	7803      	ldrb	r3, [r0, #0]
 800674a:	2b30      	cmp	r3, #48	@ 0x30
 800674c:	d10a      	bne.n	8006764 <__cvt+0xb8>
 800674e:	2200      	movs	r2, #0
 8006750:	2300      	movs	r3, #0
 8006752:	4620      	mov	r0, r4
 8006754:	4629      	mov	r1, r5
 8006756:	f7fa f927 	bl	80009a8 <__aeabi_dcmpeq>
 800675a:	b918      	cbnz	r0, 8006764 <__cvt+0xb8>
 800675c:	f1c6 0601 	rsb	r6, r6, #1
 8006760:	f8ca 6000 	str.w	r6, [sl]
 8006764:	f8da 3000 	ldr.w	r3, [sl]
 8006768:	4499      	add	r9, r3
 800676a:	e7d3      	b.n	8006714 <__cvt+0x68>
 800676c:	1c59      	adds	r1, r3, #1
 800676e:	9107      	str	r1, [sp, #28]
 8006770:	701a      	strb	r2, [r3, #0]
 8006772:	e7d9      	b.n	8006728 <__cvt+0x7c>

08006774 <__exponent>:
 8006774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006776:	2900      	cmp	r1, #0
 8006778:	bfb6      	itet	lt
 800677a:	232d      	movlt	r3, #45	@ 0x2d
 800677c:	232b      	movge	r3, #43	@ 0x2b
 800677e:	4249      	neglt	r1, r1
 8006780:	2909      	cmp	r1, #9
 8006782:	7002      	strb	r2, [r0, #0]
 8006784:	7043      	strb	r3, [r0, #1]
 8006786:	dd29      	ble.n	80067dc <__exponent+0x68>
 8006788:	f10d 0307 	add.w	r3, sp, #7
 800678c:	461d      	mov	r5, r3
 800678e:	270a      	movs	r7, #10
 8006790:	fbb1 f6f7 	udiv	r6, r1, r7
 8006794:	461a      	mov	r2, r3
 8006796:	fb07 1416 	mls	r4, r7, r6, r1
 800679a:	3430      	adds	r4, #48	@ 0x30
 800679c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067a0:	460c      	mov	r4, r1
 80067a2:	2c63      	cmp	r4, #99	@ 0x63
 80067a4:	4631      	mov	r1, r6
 80067a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067aa:	dcf1      	bgt.n	8006790 <__exponent+0x1c>
 80067ac:	3130      	adds	r1, #48	@ 0x30
 80067ae:	1e94      	subs	r4, r2, #2
 80067b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80067b4:	4623      	mov	r3, r4
 80067b6:	1c41      	adds	r1, r0, #1
 80067b8:	42ab      	cmp	r3, r5
 80067ba:	d30a      	bcc.n	80067d2 <__exponent+0x5e>
 80067bc:	f10d 0309 	add.w	r3, sp, #9
 80067c0:	1a9b      	subs	r3, r3, r2
 80067c2:	42ac      	cmp	r4, r5
 80067c4:	bf88      	it	hi
 80067c6:	2300      	movhi	r3, #0
 80067c8:	3302      	adds	r3, #2
 80067ca:	4403      	add	r3, r0
 80067cc:	1a18      	subs	r0, r3, r0
 80067ce:	b003      	add	sp, #12
 80067d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80067d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80067da:	e7ed      	b.n	80067b8 <__exponent+0x44>
 80067dc:	2330      	movs	r3, #48	@ 0x30
 80067de:	3130      	adds	r1, #48	@ 0x30
 80067e0:	7083      	strb	r3, [r0, #2]
 80067e2:	70c1      	strb	r1, [r0, #3]
 80067e4:	1d03      	adds	r3, r0, #4
 80067e6:	e7f1      	b.n	80067cc <__exponent+0x58>

080067e8 <_printf_float>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	b091      	sub	sp, #68	@ 0x44
 80067ee:	460c      	mov	r4, r1
 80067f0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80067f4:	4616      	mov	r6, r2
 80067f6:	461f      	mov	r7, r3
 80067f8:	4605      	mov	r5, r0
 80067fa:	f000 fe53 	bl	80074a4 <_localeconv_r>
 80067fe:	6803      	ldr	r3, [r0, #0]
 8006800:	4618      	mov	r0, r3
 8006802:	9308      	str	r3, [sp, #32]
 8006804:	f7f9 fca4 	bl	8000150 <strlen>
 8006808:	2300      	movs	r3, #0
 800680a:	930e      	str	r3, [sp, #56]	@ 0x38
 800680c:	f8d8 3000 	ldr.w	r3, [r8]
 8006810:	9009      	str	r0, [sp, #36]	@ 0x24
 8006812:	3307      	adds	r3, #7
 8006814:	f023 0307 	bic.w	r3, r3, #7
 8006818:	f103 0208 	add.w	r2, r3, #8
 800681c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006820:	f8d4 b000 	ldr.w	fp, [r4]
 8006824:	f8c8 2000 	str.w	r2, [r8]
 8006828:	e9d3 8900 	ldrd	r8, r9, [r3]
 800682c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006830:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006832:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006836:	f04f 32ff 	mov.w	r2, #4294967295
 800683a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800683e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006842:	4b9c      	ldr	r3, [pc, #624]	@ (8006ab4 <_printf_float+0x2cc>)
 8006844:	f7fa f8e2 	bl	8000a0c <__aeabi_dcmpun>
 8006848:	bb70      	cbnz	r0, 80068a8 <_printf_float+0xc0>
 800684a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800684e:	f04f 32ff 	mov.w	r2, #4294967295
 8006852:	4b98      	ldr	r3, [pc, #608]	@ (8006ab4 <_printf_float+0x2cc>)
 8006854:	f7fa f8bc 	bl	80009d0 <__aeabi_dcmple>
 8006858:	bb30      	cbnz	r0, 80068a8 <_printf_float+0xc0>
 800685a:	2200      	movs	r2, #0
 800685c:	2300      	movs	r3, #0
 800685e:	4640      	mov	r0, r8
 8006860:	4649      	mov	r1, r9
 8006862:	f7fa f8ab 	bl	80009bc <__aeabi_dcmplt>
 8006866:	b110      	cbz	r0, 800686e <_printf_float+0x86>
 8006868:	232d      	movs	r3, #45	@ 0x2d
 800686a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800686e:	4a92      	ldr	r2, [pc, #584]	@ (8006ab8 <_printf_float+0x2d0>)
 8006870:	4b92      	ldr	r3, [pc, #584]	@ (8006abc <_printf_float+0x2d4>)
 8006872:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006876:	bf8c      	ite	hi
 8006878:	4690      	movhi	r8, r2
 800687a:	4698      	movls	r8, r3
 800687c:	2303      	movs	r3, #3
 800687e:	f04f 0900 	mov.w	r9, #0
 8006882:	6123      	str	r3, [r4, #16]
 8006884:	f02b 0304 	bic.w	r3, fp, #4
 8006888:	6023      	str	r3, [r4, #0]
 800688a:	4633      	mov	r3, r6
 800688c:	4621      	mov	r1, r4
 800688e:	4628      	mov	r0, r5
 8006890:	9700      	str	r7, [sp, #0]
 8006892:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006894:	f000 f9d4 	bl	8006c40 <_printf_common>
 8006898:	3001      	adds	r0, #1
 800689a:	f040 8090 	bne.w	80069be <_printf_float+0x1d6>
 800689e:	f04f 30ff 	mov.w	r0, #4294967295
 80068a2:	b011      	add	sp, #68	@ 0x44
 80068a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a8:	4642      	mov	r2, r8
 80068aa:	464b      	mov	r3, r9
 80068ac:	4640      	mov	r0, r8
 80068ae:	4649      	mov	r1, r9
 80068b0:	f7fa f8ac 	bl	8000a0c <__aeabi_dcmpun>
 80068b4:	b148      	cbz	r0, 80068ca <_printf_float+0xe2>
 80068b6:	464b      	mov	r3, r9
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	bfb8      	it	lt
 80068bc:	232d      	movlt	r3, #45	@ 0x2d
 80068be:	4a80      	ldr	r2, [pc, #512]	@ (8006ac0 <_printf_float+0x2d8>)
 80068c0:	bfb8      	it	lt
 80068c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80068c6:	4b7f      	ldr	r3, [pc, #508]	@ (8006ac4 <_printf_float+0x2dc>)
 80068c8:	e7d3      	b.n	8006872 <_printf_float+0x8a>
 80068ca:	6863      	ldr	r3, [r4, #4]
 80068cc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80068d0:	1c5a      	adds	r2, r3, #1
 80068d2:	d13f      	bne.n	8006954 <_printf_float+0x16c>
 80068d4:	2306      	movs	r3, #6
 80068d6:	6063      	str	r3, [r4, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80068de:	6023      	str	r3, [r4, #0]
 80068e0:	9206      	str	r2, [sp, #24]
 80068e2:	aa0e      	add	r2, sp, #56	@ 0x38
 80068e4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80068e8:	aa0d      	add	r2, sp, #52	@ 0x34
 80068ea:	9203      	str	r2, [sp, #12]
 80068ec:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80068f0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80068f4:	6863      	ldr	r3, [r4, #4]
 80068f6:	4642      	mov	r2, r8
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	4628      	mov	r0, r5
 80068fc:	464b      	mov	r3, r9
 80068fe:	910a      	str	r1, [sp, #40]	@ 0x28
 8006900:	f7ff fed4 	bl	80066ac <__cvt>
 8006904:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006906:	4680      	mov	r8, r0
 8006908:	2947      	cmp	r1, #71	@ 0x47
 800690a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800690c:	d128      	bne.n	8006960 <_printf_float+0x178>
 800690e:	1cc8      	adds	r0, r1, #3
 8006910:	db02      	blt.n	8006918 <_printf_float+0x130>
 8006912:	6863      	ldr	r3, [r4, #4]
 8006914:	4299      	cmp	r1, r3
 8006916:	dd40      	ble.n	800699a <_printf_float+0x1b2>
 8006918:	f1aa 0a02 	sub.w	sl, sl, #2
 800691c:	fa5f fa8a 	uxtb.w	sl, sl
 8006920:	4652      	mov	r2, sl
 8006922:	3901      	subs	r1, #1
 8006924:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006928:	910d      	str	r1, [sp, #52]	@ 0x34
 800692a:	f7ff ff23 	bl	8006774 <__exponent>
 800692e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006930:	4681      	mov	r9, r0
 8006932:	1813      	adds	r3, r2, r0
 8006934:	2a01      	cmp	r2, #1
 8006936:	6123      	str	r3, [r4, #16]
 8006938:	dc02      	bgt.n	8006940 <_printf_float+0x158>
 800693a:	6822      	ldr	r2, [r4, #0]
 800693c:	07d2      	lsls	r2, r2, #31
 800693e:	d501      	bpl.n	8006944 <_printf_float+0x15c>
 8006940:	3301      	adds	r3, #1
 8006942:	6123      	str	r3, [r4, #16]
 8006944:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006948:	2b00      	cmp	r3, #0
 800694a:	d09e      	beq.n	800688a <_printf_float+0xa2>
 800694c:	232d      	movs	r3, #45	@ 0x2d
 800694e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006952:	e79a      	b.n	800688a <_printf_float+0xa2>
 8006954:	2947      	cmp	r1, #71	@ 0x47
 8006956:	d1bf      	bne.n	80068d8 <_printf_float+0xf0>
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1bd      	bne.n	80068d8 <_printf_float+0xf0>
 800695c:	2301      	movs	r3, #1
 800695e:	e7ba      	b.n	80068d6 <_printf_float+0xee>
 8006960:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006964:	d9dc      	bls.n	8006920 <_printf_float+0x138>
 8006966:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800696a:	d118      	bne.n	800699e <_printf_float+0x1b6>
 800696c:	2900      	cmp	r1, #0
 800696e:	6863      	ldr	r3, [r4, #4]
 8006970:	dd0b      	ble.n	800698a <_printf_float+0x1a2>
 8006972:	6121      	str	r1, [r4, #16]
 8006974:	b913      	cbnz	r3, 800697c <_printf_float+0x194>
 8006976:	6822      	ldr	r2, [r4, #0]
 8006978:	07d0      	lsls	r0, r2, #31
 800697a:	d502      	bpl.n	8006982 <_printf_float+0x19a>
 800697c:	3301      	adds	r3, #1
 800697e:	440b      	add	r3, r1
 8006980:	6123      	str	r3, [r4, #16]
 8006982:	f04f 0900 	mov.w	r9, #0
 8006986:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006988:	e7dc      	b.n	8006944 <_printf_float+0x15c>
 800698a:	b913      	cbnz	r3, 8006992 <_printf_float+0x1aa>
 800698c:	6822      	ldr	r2, [r4, #0]
 800698e:	07d2      	lsls	r2, r2, #31
 8006990:	d501      	bpl.n	8006996 <_printf_float+0x1ae>
 8006992:	3302      	adds	r3, #2
 8006994:	e7f4      	b.n	8006980 <_printf_float+0x198>
 8006996:	2301      	movs	r3, #1
 8006998:	e7f2      	b.n	8006980 <_printf_float+0x198>
 800699a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800699e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069a0:	4299      	cmp	r1, r3
 80069a2:	db05      	blt.n	80069b0 <_printf_float+0x1c8>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	6121      	str	r1, [r4, #16]
 80069a8:	07d8      	lsls	r0, r3, #31
 80069aa:	d5ea      	bpl.n	8006982 <_printf_float+0x19a>
 80069ac:	1c4b      	adds	r3, r1, #1
 80069ae:	e7e7      	b.n	8006980 <_printf_float+0x198>
 80069b0:	2900      	cmp	r1, #0
 80069b2:	bfcc      	ite	gt
 80069b4:	2201      	movgt	r2, #1
 80069b6:	f1c1 0202 	rsble	r2, r1, #2
 80069ba:	4413      	add	r3, r2
 80069bc:	e7e0      	b.n	8006980 <_printf_float+0x198>
 80069be:	6823      	ldr	r3, [r4, #0]
 80069c0:	055a      	lsls	r2, r3, #21
 80069c2:	d407      	bmi.n	80069d4 <_printf_float+0x1ec>
 80069c4:	6923      	ldr	r3, [r4, #16]
 80069c6:	4642      	mov	r2, r8
 80069c8:	4631      	mov	r1, r6
 80069ca:	4628      	mov	r0, r5
 80069cc:	47b8      	blx	r7
 80069ce:	3001      	adds	r0, #1
 80069d0:	d12b      	bne.n	8006a2a <_printf_float+0x242>
 80069d2:	e764      	b.n	800689e <_printf_float+0xb6>
 80069d4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069d8:	f240 80dc 	bls.w	8006b94 <_printf_float+0x3ac>
 80069dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80069e0:	2200      	movs	r2, #0
 80069e2:	2300      	movs	r3, #0
 80069e4:	f7f9 ffe0 	bl	80009a8 <__aeabi_dcmpeq>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d033      	beq.n	8006a54 <_printf_float+0x26c>
 80069ec:	2301      	movs	r3, #1
 80069ee:	4631      	mov	r1, r6
 80069f0:	4628      	mov	r0, r5
 80069f2:	4a35      	ldr	r2, [pc, #212]	@ (8006ac8 <_printf_float+0x2e0>)
 80069f4:	47b8      	blx	r7
 80069f6:	3001      	adds	r0, #1
 80069f8:	f43f af51 	beq.w	800689e <_printf_float+0xb6>
 80069fc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006a00:	4543      	cmp	r3, r8
 8006a02:	db02      	blt.n	8006a0a <_printf_float+0x222>
 8006a04:	6823      	ldr	r3, [r4, #0]
 8006a06:	07d8      	lsls	r0, r3, #31
 8006a08:	d50f      	bpl.n	8006a2a <_printf_float+0x242>
 8006a0a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a0e:	4631      	mov	r1, r6
 8006a10:	4628      	mov	r0, r5
 8006a12:	47b8      	blx	r7
 8006a14:	3001      	adds	r0, #1
 8006a16:	f43f af42 	beq.w	800689e <_printf_float+0xb6>
 8006a1a:	f04f 0900 	mov.w	r9, #0
 8006a1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a22:	f104 0a1a 	add.w	sl, r4, #26
 8006a26:	45c8      	cmp	r8, r9
 8006a28:	dc09      	bgt.n	8006a3e <_printf_float+0x256>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	079b      	lsls	r3, r3, #30
 8006a2e:	f100 8102 	bmi.w	8006c36 <_printf_float+0x44e>
 8006a32:	68e0      	ldr	r0, [r4, #12]
 8006a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a36:	4298      	cmp	r0, r3
 8006a38:	bfb8      	it	lt
 8006a3a:	4618      	movlt	r0, r3
 8006a3c:	e731      	b.n	80068a2 <_printf_float+0xba>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	4652      	mov	r2, sl
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f43f af28 	beq.w	800689e <_printf_float+0xb6>
 8006a4e:	f109 0901 	add.w	r9, r9, #1
 8006a52:	e7e8      	b.n	8006a26 <_printf_float+0x23e>
 8006a54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	dc38      	bgt.n	8006acc <_printf_float+0x2e4>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	4628      	mov	r0, r5
 8006a60:	4a19      	ldr	r2, [pc, #100]	@ (8006ac8 <_printf_float+0x2e0>)
 8006a62:	47b8      	blx	r7
 8006a64:	3001      	adds	r0, #1
 8006a66:	f43f af1a 	beq.w	800689e <_printf_float+0xb6>
 8006a6a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006a6e:	ea59 0303 	orrs.w	r3, r9, r3
 8006a72:	d102      	bne.n	8006a7a <_printf_float+0x292>
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	07d9      	lsls	r1, r3, #31
 8006a78:	d5d7      	bpl.n	8006a2a <_printf_float+0x242>
 8006a7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4628      	mov	r0, r5
 8006a82:	47b8      	blx	r7
 8006a84:	3001      	adds	r0, #1
 8006a86:	f43f af0a 	beq.w	800689e <_printf_float+0xb6>
 8006a8a:	f04f 0a00 	mov.w	sl, #0
 8006a8e:	f104 0b1a 	add.w	fp, r4, #26
 8006a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a94:	425b      	negs	r3, r3
 8006a96:	4553      	cmp	r3, sl
 8006a98:	dc01      	bgt.n	8006a9e <_printf_float+0x2b6>
 8006a9a:	464b      	mov	r3, r9
 8006a9c:	e793      	b.n	80069c6 <_printf_float+0x1de>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	465a      	mov	r2, fp
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	47b8      	blx	r7
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	f43f aef8 	beq.w	800689e <_printf_float+0xb6>
 8006aae:	f10a 0a01 	add.w	sl, sl, #1
 8006ab2:	e7ee      	b.n	8006a92 <_printf_float+0x2aa>
 8006ab4:	7fefffff 	.word	0x7fefffff
 8006ab8:	08009fbb 	.word	0x08009fbb
 8006abc:	08009fb7 	.word	0x08009fb7
 8006ac0:	08009fc3 	.word	0x08009fc3
 8006ac4:	08009fbf 	.word	0x08009fbf
 8006ac8:	08009fc7 	.word	0x08009fc7
 8006acc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ace:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006ad2:	4553      	cmp	r3, sl
 8006ad4:	bfa8      	it	ge
 8006ad6:	4653      	movge	r3, sl
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	4699      	mov	r9, r3
 8006adc:	dc36      	bgt.n	8006b4c <_printf_float+0x364>
 8006ade:	f04f 0b00 	mov.w	fp, #0
 8006ae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ae6:	f104 021a 	add.w	r2, r4, #26
 8006aea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006aec:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aee:	eba3 0309 	sub.w	r3, r3, r9
 8006af2:	455b      	cmp	r3, fp
 8006af4:	dc31      	bgt.n	8006b5a <_printf_float+0x372>
 8006af6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006af8:	459a      	cmp	sl, r3
 8006afa:	dc3a      	bgt.n	8006b72 <_printf_float+0x38a>
 8006afc:	6823      	ldr	r3, [r4, #0]
 8006afe:	07da      	lsls	r2, r3, #31
 8006b00:	d437      	bmi.n	8006b72 <_printf_float+0x38a>
 8006b02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b04:	ebaa 0903 	sub.w	r9, sl, r3
 8006b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b0a:	ebaa 0303 	sub.w	r3, sl, r3
 8006b0e:	4599      	cmp	r9, r3
 8006b10:	bfa8      	it	ge
 8006b12:	4699      	movge	r9, r3
 8006b14:	f1b9 0f00 	cmp.w	r9, #0
 8006b18:	dc33      	bgt.n	8006b82 <_printf_float+0x39a>
 8006b1a:	f04f 0800 	mov.w	r8, #0
 8006b1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b22:	f104 0b1a 	add.w	fp, r4, #26
 8006b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b28:	ebaa 0303 	sub.w	r3, sl, r3
 8006b2c:	eba3 0309 	sub.w	r3, r3, r9
 8006b30:	4543      	cmp	r3, r8
 8006b32:	f77f af7a 	ble.w	8006a2a <_printf_float+0x242>
 8006b36:	2301      	movs	r3, #1
 8006b38:	465a      	mov	r2, fp
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b8      	blx	r7
 8006b40:	3001      	adds	r0, #1
 8006b42:	f43f aeac 	beq.w	800689e <_printf_float+0xb6>
 8006b46:	f108 0801 	add.w	r8, r8, #1
 8006b4a:	e7ec      	b.n	8006b26 <_printf_float+0x33e>
 8006b4c:	4642      	mov	r2, r8
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	d1c2      	bne.n	8006ade <_printf_float+0x2f6>
 8006b58:	e6a1      	b.n	800689e <_printf_float+0xb6>
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4628      	mov	r0, r5
 8006b60:	920a      	str	r2, [sp, #40]	@ 0x28
 8006b62:	47b8      	blx	r7
 8006b64:	3001      	adds	r0, #1
 8006b66:	f43f ae9a 	beq.w	800689e <_printf_float+0xb6>
 8006b6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b6c:	f10b 0b01 	add.w	fp, fp, #1
 8006b70:	e7bb      	b.n	8006aea <_printf_float+0x302>
 8006b72:	4631      	mov	r1, r6
 8006b74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b78:	4628      	mov	r0, r5
 8006b7a:	47b8      	blx	r7
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	d1c0      	bne.n	8006b02 <_printf_float+0x31a>
 8006b80:	e68d      	b.n	800689e <_printf_float+0xb6>
 8006b82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b84:	464b      	mov	r3, r9
 8006b86:	4631      	mov	r1, r6
 8006b88:	4628      	mov	r0, r5
 8006b8a:	4442      	add	r2, r8
 8006b8c:	47b8      	blx	r7
 8006b8e:	3001      	adds	r0, #1
 8006b90:	d1c3      	bne.n	8006b1a <_printf_float+0x332>
 8006b92:	e684      	b.n	800689e <_printf_float+0xb6>
 8006b94:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006b98:	f1ba 0f01 	cmp.w	sl, #1
 8006b9c:	dc01      	bgt.n	8006ba2 <_printf_float+0x3ba>
 8006b9e:	07db      	lsls	r3, r3, #31
 8006ba0:	d536      	bpl.n	8006c10 <_printf_float+0x428>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	4628      	mov	r0, r5
 8006baa:	47b8      	blx	r7
 8006bac:	3001      	adds	r0, #1
 8006bae:	f43f ae76 	beq.w	800689e <_printf_float+0xb6>
 8006bb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f43f ae6e 	beq.w	800689e <_printf_float+0xb6>
 8006bc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	2300      	movs	r3, #0
 8006bca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bce:	f7f9 feeb 	bl	80009a8 <__aeabi_dcmpeq>
 8006bd2:	b9c0      	cbnz	r0, 8006c06 <_printf_float+0x41e>
 8006bd4:	4653      	mov	r3, sl
 8006bd6:	f108 0201 	add.w	r2, r8, #1
 8006bda:	4631      	mov	r1, r6
 8006bdc:	4628      	mov	r0, r5
 8006bde:	47b8      	blx	r7
 8006be0:	3001      	adds	r0, #1
 8006be2:	d10c      	bne.n	8006bfe <_printf_float+0x416>
 8006be4:	e65b      	b.n	800689e <_printf_float+0xb6>
 8006be6:	2301      	movs	r3, #1
 8006be8:	465a      	mov	r2, fp
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	f43f ae54 	beq.w	800689e <_printf_float+0xb6>
 8006bf6:	f108 0801 	add.w	r8, r8, #1
 8006bfa:	45d0      	cmp	r8, sl
 8006bfc:	dbf3      	blt.n	8006be6 <_printf_float+0x3fe>
 8006bfe:	464b      	mov	r3, r9
 8006c00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c04:	e6e0      	b.n	80069c8 <_printf_float+0x1e0>
 8006c06:	f04f 0800 	mov.w	r8, #0
 8006c0a:	f104 0b1a 	add.w	fp, r4, #26
 8006c0e:	e7f4      	b.n	8006bfa <_printf_float+0x412>
 8006c10:	2301      	movs	r3, #1
 8006c12:	4642      	mov	r2, r8
 8006c14:	e7e1      	b.n	8006bda <_printf_float+0x3f2>
 8006c16:	2301      	movs	r3, #1
 8006c18:	464a      	mov	r2, r9
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	47b8      	blx	r7
 8006c20:	3001      	adds	r0, #1
 8006c22:	f43f ae3c 	beq.w	800689e <_printf_float+0xb6>
 8006c26:	f108 0801 	add.w	r8, r8, #1
 8006c2a:	68e3      	ldr	r3, [r4, #12]
 8006c2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c2e:	1a5b      	subs	r3, r3, r1
 8006c30:	4543      	cmp	r3, r8
 8006c32:	dcf0      	bgt.n	8006c16 <_printf_float+0x42e>
 8006c34:	e6fd      	b.n	8006a32 <_printf_float+0x24a>
 8006c36:	f04f 0800 	mov.w	r8, #0
 8006c3a:	f104 0919 	add.w	r9, r4, #25
 8006c3e:	e7f4      	b.n	8006c2a <_printf_float+0x442>

08006c40 <_printf_common>:
 8006c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c44:	4616      	mov	r6, r2
 8006c46:	4698      	mov	r8, r3
 8006c48:	688a      	ldr	r2, [r1, #8]
 8006c4a:	690b      	ldr	r3, [r1, #16]
 8006c4c:	4607      	mov	r7, r0
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	bfb8      	it	lt
 8006c52:	4613      	movlt	r3, r2
 8006c54:	6033      	str	r3, [r6, #0]
 8006c56:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c60:	b10a      	cbz	r2, 8006c66 <_printf_common+0x26>
 8006c62:	3301      	adds	r3, #1
 8006c64:	6033      	str	r3, [r6, #0]
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	0699      	lsls	r1, r3, #26
 8006c6a:	bf42      	ittt	mi
 8006c6c:	6833      	ldrmi	r3, [r6, #0]
 8006c6e:	3302      	addmi	r3, #2
 8006c70:	6033      	strmi	r3, [r6, #0]
 8006c72:	6825      	ldr	r5, [r4, #0]
 8006c74:	f015 0506 	ands.w	r5, r5, #6
 8006c78:	d106      	bne.n	8006c88 <_printf_common+0x48>
 8006c7a:	f104 0a19 	add.w	sl, r4, #25
 8006c7e:	68e3      	ldr	r3, [r4, #12]
 8006c80:	6832      	ldr	r2, [r6, #0]
 8006c82:	1a9b      	subs	r3, r3, r2
 8006c84:	42ab      	cmp	r3, r5
 8006c86:	dc2b      	bgt.n	8006ce0 <_printf_common+0xa0>
 8006c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c8c:	6822      	ldr	r2, [r4, #0]
 8006c8e:	3b00      	subs	r3, #0
 8006c90:	bf18      	it	ne
 8006c92:	2301      	movne	r3, #1
 8006c94:	0692      	lsls	r2, r2, #26
 8006c96:	d430      	bmi.n	8006cfa <_printf_common+0xba>
 8006c98:	4641      	mov	r1, r8
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ca0:	47c8      	blx	r9
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	d023      	beq.n	8006cee <_printf_common+0xae>
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	6922      	ldr	r2, [r4, #16]
 8006caa:	f003 0306 	and.w	r3, r3, #6
 8006cae:	2b04      	cmp	r3, #4
 8006cb0:	bf14      	ite	ne
 8006cb2:	2500      	movne	r5, #0
 8006cb4:	6833      	ldreq	r3, [r6, #0]
 8006cb6:	f04f 0600 	mov.w	r6, #0
 8006cba:	bf08      	it	eq
 8006cbc:	68e5      	ldreq	r5, [r4, #12]
 8006cbe:	f104 041a 	add.w	r4, r4, #26
 8006cc2:	bf08      	it	eq
 8006cc4:	1aed      	subeq	r5, r5, r3
 8006cc6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006cca:	bf08      	it	eq
 8006ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	bfc4      	itt	gt
 8006cd4:	1a9b      	subgt	r3, r3, r2
 8006cd6:	18ed      	addgt	r5, r5, r3
 8006cd8:	42b5      	cmp	r5, r6
 8006cda:	d11a      	bne.n	8006d12 <_printf_common+0xd2>
 8006cdc:	2000      	movs	r0, #0
 8006cde:	e008      	b.n	8006cf2 <_printf_common+0xb2>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	4652      	mov	r2, sl
 8006ce4:	4641      	mov	r1, r8
 8006ce6:	4638      	mov	r0, r7
 8006ce8:	47c8      	blx	r9
 8006cea:	3001      	adds	r0, #1
 8006cec:	d103      	bne.n	8006cf6 <_printf_common+0xb6>
 8006cee:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf6:	3501      	adds	r5, #1
 8006cf8:	e7c1      	b.n	8006c7e <_printf_common+0x3e>
 8006cfa:	2030      	movs	r0, #48	@ 0x30
 8006cfc:	18e1      	adds	r1, r4, r3
 8006cfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d08:	4422      	add	r2, r4
 8006d0a:	3302      	adds	r3, #2
 8006d0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d10:	e7c2      	b.n	8006c98 <_printf_common+0x58>
 8006d12:	2301      	movs	r3, #1
 8006d14:	4622      	mov	r2, r4
 8006d16:	4641      	mov	r1, r8
 8006d18:	4638      	mov	r0, r7
 8006d1a:	47c8      	blx	r9
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d0e6      	beq.n	8006cee <_printf_common+0xae>
 8006d20:	3601      	adds	r6, #1
 8006d22:	e7d9      	b.n	8006cd8 <_printf_common+0x98>

08006d24 <_printf_i>:
 8006d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d28:	7e0f      	ldrb	r7, [r1, #24]
 8006d2a:	4691      	mov	r9, r2
 8006d2c:	2f78      	cmp	r7, #120	@ 0x78
 8006d2e:	4680      	mov	r8, r0
 8006d30:	460c      	mov	r4, r1
 8006d32:	469a      	mov	sl, r3
 8006d34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d3a:	d807      	bhi.n	8006d4c <_printf_i+0x28>
 8006d3c:	2f62      	cmp	r7, #98	@ 0x62
 8006d3e:	d80a      	bhi.n	8006d56 <_printf_i+0x32>
 8006d40:	2f00      	cmp	r7, #0
 8006d42:	f000 80d1 	beq.w	8006ee8 <_printf_i+0x1c4>
 8006d46:	2f58      	cmp	r7, #88	@ 0x58
 8006d48:	f000 80b8 	beq.w	8006ebc <_printf_i+0x198>
 8006d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d54:	e03a      	b.n	8006dcc <_printf_i+0xa8>
 8006d56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d5a:	2b15      	cmp	r3, #21
 8006d5c:	d8f6      	bhi.n	8006d4c <_printf_i+0x28>
 8006d5e:	a101      	add	r1, pc, #4	@ (adr r1, 8006d64 <_printf_i+0x40>)
 8006d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d64:	08006dbd 	.word	0x08006dbd
 8006d68:	08006dd1 	.word	0x08006dd1
 8006d6c:	08006d4d 	.word	0x08006d4d
 8006d70:	08006d4d 	.word	0x08006d4d
 8006d74:	08006d4d 	.word	0x08006d4d
 8006d78:	08006d4d 	.word	0x08006d4d
 8006d7c:	08006dd1 	.word	0x08006dd1
 8006d80:	08006d4d 	.word	0x08006d4d
 8006d84:	08006d4d 	.word	0x08006d4d
 8006d88:	08006d4d 	.word	0x08006d4d
 8006d8c:	08006d4d 	.word	0x08006d4d
 8006d90:	08006ecf 	.word	0x08006ecf
 8006d94:	08006dfb 	.word	0x08006dfb
 8006d98:	08006e89 	.word	0x08006e89
 8006d9c:	08006d4d 	.word	0x08006d4d
 8006da0:	08006d4d 	.word	0x08006d4d
 8006da4:	08006ef1 	.word	0x08006ef1
 8006da8:	08006d4d 	.word	0x08006d4d
 8006dac:	08006dfb 	.word	0x08006dfb
 8006db0:	08006d4d 	.word	0x08006d4d
 8006db4:	08006d4d 	.word	0x08006d4d
 8006db8:	08006e91 	.word	0x08006e91
 8006dbc:	6833      	ldr	r3, [r6, #0]
 8006dbe:	1d1a      	adds	r2, r3, #4
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6032      	str	r2, [r6, #0]
 8006dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e09c      	b.n	8006f0a <_printf_i+0x1e6>
 8006dd0:	6833      	ldr	r3, [r6, #0]
 8006dd2:	6820      	ldr	r0, [r4, #0]
 8006dd4:	1d19      	adds	r1, r3, #4
 8006dd6:	6031      	str	r1, [r6, #0]
 8006dd8:	0606      	lsls	r6, r0, #24
 8006dda:	d501      	bpl.n	8006de0 <_printf_i+0xbc>
 8006ddc:	681d      	ldr	r5, [r3, #0]
 8006dde:	e003      	b.n	8006de8 <_printf_i+0xc4>
 8006de0:	0645      	lsls	r5, r0, #25
 8006de2:	d5fb      	bpl.n	8006ddc <_printf_i+0xb8>
 8006de4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006de8:	2d00      	cmp	r5, #0
 8006dea:	da03      	bge.n	8006df4 <_printf_i+0xd0>
 8006dec:	232d      	movs	r3, #45	@ 0x2d
 8006dee:	426d      	negs	r5, r5
 8006df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006df4:	230a      	movs	r3, #10
 8006df6:	4858      	ldr	r0, [pc, #352]	@ (8006f58 <_printf_i+0x234>)
 8006df8:	e011      	b.n	8006e1e <_printf_i+0xfa>
 8006dfa:	6821      	ldr	r1, [r4, #0]
 8006dfc:	6833      	ldr	r3, [r6, #0]
 8006dfe:	0608      	lsls	r0, r1, #24
 8006e00:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e04:	d402      	bmi.n	8006e0c <_printf_i+0xe8>
 8006e06:	0649      	lsls	r1, r1, #25
 8006e08:	bf48      	it	mi
 8006e0a:	b2ad      	uxthmi	r5, r5
 8006e0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e0e:	6033      	str	r3, [r6, #0]
 8006e10:	bf14      	ite	ne
 8006e12:	230a      	movne	r3, #10
 8006e14:	2308      	moveq	r3, #8
 8006e16:	4850      	ldr	r0, [pc, #320]	@ (8006f58 <_printf_i+0x234>)
 8006e18:	2100      	movs	r1, #0
 8006e1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e1e:	6866      	ldr	r6, [r4, #4]
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	60a6      	str	r6, [r4, #8]
 8006e24:	db05      	blt.n	8006e32 <_printf_i+0x10e>
 8006e26:	6821      	ldr	r1, [r4, #0]
 8006e28:	432e      	orrs	r6, r5
 8006e2a:	f021 0104 	bic.w	r1, r1, #4
 8006e2e:	6021      	str	r1, [r4, #0]
 8006e30:	d04b      	beq.n	8006eca <_printf_i+0x1a6>
 8006e32:	4616      	mov	r6, r2
 8006e34:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e38:	fb03 5711 	mls	r7, r3, r1, r5
 8006e3c:	5dc7      	ldrb	r7, [r0, r7]
 8006e3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e42:	462f      	mov	r7, r5
 8006e44:	42bb      	cmp	r3, r7
 8006e46:	460d      	mov	r5, r1
 8006e48:	d9f4      	bls.n	8006e34 <_printf_i+0x110>
 8006e4a:	2b08      	cmp	r3, #8
 8006e4c:	d10b      	bne.n	8006e66 <_printf_i+0x142>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	07df      	lsls	r7, r3, #31
 8006e52:	d508      	bpl.n	8006e66 <_printf_i+0x142>
 8006e54:	6923      	ldr	r3, [r4, #16]
 8006e56:	6861      	ldr	r1, [r4, #4]
 8006e58:	4299      	cmp	r1, r3
 8006e5a:	bfde      	ittt	le
 8006e5c:	2330      	movle	r3, #48	@ 0x30
 8006e5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e66:	1b92      	subs	r2, r2, r6
 8006e68:	6122      	str	r2, [r4, #16]
 8006e6a:	464b      	mov	r3, r9
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4640      	mov	r0, r8
 8006e70:	f8cd a000 	str.w	sl, [sp]
 8006e74:	aa03      	add	r2, sp, #12
 8006e76:	f7ff fee3 	bl	8006c40 <_printf_common>
 8006e7a:	3001      	adds	r0, #1
 8006e7c:	d14a      	bne.n	8006f14 <_printf_i+0x1f0>
 8006e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e82:	b004      	add	sp, #16
 8006e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	f043 0320 	orr.w	r3, r3, #32
 8006e8e:	6023      	str	r3, [r4, #0]
 8006e90:	2778      	movs	r7, #120	@ 0x78
 8006e92:	4832      	ldr	r0, [pc, #200]	@ (8006f5c <_printf_i+0x238>)
 8006e94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	6831      	ldr	r1, [r6, #0]
 8006e9c:	061f      	lsls	r7, r3, #24
 8006e9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ea2:	d402      	bmi.n	8006eaa <_printf_i+0x186>
 8006ea4:	065f      	lsls	r7, r3, #25
 8006ea6:	bf48      	it	mi
 8006ea8:	b2ad      	uxthmi	r5, r5
 8006eaa:	6031      	str	r1, [r6, #0]
 8006eac:	07d9      	lsls	r1, r3, #31
 8006eae:	bf44      	itt	mi
 8006eb0:	f043 0320 	orrmi.w	r3, r3, #32
 8006eb4:	6023      	strmi	r3, [r4, #0]
 8006eb6:	b11d      	cbz	r5, 8006ec0 <_printf_i+0x19c>
 8006eb8:	2310      	movs	r3, #16
 8006eba:	e7ad      	b.n	8006e18 <_printf_i+0xf4>
 8006ebc:	4826      	ldr	r0, [pc, #152]	@ (8006f58 <_printf_i+0x234>)
 8006ebe:	e7e9      	b.n	8006e94 <_printf_i+0x170>
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	f023 0320 	bic.w	r3, r3, #32
 8006ec6:	6023      	str	r3, [r4, #0]
 8006ec8:	e7f6      	b.n	8006eb8 <_printf_i+0x194>
 8006eca:	4616      	mov	r6, r2
 8006ecc:	e7bd      	b.n	8006e4a <_printf_i+0x126>
 8006ece:	6833      	ldr	r3, [r6, #0]
 8006ed0:	6825      	ldr	r5, [r4, #0]
 8006ed2:	1d18      	adds	r0, r3, #4
 8006ed4:	6961      	ldr	r1, [r4, #20]
 8006ed6:	6030      	str	r0, [r6, #0]
 8006ed8:	062e      	lsls	r6, r5, #24
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	d501      	bpl.n	8006ee2 <_printf_i+0x1be>
 8006ede:	6019      	str	r1, [r3, #0]
 8006ee0:	e002      	b.n	8006ee8 <_printf_i+0x1c4>
 8006ee2:	0668      	lsls	r0, r5, #25
 8006ee4:	d5fb      	bpl.n	8006ede <_printf_i+0x1ba>
 8006ee6:	8019      	strh	r1, [r3, #0]
 8006ee8:	2300      	movs	r3, #0
 8006eea:	4616      	mov	r6, r2
 8006eec:	6123      	str	r3, [r4, #16]
 8006eee:	e7bc      	b.n	8006e6a <_printf_i+0x146>
 8006ef0:	6833      	ldr	r3, [r6, #0]
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	1d1a      	adds	r2, r3, #4
 8006ef6:	6032      	str	r2, [r6, #0]
 8006ef8:	681e      	ldr	r6, [r3, #0]
 8006efa:	6862      	ldr	r2, [r4, #4]
 8006efc:	4630      	mov	r0, r6
 8006efe:	f000 fb48 	bl	8007592 <memchr>
 8006f02:	b108      	cbz	r0, 8006f08 <_printf_i+0x1e4>
 8006f04:	1b80      	subs	r0, r0, r6
 8006f06:	6060      	str	r0, [r4, #4]
 8006f08:	6863      	ldr	r3, [r4, #4]
 8006f0a:	6123      	str	r3, [r4, #16]
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f12:	e7aa      	b.n	8006e6a <_printf_i+0x146>
 8006f14:	4632      	mov	r2, r6
 8006f16:	4649      	mov	r1, r9
 8006f18:	4640      	mov	r0, r8
 8006f1a:	6923      	ldr	r3, [r4, #16]
 8006f1c:	47d0      	blx	sl
 8006f1e:	3001      	adds	r0, #1
 8006f20:	d0ad      	beq.n	8006e7e <_printf_i+0x15a>
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	079b      	lsls	r3, r3, #30
 8006f26:	d413      	bmi.n	8006f50 <_printf_i+0x22c>
 8006f28:	68e0      	ldr	r0, [r4, #12]
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	4298      	cmp	r0, r3
 8006f2e:	bfb8      	it	lt
 8006f30:	4618      	movlt	r0, r3
 8006f32:	e7a6      	b.n	8006e82 <_printf_i+0x15e>
 8006f34:	2301      	movs	r3, #1
 8006f36:	4632      	mov	r2, r6
 8006f38:	4649      	mov	r1, r9
 8006f3a:	4640      	mov	r0, r8
 8006f3c:	47d0      	blx	sl
 8006f3e:	3001      	adds	r0, #1
 8006f40:	d09d      	beq.n	8006e7e <_printf_i+0x15a>
 8006f42:	3501      	adds	r5, #1
 8006f44:	68e3      	ldr	r3, [r4, #12]
 8006f46:	9903      	ldr	r1, [sp, #12]
 8006f48:	1a5b      	subs	r3, r3, r1
 8006f4a:	42ab      	cmp	r3, r5
 8006f4c:	dcf2      	bgt.n	8006f34 <_printf_i+0x210>
 8006f4e:	e7eb      	b.n	8006f28 <_printf_i+0x204>
 8006f50:	2500      	movs	r5, #0
 8006f52:	f104 0619 	add.w	r6, r4, #25
 8006f56:	e7f5      	b.n	8006f44 <_printf_i+0x220>
 8006f58:	08009fc9 	.word	0x08009fc9
 8006f5c:	08009fda 	.word	0x08009fda

08006f60 <std>:
 8006f60:	2300      	movs	r3, #0
 8006f62:	b510      	push	{r4, lr}
 8006f64:	4604      	mov	r4, r0
 8006f66:	e9c0 3300 	strd	r3, r3, [r0]
 8006f6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f6e:	6083      	str	r3, [r0, #8]
 8006f70:	8181      	strh	r1, [r0, #12]
 8006f72:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f74:	81c2      	strh	r2, [r0, #14]
 8006f76:	6183      	str	r3, [r0, #24]
 8006f78:	4619      	mov	r1, r3
 8006f7a:	2208      	movs	r2, #8
 8006f7c:	305c      	adds	r0, #92	@ 0x5c
 8006f7e:	f000 fa57 	bl	8007430 <memset>
 8006f82:	4b0d      	ldr	r3, [pc, #52]	@ (8006fb8 <std+0x58>)
 8006f84:	6224      	str	r4, [r4, #32]
 8006f86:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f88:	4b0c      	ldr	r3, [pc, #48]	@ (8006fbc <std+0x5c>)
 8006f8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc0 <std+0x60>)
 8006f8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f90:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc4 <std+0x64>)
 8006f92:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f94:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc8 <std+0x68>)
 8006f96:	429c      	cmp	r4, r3
 8006f98:	d006      	beq.n	8006fa8 <std+0x48>
 8006f9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f9e:	4294      	cmp	r4, r2
 8006fa0:	d002      	beq.n	8006fa8 <std+0x48>
 8006fa2:	33d0      	adds	r3, #208	@ 0xd0
 8006fa4:	429c      	cmp	r4, r3
 8006fa6:	d105      	bne.n	8006fb4 <std+0x54>
 8006fa8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb0:	f000 baec 	b.w	800758c <__retarget_lock_init_recursive>
 8006fb4:	bd10      	pop	{r4, pc}
 8006fb6:	bf00      	nop
 8006fb8:	08007209 	.word	0x08007209
 8006fbc:	0800722b 	.word	0x0800722b
 8006fc0:	08007263 	.word	0x08007263
 8006fc4:	08007287 	.word	0x08007287
 8006fc8:	20000bf0 	.word	0x20000bf0

08006fcc <stdio_exit_handler>:
 8006fcc:	4a02      	ldr	r2, [pc, #8]	@ (8006fd8 <stdio_exit_handler+0xc>)
 8006fce:	4903      	ldr	r1, [pc, #12]	@ (8006fdc <stdio_exit_handler+0x10>)
 8006fd0:	4803      	ldr	r0, [pc, #12]	@ (8006fe0 <stdio_exit_handler+0x14>)
 8006fd2:	f000 b869 	b.w	80070a8 <_fwalk_sglue>
 8006fd6:	bf00      	nop
 8006fd8:	2000000c 	.word	0x2000000c
 8006fdc:	08009189 	.word	0x08009189
 8006fe0:	2000001c 	.word	0x2000001c

08006fe4 <cleanup_stdio>:
 8006fe4:	6841      	ldr	r1, [r0, #4]
 8006fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8007018 <cleanup_stdio+0x34>)
 8006fe8:	b510      	push	{r4, lr}
 8006fea:	4299      	cmp	r1, r3
 8006fec:	4604      	mov	r4, r0
 8006fee:	d001      	beq.n	8006ff4 <cleanup_stdio+0x10>
 8006ff0:	f002 f8ca 	bl	8009188 <_fflush_r>
 8006ff4:	68a1      	ldr	r1, [r4, #8]
 8006ff6:	4b09      	ldr	r3, [pc, #36]	@ (800701c <cleanup_stdio+0x38>)
 8006ff8:	4299      	cmp	r1, r3
 8006ffa:	d002      	beq.n	8007002 <cleanup_stdio+0x1e>
 8006ffc:	4620      	mov	r0, r4
 8006ffe:	f002 f8c3 	bl	8009188 <_fflush_r>
 8007002:	68e1      	ldr	r1, [r4, #12]
 8007004:	4b06      	ldr	r3, [pc, #24]	@ (8007020 <cleanup_stdio+0x3c>)
 8007006:	4299      	cmp	r1, r3
 8007008:	d004      	beq.n	8007014 <cleanup_stdio+0x30>
 800700a:	4620      	mov	r0, r4
 800700c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007010:	f002 b8ba 	b.w	8009188 <_fflush_r>
 8007014:	bd10      	pop	{r4, pc}
 8007016:	bf00      	nop
 8007018:	20000bf0 	.word	0x20000bf0
 800701c:	20000c58 	.word	0x20000c58
 8007020:	20000cc0 	.word	0x20000cc0

08007024 <global_stdio_init.part.0>:
 8007024:	b510      	push	{r4, lr}
 8007026:	4b0b      	ldr	r3, [pc, #44]	@ (8007054 <global_stdio_init.part.0+0x30>)
 8007028:	4c0b      	ldr	r4, [pc, #44]	@ (8007058 <global_stdio_init.part.0+0x34>)
 800702a:	4a0c      	ldr	r2, [pc, #48]	@ (800705c <global_stdio_init.part.0+0x38>)
 800702c:	4620      	mov	r0, r4
 800702e:	601a      	str	r2, [r3, #0]
 8007030:	2104      	movs	r1, #4
 8007032:	2200      	movs	r2, #0
 8007034:	f7ff ff94 	bl	8006f60 <std>
 8007038:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800703c:	2201      	movs	r2, #1
 800703e:	2109      	movs	r1, #9
 8007040:	f7ff ff8e 	bl	8006f60 <std>
 8007044:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007048:	2202      	movs	r2, #2
 800704a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800704e:	2112      	movs	r1, #18
 8007050:	f7ff bf86 	b.w	8006f60 <std>
 8007054:	20000d28 	.word	0x20000d28
 8007058:	20000bf0 	.word	0x20000bf0
 800705c:	08006fcd 	.word	0x08006fcd

08007060 <__sfp_lock_acquire>:
 8007060:	4801      	ldr	r0, [pc, #4]	@ (8007068 <__sfp_lock_acquire+0x8>)
 8007062:	f000 ba94 	b.w	800758e <__retarget_lock_acquire_recursive>
 8007066:	bf00      	nop
 8007068:	20000d31 	.word	0x20000d31

0800706c <__sfp_lock_release>:
 800706c:	4801      	ldr	r0, [pc, #4]	@ (8007074 <__sfp_lock_release+0x8>)
 800706e:	f000 ba8f 	b.w	8007590 <__retarget_lock_release_recursive>
 8007072:	bf00      	nop
 8007074:	20000d31 	.word	0x20000d31

08007078 <__sinit>:
 8007078:	b510      	push	{r4, lr}
 800707a:	4604      	mov	r4, r0
 800707c:	f7ff fff0 	bl	8007060 <__sfp_lock_acquire>
 8007080:	6a23      	ldr	r3, [r4, #32]
 8007082:	b11b      	cbz	r3, 800708c <__sinit+0x14>
 8007084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007088:	f7ff bff0 	b.w	800706c <__sfp_lock_release>
 800708c:	4b04      	ldr	r3, [pc, #16]	@ (80070a0 <__sinit+0x28>)
 800708e:	6223      	str	r3, [r4, #32]
 8007090:	4b04      	ldr	r3, [pc, #16]	@ (80070a4 <__sinit+0x2c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1f5      	bne.n	8007084 <__sinit+0xc>
 8007098:	f7ff ffc4 	bl	8007024 <global_stdio_init.part.0>
 800709c:	e7f2      	b.n	8007084 <__sinit+0xc>
 800709e:	bf00      	nop
 80070a0:	08006fe5 	.word	0x08006fe5
 80070a4:	20000d28 	.word	0x20000d28

080070a8 <_fwalk_sglue>:
 80070a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070ac:	4607      	mov	r7, r0
 80070ae:	4688      	mov	r8, r1
 80070b0:	4614      	mov	r4, r2
 80070b2:	2600      	movs	r6, #0
 80070b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070b8:	f1b9 0901 	subs.w	r9, r9, #1
 80070bc:	d505      	bpl.n	80070ca <_fwalk_sglue+0x22>
 80070be:	6824      	ldr	r4, [r4, #0]
 80070c0:	2c00      	cmp	r4, #0
 80070c2:	d1f7      	bne.n	80070b4 <_fwalk_sglue+0xc>
 80070c4:	4630      	mov	r0, r6
 80070c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ca:	89ab      	ldrh	r3, [r5, #12]
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d907      	bls.n	80070e0 <_fwalk_sglue+0x38>
 80070d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070d4:	3301      	adds	r3, #1
 80070d6:	d003      	beq.n	80070e0 <_fwalk_sglue+0x38>
 80070d8:	4629      	mov	r1, r5
 80070da:	4638      	mov	r0, r7
 80070dc:	47c0      	blx	r8
 80070de:	4306      	orrs	r6, r0
 80070e0:	3568      	adds	r5, #104	@ 0x68
 80070e2:	e7e9      	b.n	80070b8 <_fwalk_sglue+0x10>

080070e4 <iprintf>:
 80070e4:	b40f      	push	{r0, r1, r2, r3}
 80070e6:	b507      	push	{r0, r1, r2, lr}
 80070e8:	4906      	ldr	r1, [pc, #24]	@ (8007104 <iprintf+0x20>)
 80070ea:	ab04      	add	r3, sp, #16
 80070ec:	6808      	ldr	r0, [r1, #0]
 80070ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80070f2:	6881      	ldr	r1, [r0, #8]
 80070f4:	9301      	str	r3, [sp, #4]
 80070f6:	f001 feaf 	bl	8008e58 <_vfiprintf_r>
 80070fa:	b003      	add	sp, #12
 80070fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007100:	b004      	add	sp, #16
 8007102:	4770      	bx	lr
 8007104:	20000018 	.word	0x20000018

08007108 <_puts_r>:
 8007108:	6a03      	ldr	r3, [r0, #32]
 800710a:	b570      	push	{r4, r5, r6, lr}
 800710c:	4605      	mov	r5, r0
 800710e:	460e      	mov	r6, r1
 8007110:	6884      	ldr	r4, [r0, #8]
 8007112:	b90b      	cbnz	r3, 8007118 <_puts_r+0x10>
 8007114:	f7ff ffb0 	bl	8007078 <__sinit>
 8007118:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800711a:	07db      	lsls	r3, r3, #31
 800711c:	d405      	bmi.n	800712a <_puts_r+0x22>
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	0598      	lsls	r0, r3, #22
 8007122:	d402      	bmi.n	800712a <_puts_r+0x22>
 8007124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007126:	f000 fa32 	bl	800758e <__retarget_lock_acquire_recursive>
 800712a:	89a3      	ldrh	r3, [r4, #12]
 800712c:	0719      	lsls	r1, r3, #28
 800712e:	d502      	bpl.n	8007136 <_puts_r+0x2e>
 8007130:	6923      	ldr	r3, [r4, #16]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d135      	bne.n	80071a2 <_puts_r+0x9a>
 8007136:	4621      	mov	r1, r4
 8007138:	4628      	mov	r0, r5
 800713a:	f000 f923 	bl	8007384 <__swsetup_r>
 800713e:	b380      	cbz	r0, 80071a2 <_puts_r+0x9a>
 8007140:	f04f 35ff 	mov.w	r5, #4294967295
 8007144:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007146:	07da      	lsls	r2, r3, #31
 8007148:	d405      	bmi.n	8007156 <_puts_r+0x4e>
 800714a:	89a3      	ldrh	r3, [r4, #12]
 800714c:	059b      	lsls	r3, r3, #22
 800714e:	d402      	bmi.n	8007156 <_puts_r+0x4e>
 8007150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007152:	f000 fa1d 	bl	8007590 <__retarget_lock_release_recursive>
 8007156:	4628      	mov	r0, r5
 8007158:	bd70      	pop	{r4, r5, r6, pc}
 800715a:	2b00      	cmp	r3, #0
 800715c:	da04      	bge.n	8007168 <_puts_r+0x60>
 800715e:	69a2      	ldr	r2, [r4, #24]
 8007160:	429a      	cmp	r2, r3
 8007162:	dc17      	bgt.n	8007194 <_puts_r+0x8c>
 8007164:	290a      	cmp	r1, #10
 8007166:	d015      	beq.n	8007194 <_puts_r+0x8c>
 8007168:	6823      	ldr	r3, [r4, #0]
 800716a:	1c5a      	adds	r2, r3, #1
 800716c:	6022      	str	r2, [r4, #0]
 800716e:	7019      	strb	r1, [r3, #0]
 8007170:	68a3      	ldr	r3, [r4, #8]
 8007172:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007176:	3b01      	subs	r3, #1
 8007178:	60a3      	str	r3, [r4, #8]
 800717a:	2900      	cmp	r1, #0
 800717c:	d1ed      	bne.n	800715a <_puts_r+0x52>
 800717e:	2b00      	cmp	r3, #0
 8007180:	da11      	bge.n	80071a6 <_puts_r+0x9e>
 8007182:	4622      	mov	r2, r4
 8007184:	210a      	movs	r1, #10
 8007186:	4628      	mov	r0, r5
 8007188:	f000 f8be 	bl	8007308 <__swbuf_r>
 800718c:	3001      	adds	r0, #1
 800718e:	d0d7      	beq.n	8007140 <_puts_r+0x38>
 8007190:	250a      	movs	r5, #10
 8007192:	e7d7      	b.n	8007144 <_puts_r+0x3c>
 8007194:	4622      	mov	r2, r4
 8007196:	4628      	mov	r0, r5
 8007198:	f000 f8b6 	bl	8007308 <__swbuf_r>
 800719c:	3001      	adds	r0, #1
 800719e:	d1e7      	bne.n	8007170 <_puts_r+0x68>
 80071a0:	e7ce      	b.n	8007140 <_puts_r+0x38>
 80071a2:	3e01      	subs	r6, #1
 80071a4:	e7e4      	b.n	8007170 <_puts_r+0x68>
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	1c5a      	adds	r2, r3, #1
 80071aa:	6022      	str	r2, [r4, #0]
 80071ac:	220a      	movs	r2, #10
 80071ae:	701a      	strb	r2, [r3, #0]
 80071b0:	e7ee      	b.n	8007190 <_puts_r+0x88>
	...

080071b4 <puts>:
 80071b4:	4b02      	ldr	r3, [pc, #8]	@ (80071c0 <puts+0xc>)
 80071b6:	4601      	mov	r1, r0
 80071b8:	6818      	ldr	r0, [r3, #0]
 80071ba:	f7ff bfa5 	b.w	8007108 <_puts_r>
 80071be:	bf00      	nop
 80071c0:	20000018 	.word	0x20000018

080071c4 <siprintf>:
 80071c4:	b40e      	push	{r1, r2, r3}
 80071c6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80071ca:	b510      	push	{r4, lr}
 80071cc:	2400      	movs	r4, #0
 80071ce:	b09d      	sub	sp, #116	@ 0x74
 80071d0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071d2:	9002      	str	r0, [sp, #8]
 80071d4:	9006      	str	r0, [sp, #24]
 80071d6:	9107      	str	r1, [sp, #28]
 80071d8:	9104      	str	r1, [sp, #16]
 80071da:	4809      	ldr	r0, [pc, #36]	@ (8007200 <siprintf+0x3c>)
 80071dc:	4909      	ldr	r1, [pc, #36]	@ (8007204 <siprintf+0x40>)
 80071de:	f853 2b04 	ldr.w	r2, [r3], #4
 80071e2:	9105      	str	r1, [sp, #20]
 80071e4:	6800      	ldr	r0, [r0, #0]
 80071e6:	a902      	add	r1, sp, #8
 80071e8:	9301      	str	r3, [sp, #4]
 80071ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071ec:	f001 fd10 	bl	8008c10 <_svfiprintf_r>
 80071f0:	9b02      	ldr	r3, [sp, #8]
 80071f2:	701c      	strb	r4, [r3, #0]
 80071f4:	b01d      	add	sp, #116	@ 0x74
 80071f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071fa:	b003      	add	sp, #12
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	20000018 	.word	0x20000018
 8007204:	ffff0208 	.word	0xffff0208

08007208 <__sread>:
 8007208:	b510      	push	{r4, lr}
 800720a:	460c      	mov	r4, r1
 800720c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007210:	f000 f96e 	bl	80074f0 <_read_r>
 8007214:	2800      	cmp	r0, #0
 8007216:	bfab      	itete	ge
 8007218:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800721a:	89a3      	ldrhlt	r3, [r4, #12]
 800721c:	181b      	addge	r3, r3, r0
 800721e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007222:	bfac      	ite	ge
 8007224:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007226:	81a3      	strhlt	r3, [r4, #12]
 8007228:	bd10      	pop	{r4, pc}

0800722a <__swrite>:
 800722a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800722e:	461f      	mov	r7, r3
 8007230:	898b      	ldrh	r3, [r1, #12]
 8007232:	4605      	mov	r5, r0
 8007234:	05db      	lsls	r3, r3, #23
 8007236:	460c      	mov	r4, r1
 8007238:	4616      	mov	r6, r2
 800723a:	d505      	bpl.n	8007248 <__swrite+0x1e>
 800723c:	2302      	movs	r3, #2
 800723e:	2200      	movs	r2, #0
 8007240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007244:	f000 f942 	bl	80074cc <_lseek_r>
 8007248:	89a3      	ldrh	r3, [r4, #12]
 800724a:	4632      	mov	r2, r6
 800724c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007250:	81a3      	strh	r3, [r4, #12]
 8007252:	4628      	mov	r0, r5
 8007254:	463b      	mov	r3, r7
 8007256:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800725a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800725e:	f000 b959 	b.w	8007514 <_write_r>

08007262 <__sseek>:
 8007262:	b510      	push	{r4, lr}
 8007264:	460c      	mov	r4, r1
 8007266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726a:	f000 f92f 	bl	80074cc <_lseek_r>
 800726e:	1c43      	adds	r3, r0, #1
 8007270:	89a3      	ldrh	r3, [r4, #12]
 8007272:	bf15      	itete	ne
 8007274:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007276:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800727a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800727e:	81a3      	strheq	r3, [r4, #12]
 8007280:	bf18      	it	ne
 8007282:	81a3      	strhne	r3, [r4, #12]
 8007284:	bd10      	pop	{r4, pc}

08007286 <__sclose>:
 8007286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800728a:	f000 b90f 	b.w	80074ac <_close_r>

0800728e <_vsniprintf_r>:
 800728e:	b530      	push	{r4, r5, lr}
 8007290:	4614      	mov	r4, r2
 8007292:	2c00      	cmp	r4, #0
 8007294:	4605      	mov	r5, r0
 8007296:	461a      	mov	r2, r3
 8007298:	b09b      	sub	sp, #108	@ 0x6c
 800729a:	da05      	bge.n	80072a8 <_vsniprintf_r+0x1a>
 800729c:	238b      	movs	r3, #139	@ 0x8b
 800729e:	6003      	str	r3, [r0, #0]
 80072a0:	f04f 30ff 	mov.w	r0, #4294967295
 80072a4:	b01b      	add	sp, #108	@ 0x6c
 80072a6:	bd30      	pop	{r4, r5, pc}
 80072a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80072ac:	f8ad 300c 	strh.w	r3, [sp, #12]
 80072b0:	f04f 0300 	mov.w	r3, #0
 80072b4:	9319      	str	r3, [sp, #100]	@ 0x64
 80072b6:	bf0c      	ite	eq
 80072b8:	4623      	moveq	r3, r4
 80072ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80072be:	9302      	str	r3, [sp, #8]
 80072c0:	9305      	str	r3, [sp, #20]
 80072c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80072c6:	9100      	str	r1, [sp, #0]
 80072c8:	9104      	str	r1, [sp, #16]
 80072ca:	f8ad 300e 	strh.w	r3, [sp, #14]
 80072ce:	4669      	mov	r1, sp
 80072d0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80072d2:	f001 fc9d 	bl	8008c10 <_svfiprintf_r>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	bfbc      	itt	lt
 80072da:	238b      	movlt	r3, #139	@ 0x8b
 80072dc:	602b      	strlt	r3, [r5, #0]
 80072de:	2c00      	cmp	r4, #0
 80072e0:	d0e0      	beq.n	80072a4 <_vsniprintf_r+0x16>
 80072e2:	2200      	movs	r2, #0
 80072e4:	9b00      	ldr	r3, [sp, #0]
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e7dc      	b.n	80072a4 <_vsniprintf_r+0x16>
	...

080072ec <vsniprintf>:
 80072ec:	b507      	push	{r0, r1, r2, lr}
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	4613      	mov	r3, r2
 80072f2:	460a      	mov	r2, r1
 80072f4:	4601      	mov	r1, r0
 80072f6:	4803      	ldr	r0, [pc, #12]	@ (8007304 <vsniprintf+0x18>)
 80072f8:	6800      	ldr	r0, [r0, #0]
 80072fa:	f7ff ffc8 	bl	800728e <_vsniprintf_r>
 80072fe:	b003      	add	sp, #12
 8007300:	f85d fb04 	ldr.w	pc, [sp], #4
 8007304:	20000018 	.word	0x20000018

08007308 <__swbuf_r>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	460e      	mov	r6, r1
 800730c:	4614      	mov	r4, r2
 800730e:	4605      	mov	r5, r0
 8007310:	b118      	cbz	r0, 800731a <__swbuf_r+0x12>
 8007312:	6a03      	ldr	r3, [r0, #32]
 8007314:	b90b      	cbnz	r3, 800731a <__swbuf_r+0x12>
 8007316:	f7ff feaf 	bl	8007078 <__sinit>
 800731a:	69a3      	ldr	r3, [r4, #24]
 800731c:	60a3      	str	r3, [r4, #8]
 800731e:	89a3      	ldrh	r3, [r4, #12]
 8007320:	071a      	lsls	r2, r3, #28
 8007322:	d501      	bpl.n	8007328 <__swbuf_r+0x20>
 8007324:	6923      	ldr	r3, [r4, #16]
 8007326:	b943      	cbnz	r3, 800733a <__swbuf_r+0x32>
 8007328:	4621      	mov	r1, r4
 800732a:	4628      	mov	r0, r5
 800732c:	f000 f82a 	bl	8007384 <__swsetup_r>
 8007330:	b118      	cbz	r0, 800733a <__swbuf_r+0x32>
 8007332:	f04f 37ff 	mov.w	r7, #4294967295
 8007336:	4638      	mov	r0, r7
 8007338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800733a:	6823      	ldr	r3, [r4, #0]
 800733c:	6922      	ldr	r2, [r4, #16]
 800733e:	b2f6      	uxtb	r6, r6
 8007340:	1a98      	subs	r0, r3, r2
 8007342:	6963      	ldr	r3, [r4, #20]
 8007344:	4637      	mov	r7, r6
 8007346:	4283      	cmp	r3, r0
 8007348:	dc05      	bgt.n	8007356 <__swbuf_r+0x4e>
 800734a:	4621      	mov	r1, r4
 800734c:	4628      	mov	r0, r5
 800734e:	f001 ff1b 	bl	8009188 <_fflush_r>
 8007352:	2800      	cmp	r0, #0
 8007354:	d1ed      	bne.n	8007332 <__swbuf_r+0x2a>
 8007356:	68a3      	ldr	r3, [r4, #8]
 8007358:	3b01      	subs	r3, #1
 800735a:	60a3      	str	r3, [r4, #8]
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	1c5a      	adds	r2, r3, #1
 8007360:	6022      	str	r2, [r4, #0]
 8007362:	701e      	strb	r6, [r3, #0]
 8007364:	6962      	ldr	r2, [r4, #20]
 8007366:	1c43      	adds	r3, r0, #1
 8007368:	429a      	cmp	r2, r3
 800736a:	d004      	beq.n	8007376 <__swbuf_r+0x6e>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	07db      	lsls	r3, r3, #31
 8007370:	d5e1      	bpl.n	8007336 <__swbuf_r+0x2e>
 8007372:	2e0a      	cmp	r6, #10
 8007374:	d1df      	bne.n	8007336 <__swbuf_r+0x2e>
 8007376:	4621      	mov	r1, r4
 8007378:	4628      	mov	r0, r5
 800737a:	f001 ff05 	bl	8009188 <_fflush_r>
 800737e:	2800      	cmp	r0, #0
 8007380:	d0d9      	beq.n	8007336 <__swbuf_r+0x2e>
 8007382:	e7d6      	b.n	8007332 <__swbuf_r+0x2a>

08007384 <__swsetup_r>:
 8007384:	b538      	push	{r3, r4, r5, lr}
 8007386:	4b29      	ldr	r3, [pc, #164]	@ (800742c <__swsetup_r+0xa8>)
 8007388:	4605      	mov	r5, r0
 800738a:	6818      	ldr	r0, [r3, #0]
 800738c:	460c      	mov	r4, r1
 800738e:	b118      	cbz	r0, 8007398 <__swsetup_r+0x14>
 8007390:	6a03      	ldr	r3, [r0, #32]
 8007392:	b90b      	cbnz	r3, 8007398 <__swsetup_r+0x14>
 8007394:	f7ff fe70 	bl	8007078 <__sinit>
 8007398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800739c:	0719      	lsls	r1, r3, #28
 800739e:	d422      	bmi.n	80073e6 <__swsetup_r+0x62>
 80073a0:	06da      	lsls	r2, r3, #27
 80073a2:	d407      	bmi.n	80073b4 <__swsetup_r+0x30>
 80073a4:	2209      	movs	r2, #9
 80073a6:	602a      	str	r2, [r5, #0]
 80073a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ac:	f04f 30ff 	mov.w	r0, #4294967295
 80073b0:	81a3      	strh	r3, [r4, #12]
 80073b2:	e033      	b.n	800741c <__swsetup_r+0x98>
 80073b4:	0758      	lsls	r0, r3, #29
 80073b6:	d512      	bpl.n	80073de <__swsetup_r+0x5a>
 80073b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073ba:	b141      	cbz	r1, 80073ce <__swsetup_r+0x4a>
 80073bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073c0:	4299      	cmp	r1, r3
 80073c2:	d002      	beq.n	80073ca <__swsetup_r+0x46>
 80073c4:	4628      	mov	r0, r5
 80073c6:	f000 ff4f 	bl	8008268 <_free_r>
 80073ca:	2300      	movs	r3, #0
 80073cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073d4:	81a3      	strh	r3, [r4, #12]
 80073d6:	2300      	movs	r3, #0
 80073d8:	6063      	str	r3, [r4, #4]
 80073da:	6923      	ldr	r3, [r4, #16]
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	89a3      	ldrh	r3, [r4, #12]
 80073e0:	f043 0308 	orr.w	r3, r3, #8
 80073e4:	81a3      	strh	r3, [r4, #12]
 80073e6:	6923      	ldr	r3, [r4, #16]
 80073e8:	b94b      	cbnz	r3, 80073fe <__swsetup_r+0x7a>
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073f4:	d003      	beq.n	80073fe <__swsetup_r+0x7a>
 80073f6:	4621      	mov	r1, r4
 80073f8:	4628      	mov	r0, r5
 80073fa:	f001 ff12 	bl	8009222 <__smakebuf_r>
 80073fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007402:	f013 0201 	ands.w	r2, r3, #1
 8007406:	d00a      	beq.n	800741e <__swsetup_r+0x9a>
 8007408:	2200      	movs	r2, #0
 800740a:	60a2      	str	r2, [r4, #8]
 800740c:	6962      	ldr	r2, [r4, #20]
 800740e:	4252      	negs	r2, r2
 8007410:	61a2      	str	r2, [r4, #24]
 8007412:	6922      	ldr	r2, [r4, #16]
 8007414:	b942      	cbnz	r2, 8007428 <__swsetup_r+0xa4>
 8007416:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800741a:	d1c5      	bne.n	80073a8 <__swsetup_r+0x24>
 800741c:	bd38      	pop	{r3, r4, r5, pc}
 800741e:	0799      	lsls	r1, r3, #30
 8007420:	bf58      	it	pl
 8007422:	6962      	ldrpl	r2, [r4, #20]
 8007424:	60a2      	str	r2, [r4, #8]
 8007426:	e7f4      	b.n	8007412 <__swsetup_r+0x8e>
 8007428:	2000      	movs	r0, #0
 800742a:	e7f7      	b.n	800741c <__swsetup_r+0x98>
 800742c:	20000018 	.word	0x20000018

08007430 <memset>:
 8007430:	4603      	mov	r3, r0
 8007432:	4402      	add	r2, r0
 8007434:	4293      	cmp	r3, r2
 8007436:	d100      	bne.n	800743a <memset+0xa>
 8007438:	4770      	bx	lr
 800743a:	f803 1b01 	strb.w	r1, [r3], #1
 800743e:	e7f9      	b.n	8007434 <memset+0x4>

08007440 <strchr>:
 8007440:	4603      	mov	r3, r0
 8007442:	b2c9      	uxtb	r1, r1
 8007444:	4618      	mov	r0, r3
 8007446:	f813 2b01 	ldrb.w	r2, [r3], #1
 800744a:	b112      	cbz	r2, 8007452 <strchr+0x12>
 800744c:	428a      	cmp	r2, r1
 800744e:	d1f9      	bne.n	8007444 <strchr+0x4>
 8007450:	4770      	bx	lr
 8007452:	2900      	cmp	r1, #0
 8007454:	bf18      	it	ne
 8007456:	2000      	movne	r0, #0
 8007458:	4770      	bx	lr

0800745a <strncmp>:
 800745a:	b510      	push	{r4, lr}
 800745c:	b16a      	cbz	r2, 800747a <strncmp+0x20>
 800745e:	3901      	subs	r1, #1
 8007460:	1884      	adds	r4, r0, r2
 8007462:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007466:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800746a:	429a      	cmp	r2, r3
 800746c:	d103      	bne.n	8007476 <strncmp+0x1c>
 800746e:	42a0      	cmp	r0, r4
 8007470:	d001      	beq.n	8007476 <strncmp+0x1c>
 8007472:	2a00      	cmp	r2, #0
 8007474:	d1f5      	bne.n	8007462 <strncmp+0x8>
 8007476:	1ad0      	subs	r0, r2, r3
 8007478:	bd10      	pop	{r4, pc}
 800747a:	4610      	mov	r0, r2
 800747c:	e7fc      	b.n	8007478 <strncmp+0x1e>

0800747e <strncpy>:
 800747e:	4603      	mov	r3, r0
 8007480:	b510      	push	{r4, lr}
 8007482:	3901      	subs	r1, #1
 8007484:	b132      	cbz	r2, 8007494 <strncpy+0x16>
 8007486:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800748a:	3a01      	subs	r2, #1
 800748c:	f803 4b01 	strb.w	r4, [r3], #1
 8007490:	2c00      	cmp	r4, #0
 8007492:	d1f7      	bne.n	8007484 <strncpy+0x6>
 8007494:	2100      	movs	r1, #0
 8007496:	441a      	add	r2, r3
 8007498:	4293      	cmp	r3, r2
 800749a:	d100      	bne.n	800749e <strncpy+0x20>
 800749c:	bd10      	pop	{r4, pc}
 800749e:	f803 1b01 	strb.w	r1, [r3], #1
 80074a2:	e7f9      	b.n	8007498 <strncpy+0x1a>

080074a4 <_localeconv_r>:
 80074a4:	4800      	ldr	r0, [pc, #0]	@ (80074a8 <_localeconv_r+0x4>)
 80074a6:	4770      	bx	lr
 80074a8:	20000158 	.word	0x20000158

080074ac <_close_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	2300      	movs	r3, #0
 80074b0:	4d05      	ldr	r5, [pc, #20]	@ (80074c8 <_close_r+0x1c>)
 80074b2:	4604      	mov	r4, r0
 80074b4:	4608      	mov	r0, r1
 80074b6:	602b      	str	r3, [r5, #0]
 80074b8:	f7fb fbcb 	bl	8002c52 <_close>
 80074bc:	1c43      	adds	r3, r0, #1
 80074be:	d102      	bne.n	80074c6 <_close_r+0x1a>
 80074c0:	682b      	ldr	r3, [r5, #0]
 80074c2:	b103      	cbz	r3, 80074c6 <_close_r+0x1a>
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	bd38      	pop	{r3, r4, r5, pc}
 80074c8:	20000d2c 	.word	0x20000d2c

080074cc <_lseek_r>:
 80074cc:	b538      	push	{r3, r4, r5, lr}
 80074ce:	4604      	mov	r4, r0
 80074d0:	4608      	mov	r0, r1
 80074d2:	4611      	mov	r1, r2
 80074d4:	2200      	movs	r2, #0
 80074d6:	4d05      	ldr	r5, [pc, #20]	@ (80074ec <_lseek_r+0x20>)
 80074d8:	602a      	str	r2, [r5, #0]
 80074da:	461a      	mov	r2, r3
 80074dc:	f7fb fbdd 	bl	8002c9a <_lseek>
 80074e0:	1c43      	adds	r3, r0, #1
 80074e2:	d102      	bne.n	80074ea <_lseek_r+0x1e>
 80074e4:	682b      	ldr	r3, [r5, #0]
 80074e6:	b103      	cbz	r3, 80074ea <_lseek_r+0x1e>
 80074e8:	6023      	str	r3, [r4, #0]
 80074ea:	bd38      	pop	{r3, r4, r5, pc}
 80074ec:	20000d2c 	.word	0x20000d2c

080074f0 <_read_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4604      	mov	r4, r0
 80074f4:	4608      	mov	r0, r1
 80074f6:	4611      	mov	r1, r2
 80074f8:	2200      	movs	r2, #0
 80074fa:	4d05      	ldr	r5, [pc, #20]	@ (8007510 <_read_r+0x20>)
 80074fc:	602a      	str	r2, [r5, #0]
 80074fe:	461a      	mov	r2, r3
 8007500:	f7fb fb8a 	bl	8002c18 <_read>
 8007504:	1c43      	adds	r3, r0, #1
 8007506:	d102      	bne.n	800750e <_read_r+0x1e>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	b103      	cbz	r3, 800750e <_read_r+0x1e>
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	20000d2c 	.word	0x20000d2c

08007514 <_write_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	4604      	mov	r4, r0
 8007518:	4608      	mov	r0, r1
 800751a:	4611      	mov	r1, r2
 800751c:	2200      	movs	r2, #0
 800751e:	4d05      	ldr	r5, [pc, #20]	@ (8007534 <_write_r+0x20>)
 8007520:	602a      	str	r2, [r5, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	f7fb fcac 	bl	8002e80 <_write>
 8007528:	1c43      	adds	r3, r0, #1
 800752a:	d102      	bne.n	8007532 <_write_r+0x1e>
 800752c:	682b      	ldr	r3, [r5, #0]
 800752e:	b103      	cbz	r3, 8007532 <_write_r+0x1e>
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	bd38      	pop	{r3, r4, r5, pc}
 8007534:	20000d2c 	.word	0x20000d2c

08007538 <__errno>:
 8007538:	4b01      	ldr	r3, [pc, #4]	@ (8007540 <__errno+0x8>)
 800753a:	6818      	ldr	r0, [r3, #0]
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	20000018 	.word	0x20000018

08007544 <__libc_init_array>:
 8007544:	b570      	push	{r4, r5, r6, lr}
 8007546:	2600      	movs	r6, #0
 8007548:	4d0c      	ldr	r5, [pc, #48]	@ (800757c <__libc_init_array+0x38>)
 800754a:	4c0d      	ldr	r4, [pc, #52]	@ (8007580 <__libc_init_array+0x3c>)
 800754c:	1b64      	subs	r4, r4, r5
 800754e:	10a4      	asrs	r4, r4, #2
 8007550:	42a6      	cmp	r6, r4
 8007552:	d109      	bne.n	8007568 <__libc_init_array+0x24>
 8007554:	f001 ffe2 	bl	800951c <_init>
 8007558:	2600      	movs	r6, #0
 800755a:	4d0a      	ldr	r5, [pc, #40]	@ (8007584 <__libc_init_array+0x40>)
 800755c:	4c0a      	ldr	r4, [pc, #40]	@ (8007588 <__libc_init_array+0x44>)
 800755e:	1b64      	subs	r4, r4, r5
 8007560:	10a4      	asrs	r4, r4, #2
 8007562:	42a6      	cmp	r6, r4
 8007564:	d105      	bne.n	8007572 <__libc_init_array+0x2e>
 8007566:	bd70      	pop	{r4, r5, r6, pc}
 8007568:	f855 3b04 	ldr.w	r3, [r5], #4
 800756c:	4798      	blx	r3
 800756e:	3601      	adds	r6, #1
 8007570:	e7ee      	b.n	8007550 <__libc_init_array+0xc>
 8007572:	f855 3b04 	ldr.w	r3, [r5], #4
 8007576:	4798      	blx	r3
 8007578:	3601      	adds	r6, #1
 800757a:	e7f2      	b.n	8007562 <__libc_init_array+0x1e>
 800757c:	0800a230 	.word	0x0800a230
 8007580:	0800a230 	.word	0x0800a230
 8007584:	0800a230 	.word	0x0800a230
 8007588:	0800a234 	.word	0x0800a234

0800758c <__retarget_lock_init_recursive>:
 800758c:	4770      	bx	lr

0800758e <__retarget_lock_acquire_recursive>:
 800758e:	4770      	bx	lr

08007590 <__retarget_lock_release_recursive>:
 8007590:	4770      	bx	lr

08007592 <memchr>:
 8007592:	4603      	mov	r3, r0
 8007594:	b510      	push	{r4, lr}
 8007596:	b2c9      	uxtb	r1, r1
 8007598:	4402      	add	r2, r0
 800759a:	4293      	cmp	r3, r2
 800759c:	4618      	mov	r0, r3
 800759e:	d101      	bne.n	80075a4 <memchr+0x12>
 80075a0:	2000      	movs	r0, #0
 80075a2:	e003      	b.n	80075ac <memchr+0x1a>
 80075a4:	7804      	ldrb	r4, [r0, #0]
 80075a6:	3301      	adds	r3, #1
 80075a8:	428c      	cmp	r4, r1
 80075aa:	d1f6      	bne.n	800759a <memchr+0x8>
 80075ac:	bd10      	pop	{r4, pc}

080075ae <quorem>:
 80075ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b2:	6903      	ldr	r3, [r0, #16]
 80075b4:	690c      	ldr	r4, [r1, #16]
 80075b6:	4607      	mov	r7, r0
 80075b8:	42a3      	cmp	r3, r4
 80075ba:	db7e      	blt.n	80076ba <quorem+0x10c>
 80075bc:	3c01      	subs	r4, #1
 80075be:	00a3      	lsls	r3, r4, #2
 80075c0:	f100 0514 	add.w	r5, r0, #20
 80075c4:	f101 0814 	add.w	r8, r1, #20
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075ce:	9301      	str	r3, [sp, #4]
 80075d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80075d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075d8:	3301      	adds	r3, #1
 80075da:	429a      	cmp	r2, r3
 80075dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80075e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80075e4:	d32e      	bcc.n	8007644 <quorem+0x96>
 80075e6:	f04f 0a00 	mov.w	sl, #0
 80075ea:	46c4      	mov	ip, r8
 80075ec:	46ae      	mov	lr, r5
 80075ee:	46d3      	mov	fp, sl
 80075f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075f4:	b298      	uxth	r0, r3
 80075f6:	fb06 a000 	mla	r0, r6, r0, sl
 80075fa:	0c1b      	lsrs	r3, r3, #16
 80075fc:	0c02      	lsrs	r2, r0, #16
 80075fe:	fb06 2303 	mla	r3, r6, r3, r2
 8007602:	f8de 2000 	ldr.w	r2, [lr]
 8007606:	b280      	uxth	r0, r0
 8007608:	b292      	uxth	r2, r2
 800760a:	1a12      	subs	r2, r2, r0
 800760c:	445a      	add	r2, fp
 800760e:	f8de 0000 	ldr.w	r0, [lr]
 8007612:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007616:	b29b      	uxth	r3, r3
 8007618:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800761c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007620:	b292      	uxth	r2, r2
 8007622:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007626:	45e1      	cmp	r9, ip
 8007628:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800762c:	f84e 2b04 	str.w	r2, [lr], #4
 8007630:	d2de      	bcs.n	80075f0 <quorem+0x42>
 8007632:	9b00      	ldr	r3, [sp, #0]
 8007634:	58eb      	ldr	r3, [r5, r3]
 8007636:	b92b      	cbnz	r3, 8007644 <quorem+0x96>
 8007638:	9b01      	ldr	r3, [sp, #4]
 800763a:	3b04      	subs	r3, #4
 800763c:	429d      	cmp	r5, r3
 800763e:	461a      	mov	r2, r3
 8007640:	d32f      	bcc.n	80076a2 <quorem+0xf4>
 8007642:	613c      	str	r4, [r7, #16]
 8007644:	4638      	mov	r0, r7
 8007646:	f001 f97f 	bl	8008948 <__mcmp>
 800764a:	2800      	cmp	r0, #0
 800764c:	db25      	blt.n	800769a <quorem+0xec>
 800764e:	4629      	mov	r1, r5
 8007650:	2000      	movs	r0, #0
 8007652:	f858 2b04 	ldr.w	r2, [r8], #4
 8007656:	f8d1 c000 	ldr.w	ip, [r1]
 800765a:	fa1f fe82 	uxth.w	lr, r2
 800765e:	fa1f f38c 	uxth.w	r3, ip
 8007662:	eba3 030e 	sub.w	r3, r3, lr
 8007666:	4403      	add	r3, r0
 8007668:	0c12      	lsrs	r2, r2, #16
 800766a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800766e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007672:	b29b      	uxth	r3, r3
 8007674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007678:	45c1      	cmp	r9, r8
 800767a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800767e:	f841 3b04 	str.w	r3, [r1], #4
 8007682:	d2e6      	bcs.n	8007652 <quorem+0xa4>
 8007684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800768c:	b922      	cbnz	r2, 8007698 <quorem+0xea>
 800768e:	3b04      	subs	r3, #4
 8007690:	429d      	cmp	r5, r3
 8007692:	461a      	mov	r2, r3
 8007694:	d30b      	bcc.n	80076ae <quorem+0x100>
 8007696:	613c      	str	r4, [r7, #16]
 8007698:	3601      	adds	r6, #1
 800769a:	4630      	mov	r0, r6
 800769c:	b003      	add	sp, #12
 800769e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a2:	6812      	ldr	r2, [r2, #0]
 80076a4:	3b04      	subs	r3, #4
 80076a6:	2a00      	cmp	r2, #0
 80076a8:	d1cb      	bne.n	8007642 <quorem+0x94>
 80076aa:	3c01      	subs	r4, #1
 80076ac:	e7c6      	b.n	800763c <quorem+0x8e>
 80076ae:	6812      	ldr	r2, [r2, #0]
 80076b0:	3b04      	subs	r3, #4
 80076b2:	2a00      	cmp	r2, #0
 80076b4:	d1ef      	bne.n	8007696 <quorem+0xe8>
 80076b6:	3c01      	subs	r4, #1
 80076b8:	e7ea      	b.n	8007690 <quorem+0xe2>
 80076ba:	2000      	movs	r0, #0
 80076bc:	e7ee      	b.n	800769c <quorem+0xee>
	...

080076c0 <_dtoa_r>:
 80076c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076c4:	4614      	mov	r4, r2
 80076c6:	461d      	mov	r5, r3
 80076c8:	69c7      	ldr	r7, [r0, #28]
 80076ca:	b097      	sub	sp, #92	@ 0x5c
 80076cc:	4681      	mov	r9, r0
 80076ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80076d2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80076d4:	b97f      	cbnz	r7, 80076f6 <_dtoa_r+0x36>
 80076d6:	2010      	movs	r0, #16
 80076d8:	f000 fe0e 	bl	80082f8 <malloc>
 80076dc:	4602      	mov	r2, r0
 80076de:	f8c9 001c 	str.w	r0, [r9, #28]
 80076e2:	b920      	cbnz	r0, 80076ee <_dtoa_r+0x2e>
 80076e4:	21ef      	movs	r1, #239	@ 0xef
 80076e6:	4bac      	ldr	r3, [pc, #688]	@ (8007998 <_dtoa_r+0x2d8>)
 80076e8:	48ac      	ldr	r0, [pc, #688]	@ (800799c <_dtoa_r+0x2dc>)
 80076ea:	f001 fe31 	bl	8009350 <__assert_func>
 80076ee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80076f2:	6007      	str	r7, [r0, #0]
 80076f4:	60c7      	str	r7, [r0, #12]
 80076f6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076fa:	6819      	ldr	r1, [r3, #0]
 80076fc:	b159      	cbz	r1, 8007716 <_dtoa_r+0x56>
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	2301      	movs	r3, #1
 8007702:	4093      	lsls	r3, r2
 8007704:	604a      	str	r2, [r1, #4]
 8007706:	608b      	str	r3, [r1, #8]
 8007708:	4648      	mov	r0, r9
 800770a:	f000 feeb 	bl	80084e4 <_Bfree>
 800770e:	2200      	movs	r2, #0
 8007710:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007714:	601a      	str	r2, [r3, #0]
 8007716:	1e2b      	subs	r3, r5, #0
 8007718:	bfaf      	iteee	ge
 800771a:	2300      	movge	r3, #0
 800771c:	2201      	movlt	r2, #1
 800771e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007722:	9307      	strlt	r3, [sp, #28]
 8007724:	bfa8      	it	ge
 8007726:	6033      	strge	r3, [r6, #0]
 8007728:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800772c:	4b9c      	ldr	r3, [pc, #624]	@ (80079a0 <_dtoa_r+0x2e0>)
 800772e:	bfb8      	it	lt
 8007730:	6032      	strlt	r2, [r6, #0]
 8007732:	ea33 0308 	bics.w	r3, r3, r8
 8007736:	d112      	bne.n	800775e <_dtoa_r+0x9e>
 8007738:	f242 730f 	movw	r3, #9999	@ 0x270f
 800773c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800773e:	6013      	str	r3, [r2, #0]
 8007740:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007744:	4323      	orrs	r3, r4
 8007746:	f000 855e 	beq.w	8008206 <_dtoa_r+0xb46>
 800774a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800774c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80079a4 <_dtoa_r+0x2e4>
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 8560 	beq.w	8008216 <_dtoa_r+0xb56>
 8007756:	f10a 0303 	add.w	r3, sl, #3
 800775a:	f000 bd5a 	b.w	8008212 <_dtoa_r+0xb52>
 800775e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007762:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007766:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800776a:	2200      	movs	r2, #0
 800776c:	2300      	movs	r3, #0
 800776e:	f7f9 f91b 	bl	80009a8 <__aeabi_dcmpeq>
 8007772:	4607      	mov	r7, r0
 8007774:	b158      	cbz	r0, 800778e <_dtoa_r+0xce>
 8007776:	2301      	movs	r3, #1
 8007778:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800777a:	6013      	str	r3, [r2, #0]
 800777c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800777e:	b113      	cbz	r3, 8007786 <_dtoa_r+0xc6>
 8007780:	4b89      	ldr	r3, [pc, #548]	@ (80079a8 <_dtoa_r+0x2e8>)
 8007782:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80079ac <_dtoa_r+0x2ec>
 800778a:	f000 bd44 	b.w	8008216 <_dtoa_r+0xb56>
 800778e:	ab14      	add	r3, sp, #80	@ 0x50
 8007790:	9301      	str	r3, [sp, #4]
 8007792:	ab15      	add	r3, sp, #84	@ 0x54
 8007794:	9300      	str	r3, [sp, #0]
 8007796:	4648      	mov	r0, r9
 8007798:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800779c:	f001 f984 	bl	8008aa8 <__d2b>
 80077a0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80077a4:	9003      	str	r0, [sp, #12]
 80077a6:	2e00      	cmp	r6, #0
 80077a8:	d078      	beq.n	800789c <_dtoa_r+0x1dc>
 80077aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80077b0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80077b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077b8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80077bc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80077c0:	9712      	str	r7, [sp, #72]	@ 0x48
 80077c2:	4619      	mov	r1, r3
 80077c4:	2200      	movs	r2, #0
 80077c6:	4b7a      	ldr	r3, [pc, #488]	@ (80079b0 <_dtoa_r+0x2f0>)
 80077c8:	f7f8 fcce 	bl	8000168 <__aeabi_dsub>
 80077cc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007980 <_dtoa_r+0x2c0>)
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	f7f8 fe81 	bl	80004d8 <__aeabi_dmul>
 80077d6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007988 <_dtoa_r+0x2c8>)
 80077d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077dc:	f7f8 fcc6 	bl	800016c <__adddf3>
 80077e0:	4604      	mov	r4, r0
 80077e2:	4630      	mov	r0, r6
 80077e4:	460d      	mov	r5, r1
 80077e6:	f7f8 fe0d 	bl	8000404 <__aeabi_i2d>
 80077ea:	a369      	add	r3, pc, #420	@ (adr r3, 8007990 <_dtoa_r+0x2d0>)
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	f7f8 fe72 	bl	80004d8 <__aeabi_dmul>
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	4620      	mov	r0, r4
 80077fa:	4629      	mov	r1, r5
 80077fc:	f7f8 fcb6 	bl	800016c <__adddf3>
 8007800:	4604      	mov	r4, r0
 8007802:	460d      	mov	r5, r1
 8007804:	f7f9 f918 	bl	8000a38 <__aeabi_d2iz>
 8007808:	2200      	movs	r2, #0
 800780a:	4607      	mov	r7, r0
 800780c:	2300      	movs	r3, #0
 800780e:	4620      	mov	r0, r4
 8007810:	4629      	mov	r1, r5
 8007812:	f7f9 f8d3 	bl	80009bc <__aeabi_dcmplt>
 8007816:	b140      	cbz	r0, 800782a <_dtoa_r+0x16a>
 8007818:	4638      	mov	r0, r7
 800781a:	f7f8 fdf3 	bl	8000404 <__aeabi_i2d>
 800781e:	4622      	mov	r2, r4
 8007820:	462b      	mov	r3, r5
 8007822:	f7f9 f8c1 	bl	80009a8 <__aeabi_dcmpeq>
 8007826:	b900      	cbnz	r0, 800782a <_dtoa_r+0x16a>
 8007828:	3f01      	subs	r7, #1
 800782a:	2f16      	cmp	r7, #22
 800782c:	d854      	bhi.n	80078d8 <_dtoa_r+0x218>
 800782e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007832:	4b60      	ldr	r3, [pc, #384]	@ (80079b4 <_dtoa_r+0x2f4>)
 8007834:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783c:	f7f9 f8be 	bl	80009bc <__aeabi_dcmplt>
 8007840:	2800      	cmp	r0, #0
 8007842:	d04b      	beq.n	80078dc <_dtoa_r+0x21c>
 8007844:	2300      	movs	r3, #0
 8007846:	3f01      	subs	r7, #1
 8007848:	930f      	str	r3, [sp, #60]	@ 0x3c
 800784a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800784c:	1b9b      	subs	r3, r3, r6
 800784e:	1e5a      	subs	r2, r3, #1
 8007850:	bf49      	itett	mi
 8007852:	f1c3 0301 	rsbmi	r3, r3, #1
 8007856:	2300      	movpl	r3, #0
 8007858:	9304      	strmi	r3, [sp, #16]
 800785a:	2300      	movmi	r3, #0
 800785c:	9209      	str	r2, [sp, #36]	@ 0x24
 800785e:	bf54      	ite	pl
 8007860:	9304      	strpl	r3, [sp, #16]
 8007862:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007864:	2f00      	cmp	r7, #0
 8007866:	db3b      	blt.n	80078e0 <_dtoa_r+0x220>
 8007868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800786a:	970e      	str	r7, [sp, #56]	@ 0x38
 800786c:	443b      	add	r3, r7
 800786e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007870:	2300      	movs	r3, #0
 8007872:	930a      	str	r3, [sp, #40]	@ 0x28
 8007874:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007876:	2b09      	cmp	r3, #9
 8007878:	d865      	bhi.n	8007946 <_dtoa_r+0x286>
 800787a:	2b05      	cmp	r3, #5
 800787c:	bfc4      	itt	gt
 800787e:	3b04      	subgt	r3, #4
 8007880:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007882:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007884:	bfc8      	it	gt
 8007886:	2400      	movgt	r4, #0
 8007888:	f1a3 0302 	sub.w	r3, r3, #2
 800788c:	bfd8      	it	le
 800788e:	2401      	movle	r4, #1
 8007890:	2b03      	cmp	r3, #3
 8007892:	d864      	bhi.n	800795e <_dtoa_r+0x29e>
 8007894:	e8df f003 	tbb	[pc, r3]
 8007898:	2c385553 	.word	0x2c385553
 800789c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80078a0:	441e      	add	r6, r3
 80078a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80078a6:	2b20      	cmp	r3, #32
 80078a8:	bfc1      	itttt	gt
 80078aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80078ae:	fa08 f803 	lslgt.w	r8, r8, r3
 80078b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80078b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80078ba:	bfd6      	itet	le
 80078bc:	f1c3 0320 	rsble	r3, r3, #32
 80078c0:	ea48 0003 	orrgt.w	r0, r8, r3
 80078c4:	fa04 f003 	lslle.w	r0, r4, r3
 80078c8:	f7f8 fd8c 	bl	80003e4 <__aeabi_ui2d>
 80078cc:	2201      	movs	r2, #1
 80078ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80078d2:	3e01      	subs	r6, #1
 80078d4:	9212      	str	r2, [sp, #72]	@ 0x48
 80078d6:	e774      	b.n	80077c2 <_dtoa_r+0x102>
 80078d8:	2301      	movs	r3, #1
 80078da:	e7b5      	b.n	8007848 <_dtoa_r+0x188>
 80078dc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80078de:	e7b4      	b.n	800784a <_dtoa_r+0x18a>
 80078e0:	9b04      	ldr	r3, [sp, #16]
 80078e2:	1bdb      	subs	r3, r3, r7
 80078e4:	9304      	str	r3, [sp, #16]
 80078e6:	427b      	negs	r3, r7
 80078e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80078ea:	2300      	movs	r3, #0
 80078ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80078ee:	e7c1      	b.n	8007874 <_dtoa_r+0x1b4>
 80078f0:	2301      	movs	r3, #1
 80078f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078f6:	eb07 0b03 	add.w	fp, r7, r3
 80078fa:	f10b 0301 	add.w	r3, fp, #1
 80078fe:	2b01      	cmp	r3, #1
 8007900:	9308      	str	r3, [sp, #32]
 8007902:	bfb8      	it	lt
 8007904:	2301      	movlt	r3, #1
 8007906:	e006      	b.n	8007916 <_dtoa_r+0x256>
 8007908:	2301      	movs	r3, #1
 800790a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800790c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800790e:	2b00      	cmp	r3, #0
 8007910:	dd28      	ble.n	8007964 <_dtoa_r+0x2a4>
 8007912:	469b      	mov	fp, r3
 8007914:	9308      	str	r3, [sp, #32]
 8007916:	2100      	movs	r1, #0
 8007918:	2204      	movs	r2, #4
 800791a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800791e:	f102 0514 	add.w	r5, r2, #20
 8007922:	429d      	cmp	r5, r3
 8007924:	d926      	bls.n	8007974 <_dtoa_r+0x2b4>
 8007926:	6041      	str	r1, [r0, #4]
 8007928:	4648      	mov	r0, r9
 800792a:	f000 fd9b 	bl	8008464 <_Balloc>
 800792e:	4682      	mov	sl, r0
 8007930:	2800      	cmp	r0, #0
 8007932:	d143      	bne.n	80079bc <_dtoa_r+0x2fc>
 8007934:	4602      	mov	r2, r0
 8007936:	f240 11af 	movw	r1, #431	@ 0x1af
 800793a:	4b1f      	ldr	r3, [pc, #124]	@ (80079b8 <_dtoa_r+0x2f8>)
 800793c:	e6d4      	b.n	80076e8 <_dtoa_r+0x28>
 800793e:	2300      	movs	r3, #0
 8007940:	e7e3      	b.n	800790a <_dtoa_r+0x24a>
 8007942:	2300      	movs	r3, #0
 8007944:	e7d5      	b.n	80078f2 <_dtoa_r+0x232>
 8007946:	2401      	movs	r4, #1
 8007948:	2300      	movs	r3, #0
 800794a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800794c:	9320      	str	r3, [sp, #128]	@ 0x80
 800794e:	f04f 3bff 	mov.w	fp, #4294967295
 8007952:	2200      	movs	r2, #0
 8007954:	2312      	movs	r3, #18
 8007956:	f8cd b020 	str.w	fp, [sp, #32]
 800795a:	9221      	str	r2, [sp, #132]	@ 0x84
 800795c:	e7db      	b.n	8007916 <_dtoa_r+0x256>
 800795e:	2301      	movs	r3, #1
 8007960:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007962:	e7f4      	b.n	800794e <_dtoa_r+0x28e>
 8007964:	f04f 0b01 	mov.w	fp, #1
 8007968:	465b      	mov	r3, fp
 800796a:	f8cd b020 	str.w	fp, [sp, #32]
 800796e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007972:	e7d0      	b.n	8007916 <_dtoa_r+0x256>
 8007974:	3101      	adds	r1, #1
 8007976:	0052      	lsls	r2, r2, #1
 8007978:	e7d1      	b.n	800791e <_dtoa_r+0x25e>
 800797a:	bf00      	nop
 800797c:	f3af 8000 	nop.w
 8007980:	636f4361 	.word	0x636f4361
 8007984:	3fd287a7 	.word	0x3fd287a7
 8007988:	8b60c8b3 	.word	0x8b60c8b3
 800798c:	3fc68a28 	.word	0x3fc68a28
 8007990:	509f79fb 	.word	0x509f79fb
 8007994:	3fd34413 	.word	0x3fd34413
 8007998:	08009ff8 	.word	0x08009ff8
 800799c:	0800a00f 	.word	0x0800a00f
 80079a0:	7ff00000 	.word	0x7ff00000
 80079a4:	08009ff4 	.word	0x08009ff4
 80079a8:	08009fc8 	.word	0x08009fc8
 80079ac:	08009fc7 	.word	0x08009fc7
 80079b0:	3ff80000 	.word	0x3ff80000
 80079b4:	0800a160 	.word	0x0800a160
 80079b8:	0800a067 	.word	0x0800a067
 80079bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80079c0:	6018      	str	r0, [r3, #0]
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	2b0e      	cmp	r3, #14
 80079c6:	f200 80a1 	bhi.w	8007b0c <_dtoa_r+0x44c>
 80079ca:	2c00      	cmp	r4, #0
 80079cc:	f000 809e 	beq.w	8007b0c <_dtoa_r+0x44c>
 80079d0:	2f00      	cmp	r7, #0
 80079d2:	dd33      	ble.n	8007a3c <_dtoa_r+0x37c>
 80079d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007c48 <_dtoa_r+0x588>)
 80079d6:	f007 020f 	and.w	r2, r7, #15
 80079da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079de:	05f8      	lsls	r0, r7, #23
 80079e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80079e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80079e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80079ec:	d516      	bpl.n	8007a1c <_dtoa_r+0x35c>
 80079ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079f2:	4b96      	ldr	r3, [pc, #600]	@ (8007c4c <_dtoa_r+0x58c>)
 80079f4:	2603      	movs	r6, #3
 80079f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079fa:	f7f8 fe97 	bl	800072c <__aeabi_ddiv>
 80079fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a02:	f004 040f 	and.w	r4, r4, #15
 8007a06:	4d91      	ldr	r5, [pc, #580]	@ (8007c4c <_dtoa_r+0x58c>)
 8007a08:	b954      	cbnz	r4, 8007a20 <_dtoa_r+0x360>
 8007a0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a12:	f7f8 fe8b 	bl	800072c <__aeabi_ddiv>
 8007a16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a1a:	e028      	b.n	8007a6e <_dtoa_r+0x3ae>
 8007a1c:	2602      	movs	r6, #2
 8007a1e:	e7f2      	b.n	8007a06 <_dtoa_r+0x346>
 8007a20:	07e1      	lsls	r1, r4, #31
 8007a22:	d508      	bpl.n	8007a36 <_dtoa_r+0x376>
 8007a24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a2c:	f7f8 fd54 	bl	80004d8 <__aeabi_dmul>
 8007a30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a34:	3601      	adds	r6, #1
 8007a36:	1064      	asrs	r4, r4, #1
 8007a38:	3508      	adds	r5, #8
 8007a3a:	e7e5      	b.n	8007a08 <_dtoa_r+0x348>
 8007a3c:	f000 80af 	beq.w	8007b9e <_dtoa_r+0x4de>
 8007a40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a44:	427c      	negs	r4, r7
 8007a46:	4b80      	ldr	r3, [pc, #512]	@ (8007c48 <_dtoa_r+0x588>)
 8007a48:	f004 020f 	and.w	r2, r4, #15
 8007a4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a54:	f7f8 fd40 	bl	80004d8 <__aeabi_dmul>
 8007a58:	2602      	movs	r6, #2
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a60:	4d7a      	ldr	r5, [pc, #488]	@ (8007c4c <_dtoa_r+0x58c>)
 8007a62:	1124      	asrs	r4, r4, #4
 8007a64:	2c00      	cmp	r4, #0
 8007a66:	f040 808f 	bne.w	8007b88 <_dtoa_r+0x4c8>
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1d3      	bne.n	8007a16 <_dtoa_r+0x356>
 8007a6e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007a72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f000 8094 	beq.w	8007ba2 <_dtoa_r+0x4e2>
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	4629      	mov	r1, r5
 8007a80:	4b73      	ldr	r3, [pc, #460]	@ (8007c50 <_dtoa_r+0x590>)
 8007a82:	f7f8 ff9b 	bl	80009bc <__aeabi_dcmplt>
 8007a86:	2800      	cmp	r0, #0
 8007a88:	f000 808b 	beq.w	8007ba2 <_dtoa_r+0x4e2>
 8007a8c:	9b08      	ldr	r3, [sp, #32]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f000 8087 	beq.w	8007ba2 <_dtoa_r+0x4e2>
 8007a94:	f1bb 0f00 	cmp.w	fp, #0
 8007a98:	dd34      	ble.n	8007b04 <_dtoa_r+0x444>
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	4b6c      	ldr	r3, [pc, #432]	@ (8007c54 <_dtoa_r+0x594>)
 8007aa2:	f7f8 fd19 	bl	80004d8 <__aeabi_dmul>
 8007aa6:	465c      	mov	r4, fp
 8007aa8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007aac:	f107 38ff 	add.w	r8, r7, #4294967295
 8007ab0:	3601      	adds	r6, #1
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	f7f8 fca6 	bl	8000404 <__aeabi_i2d>
 8007ab8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007abc:	f7f8 fd0c 	bl	80004d8 <__aeabi_dmul>
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	4b65      	ldr	r3, [pc, #404]	@ (8007c58 <_dtoa_r+0x598>)
 8007ac4:	f7f8 fb52 	bl	800016c <__adddf3>
 8007ac8:	4605      	mov	r5, r0
 8007aca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007ace:	2c00      	cmp	r4, #0
 8007ad0:	d16a      	bne.n	8007ba8 <_dtoa_r+0x4e8>
 8007ad2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	4b60      	ldr	r3, [pc, #384]	@ (8007c5c <_dtoa_r+0x59c>)
 8007ada:	f7f8 fb45 	bl	8000168 <__aeabi_dsub>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ae6:	462a      	mov	r2, r5
 8007ae8:	4633      	mov	r3, r6
 8007aea:	f7f8 ff85 	bl	80009f8 <__aeabi_dcmpgt>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f040 8298 	bne.w	8008024 <_dtoa_r+0x964>
 8007af4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007af8:	462a      	mov	r2, r5
 8007afa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007afe:	f7f8 ff5d 	bl	80009bc <__aeabi_dcmplt>
 8007b02:	bb38      	cbnz	r0, 8007b54 <_dtoa_r+0x494>
 8007b04:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007b08:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007b0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f2c0 8157 	blt.w	8007dc2 <_dtoa_r+0x702>
 8007b14:	2f0e      	cmp	r7, #14
 8007b16:	f300 8154 	bgt.w	8007dc2 <_dtoa_r+0x702>
 8007b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007c48 <_dtoa_r+0x588>)
 8007b1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b20:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b24:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f280 80e5 	bge.w	8007cfa <_dtoa_r+0x63a>
 8007b30:	9b08      	ldr	r3, [sp, #32]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f300 80e1 	bgt.w	8007cfa <_dtoa_r+0x63a>
 8007b38:	d10c      	bne.n	8007b54 <_dtoa_r+0x494>
 8007b3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	4b46      	ldr	r3, [pc, #280]	@ (8007c5c <_dtoa_r+0x59c>)
 8007b42:	f7f8 fcc9 	bl	80004d8 <__aeabi_dmul>
 8007b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b4a:	f7f8 ff4b 	bl	80009e4 <__aeabi_dcmpge>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f000 8266 	beq.w	8008020 <_dtoa_r+0x960>
 8007b54:	2400      	movs	r4, #0
 8007b56:	4625      	mov	r5, r4
 8007b58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b5a:	4656      	mov	r6, sl
 8007b5c:	ea6f 0803 	mvn.w	r8, r3
 8007b60:	2700      	movs	r7, #0
 8007b62:	4621      	mov	r1, r4
 8007b64:	4648      	mov	r0, r9
 8007b66:	f000 fcbd 	bl	80084e4 <_Bfree>
 8007b6a:	2d00      	cmp	r5, #0
 8007b6c:	f000 80bd 	beq.w	8007cea <_dtoa_r+0x62a>
 8007b70:	b12f      	cbz	r7, 8007b7e <_dtoa_r+0x4be>
 8007b72:	42af      	cmp	r7, r5
 8007b74:	d003      	beq.n	8007b7e <_dtoa_r+0x4be>
 8007b76:	4639      	mov	r1, r7
 8007b78:	4648      	mov	r0, r9
 8007b7a:	f000 fcb3 	bl	80084e4 <_Bfree>
 8007b7e:	4629      	mov	r1, r5
 8007b80:	4648      	mov	r0, r9
 8007b82:	f000 fcaf 	bl	80084e4 <_Bfree>
 8007b86:	e0b0      	b.n	8007cea <_dtoa_r+0x62a>
 8007b88:	07e2      	lsls	r2, r4, #31
 8007b8a:	d505      	bpl.n	8007b98 <_dtoa_r+0x4d8>
 8007b8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b90:	f7f8 fca2 	bl	80004d8 <__aeabi_dmul>
 8007b94:	2301      	movs	r3, #1
 8007b96:	3601      	adds	r6, #1
 8007b98:	1064      	asrs	r4, r4, #1
 8007b9a:	3508      	adds	r5, #8
 8007b9c:	e762      	b.n	8007a64 <_dtoa_r+0x3a4>
 8007b9e:	2602      	movs	r6, #2
 8007ba0:	e765      	b.n	8007a6e <_dtoa_r+0x3ae>
 8007ba2:	46b8      	mov	r8, r7
 8007ba4:	9c08      	ldr	r4, [sp, #32]
 8007ba6:	e784      	b.n	8007ab2 <_dtoa_r+0x3f2>
 8007ba8:	4b27      	ldr	r3, [pc, #156]	@ (8007c48 <_dtoa_r+0x588>)
 8007baa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bb4:	4454      	add	r4, sl
 8007bb6:	2900      	cmp	r1, #0
 8007bb8:	d054      	beq.n	8007c64 <_dtoa_r+0x5a4>
 8007bba:	2000      	movs	r0, #0
 8007bbc:	4928      	ldr	r1, [pc, #160]	@ (8007c60 <_dtoa_r+0x5a0>)
 8007bbe:	f7f8 fdb5 	bl	800072c <__aeabi_ddiv>
 8007bc2:	4633      	mov	r3, r6
 8007bc4:	462a      	mov	r2, r5
 8007bc6:	f7f8 facf 	bl	8000168 <__aeabi_dsub>
 8007bca:	4656      	mov	r6, sl
 8007bcc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bd4:	f7f8 ff30 	bl	8000a38 <__aeabi_d2iz>
 8007bd8:	4605      	mov	r5, r0
 8007bda:	f7f8 fc13 	bl	8000404 <__aeabi_i2d>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007be6:	f7f8 fabf 	bl	8000168 <__aeabi_dsub>
 8007bea:	4602      	mov	r2, r0
 8007bec:	460b      	mov	r3, r1
 8007bee:	3530      	adds	r5, #48	@ 0x30
 8007bf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007bf4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007bf8:	f806 5b01 	strb.w	r5, [r6], #1
 8007bfc:	f7f8 fede 	bl	80009bc <__aeabi_dcmplt>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	d172      	bne.n	8007cea <_dtoa_r+0x62a>
 8007c04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c08:	2000      	movs	r0, #0
 8007c0a:	4911      	ldr	r1, [pc, #68]	@ (8007c50 <_dtoa_r+0x590>)
 8007c0c:	f7f8 faac 	bl	8000168 <__aeabi_dsub>
 8007c10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c14:	f7f8 fed2 	bl	80009bc <__aeabi_dcmplt>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	f040 80b4 	bne.w	8007d86 <_dtoa_r+0x6c6>
 8007c1e:	42a6      	cmp	r6, r4
 8007c20:	f43f af70 	beq.w	8007b04 <_dtoa_r+0x444>
 8007c24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c28:	2200      	movs	r2, #0
 8007c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8007c54 <_dtoa_r+0x594>)
 8007c2c:	f7f8 fc54 	bl	80004d8 <__aeabi_dmul>
 8007c30:	2200      	movs	r2, #0
 8007c32:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c3a:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <_dtoa_r+0x594>)
 8007c3c:	f7f8 fc4c 	bl	80004d8 <__aeabi_dmul>
 8007c40:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c44:	e7c4      	b.n	8007bd0 <_dtoa_r+0x510>
 8007c46:	bf00      	nop
 8007c48:	0800a160 	.word	0x0800a160
 8007c4c:	0800a138 	.word	0x0800a138
 8007c50:	3ff00000 	.word	0x3ff00000
 8007c54:	40240000 	.word	0x40240000
 8007c58:	401c0000 	.word	0x401c0000
 8007c5c:	40140000 	.word	0x40140000
 8007c60:	3fe00000 	.word	0x3fe00000
 8007c64:	4631      	mov	r1, r6
 8007c66:	4628      	mov	r0, r5
 8007c68:	f7f8 fc36 	bl	80004d8 <__aeabi_dmul>
 8007c6c:	4656      	mov	r6, sl
 8007c6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c72:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007c74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c78:	f7f8 fede 	bl	8000a38 <__aeabi_d2iz>
 8007c7c:	4605      	mov	r5, r0
 8007c7e:	f7f8 fbc1 	bl	8000404 <__aeabi_i2d>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c8a:	f7f8 fa6d 	bl	8000168 <__aeabi_dsub>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	3530      	adds	r5, #48	@ 0x30
 8007c94:	f806 5b01 	strb.w	r5, [r6], #1
 8007c98:	42a6      	cmp	r6, r4
 8007c9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007c9e:	f04f 0200 	mov.w	r2, #0
 8007ca2:	d124      	bne.n	8007cee <_dtoa_r+0x62e>
 8007ca4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ca8:	4bae      	ldr	r3, [pc, #696]	@ (8007f64 <_dtoa_r+0x8a4>)
 8007caa:	f7f8 fa5f 	bl	800016c <__adddf3>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cb6:	f7f8 fe9f 	bl	80009f8 <__aeabi_dcmpgt>
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	d163      	bne.n	8007d86 <_dtoa_r+0x6c6>
 8007cbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cc2:	2000      	movs	r0, #0
 8007cc4:	49a7      	ldr	r1, [pc, #668]	@ (8007f64 <_dtoa_r+0x8a4>)
 8007cc6:	f7f8 fa4f 	bl	8000168 <__aeabi_dsub>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	460b      	mov	r3, r1
 8007cce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cd2:	f7f8 fe73 	bl	80009bc <__aeabi_dcmplt>
 8007cd6:	2800      	cmp	r0, #0
 8007cd8:	f43f af14 	beq.w	8007b04 <_dtoa_r+0x444>
 8007cdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007cde:	1e73      	subs	r3, r6, #1
 8007ce0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ce2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ce6:	2b30      	cmp	r3, #48	@ 0x30
 8007ce8:	d0f8      	beq.n	8007cdc <_dtoa_r+0x61c>
 8007cea:	4647      	mov	r7, r8
 8007cec:	e03b      	b.n	8007d66 <_dtoa_r+0x6a6>
 8007cee:	4b9e      	ldr	r3, [pc, #632]	@ (8007f68 <_dtoa_r+0x8a8>)
 8007cf0:	f7f8 fbf2 	bl	80004d8 <__aeabi_dmul>
 8007cf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007cf8:	e7bc      	b.n	8007c74 <_dtoa_r+0x5b4>
 8007cfa:	4656      	mov	r6, sl
 8007cfc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007d00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d04:	4620      	mov	r0, r4
 8007d06:	4629      	mov	r1, r5
 8007d08:	f7f8 fd10 	bl	800072c <__aeabi_ddiv>
 8007d0c:	f7f8 fe94 	bl	8000a38 <__aeabi_d2iz>
 8007d10:	4680      	mov	r8, r0
 8007d12:	f7f8 fb77 	bl	8000404 <__aeabi_i2d>
 8007d16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d1a:	f7f8 fbdd 	bl	80004d8 <__aeabi_dmul>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	4620      	mov	r0, r4
 8007d24:	4629      	mov	r1, r5
 8007d26:	f7f8 fa1f 	bl	8000168 <__aeabi_dsub>
 8007d2a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d2e:	9d08      	ldr	r5, [sp, #32]
 8007d30:	f806 4b01 	strb.w	r4, [r6], #1
 8007d34:	eba6 040a 	sub.w	r4, r6, sl
 8007d38:	42a5      	cmp	r5, r4
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	d133      	bne.n	8007da8 <_dtoa_r+0x6e8>
 8007d40:	f7f8 fa14 	bl	800016c <__adddf3>
 8007d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d48:	4604      	mov	r4, r0
 8007d4a:	460d      	mov	r5, r1
 8007d4c:	f7f8 fe54 	bl	80009f8 <__aeabi_dcmpgt>
 8007d50:	b9c0      	cbnz	r0, 8007d84 <_dtoa_r+0x6c4>
 8007d52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d56:	4620      	mov	r0, r4
 8007d58:	4629      	mov	r1, r5
 8007d5a:	f7f8 fe25 	bl	80009a8 <__aeabi_dcmpeq>
 8007d5e:	b110      	cbz	r0, 8007d66 <_dtoa_r+0x6a6>
 8007d60:	f018 0f01 	tst.w	r8, #1
 8007d64:	d10e      	bne.n	8007d84 <_dtoa_r+0x6c4>
 8007d66:	4648      	mov	r0, r9
 8007d68:	9903      	ldr	r1, [sp, #12]
 8007d6a:	f000 fbbb 	bl	80084e4 <_Bfree>
 8007d6e:	2300      	movs	r3, #0
 8007d70:	7033      	strb	r3, [r6, #0]
 8007d72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007d74:	3701      	adds	r7, #1
 8007d76:	601f      	str	r7, [r3, #0]
 8007d78:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 824b 	beq.w	8008216 <_dtoa_r+0xb56>
 8007d80:	601e      	str	r6, [r3, #0]
 8007d82:	e248      	b.n	8008216 <_dtoa_r+0xb56>
 8007d84:	46b8      	mov	r8, r7
 8007d86:	4633      	mov	r3, r6
 8007d88:	461e      	mov	r6, r3
 8007d8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d8e:	2a39      	cmp	r2, #57	@ 0x39
 8007d90:	d106      	bne.n	8007da0 <_dtoa_r+0x6e0>
 8007d92:	459a      	cmp	sl, r3
 8007d94:	d1f8      	bne.n	8007d88 <_dtoa_r+0x6c8>
 8007d96:	2230      	movs	r2, #48	@ 0x30
 8007d98:	f108 0801 	add.w	r8, r8, #1
 8007d9c:	f88a 2000 	strb.w	r2, [sl]
 8007da0:	781a      	ldrb	r2, [r3, #0]
 8007da2:	3201      	adds	r2, #1
 8007da4:	701a      	strb	r2, [r3, #0]
 8007da6:	e7a0      	b.n	8007cea <_dtoa_r+0x62a>
 8007da8:	2200      	movs	r2, #0
 8007daa:	4b6f      	ldr	r3, [pc, #444]	@ (8007f68 <_dtoa_r+0x8a8>)
 8007dac:	f7f8 fb94 	bl	80004d8 <__aeabi_dmul>
 8007db0:	2200      	movs	r2, #0
 8007db2:	2300      	movs	r3, #0
 8007db4:	4604      	mov	r4, r0
 8007db6:	460d      	mov	r5, r1
 8007db8:	f7f8 fdf6 	bl	80009a8 <__aeabi_dcmpeq>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	d09f      	beq.n	8007d00 <_dtoa_r+0x640>
 8007dc0:	e7d1      	b.n	8007d66 <_dtoa_r+0x6a6>
 8007dc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007dc4:	2a00      	cmp	r2, #0
 8007dc6:	f000 80ea 	beq.w	8007f9e <_dtoa_r+0x8de>
 8007dca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007dcc:	2a01      	cmp	r2, #1
 8007dce:	f300 80cd 	bgt.w	8007f6c <_dtoa_r+0x8ac>
 8007dd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007dd4:	2a00      	cmp	r2, #0
 8007dd6:	f000 80c1 	beq.w	8007f5c <_dtoa_r+0x89c>
 8007dda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007dde:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007de0:	9e04      	ldr	r6, [sp, #16]
 8007de2:	9a04      	ldr	r2, [sp, #16]
 8007de4:	2101      	movs	r1, #1
 8007de6:	441a      	add	r2, r3
 8007de8:	9204      	str	r2, [sp, #16]
 8007dea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dec:	4648      	mov	r0, r9
 8007dee:	441a      	add	r2, r3
 8007df0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007df2:	f000 fc2b 	bl	800864c <__i2b>
 8007df6:	4605      	mov	r5, r0
 8007df8:	b166      	cbz	r6, 8007e14 <_dtoa_r+0x754>
 8007dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	dd09      	ble.n	8007e14 <_dtoa_r+0x754>
 8007e00:	42b3      	cmp	r3, r6
 8007e02:	bfa8      	it	ge
 8007e04:	4633      	movge	r3, r6
 8007e06:	9a04      	ldr	r2, [sp, #16]
 8007e08:	1af6      	subs	r6, r6, r3
 8007e0a:	1ad2      	subs	r2, r2, r3
 8007e0c:	9204      	str	r2, [sp, #16]
 8007e0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e16:	b30b      	cbz	r3, 8007e5c <_dtoa_r+0x79c>
 8007e18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	f000 80c6 	beq.w	8007fac <_dtoa_r+0x8ec>
 8007e20:	2c00      	cmp	r4, #0
 8007e22:	f000 80c0 	beq.w	8007fa6 <_dtoa_r+0x8e6>
 8007e26:	4629      	mov	r1, r5
 8007e28:	4622      	mov	r2, r4
 8007e2a:	4648      	mov	r0, r9
 8007e2c:	f000 fcc6 	bl	80087bc <__pow5mult>
 8007e30:	9a03      	ldr	r2, [sp, #12]
 8007e32:	4601      	mov	r1, r0
 8007e34:	4605      	mov	r5, r0
 8007e36:	4648      	mov	r0, r9
 8007e38:	f000 fc1e 	bl	8008678 <__multiply>
 8007e3c:	9903      	ldr	r1, [sp, #12]
 8007e3e:	4680      	mov	r8, r0
 8007e40:	4648      	mov	r0, r9
 8007e42:	f000 fb4f 	bl	80084e4 <_Bfree>
 8007e46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e48:	1b1b      	subs	r3, r3, r4
 8007e4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e4c:	f000 80b1 	beq.w	8007fb2 <_dtoa_r+0x8f2>
 8007e50:	4641      	mov	r1, r8
 8007e52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e54:	4648      	mov	r0, r9
 8007e56:	f000 fcb1 	bl	80087bc <__pow5mult>
 8007e5a:	9003      	str	r0, [sp, #12]
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	4648      	mov	r0, r9
 8007e60:	f000 fbf4 	bl	800864c <__i2b>
 8007e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e66:	4604      	mov	r4, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 81d8 	beq.w	800821e <_dtoa_r+0xb5e>
 8007e6e:	461a      	mov	r2, r3
 8007e70:	4601      	mov	r1, r0
 8007e72:	4648      	mov	r0, r9
 8007e74:	f000 fca2 	bl	80087bc <__pow5mult>
 8007e78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	f300 809f 	bgt.w	8007fc0 <_dtoa_r+0x900>
 8007e82:	9b06      	ldr	r3, [sp, #24]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f040 8097 	bne.w	8007fb8 <_dtoa_r+0x8f8>
 8007e8a:	9b07      	ldr	r3, [sp, #28]
 8007e8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f040 8093 	bne.w	8007fbc <_dtoa_r+0x8fc>
 8007e96:	9b07      	ldr	r3, [sp, #28]
 8007e98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e9c:	0d1b      	lsrs	r3, r3, #20
 8007e9e:	051b      	lsls	r3, r3, #20
 8007ea0:	b133      	cbz	r3, 8007eb0 <_dtoa_r+0x7f0>
 8007ea2:	9b04      	ldr	r3, [sp, #16]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	9304      	str	r3, [sp, #16]
 8007ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eaa:	3301      	adds	r3, #1
 8007eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eae:	2301      	movs	r3, #1
 8007eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007eb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	f000 81b8 	beq.w	800822a <_dtoa_r+0xb6a>
 8007eba:	6923      	ldr	r3, [r4, #16]
 8007ebc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ec0:	6918      	ldr	r0, [r3, #16]
 8007ec2:	f000 fb77 	bl	80085b4 <__hi0bits>
 8007ec6:	f1c0 0020 	rsb	r0, r0, #32
 8007eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ecc:	4418      	add	r0, r3
 8007ece:	f010 001f 	ands.w	r0, r0, #31
 8007ed2:	f000 8082 	beq.w	8007fda <_dtoa_r+0x91a>
 8007ed6:	f1c0 0320 	rsb	r3, r0, #32
 8007eda:	2b04      	cmp	r3, #4
 8007edc:	dd73      	ble.n	8007fc6 <_dtoa_r+0x906>
 8007ede:	9b04      	ldr	r3, [sp, #16]
 8007ee0:	f1c0 001c 	rsb	r0, r0, #28
 8007ee4:	4403      	add	r3, r0
 8007ee6:	9304      	str	r3, [sp, #16]
 8007ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eea:	4406      	add	r6, r0
 8007eec:	4403      	add	r3, r0
 8007eee:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ef0:	9b04      	ldr	r3, [sp, #16]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	dd05      	ble.n	8007f02 <_dtoa_r+0x842>
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	4648      	mov	r0, r9
 8007efa:	9903      	ldr	r1, [sp, #12]
 8007efc:	f000 fcb8 	bl	8008870 <__lshift>
 8007f00:	9003      	str	r0, [sp, #12]
 8007f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	dd05      	ble.n	8007f14 <_dtoa_r+0x854>
 8007f08:	4621      	mov	r1, r4
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	4648      	mov	r0, r9
 8007f0e:	f000 fcaf 	bl	8008870 <__lshift>
 8007f12:	4604      	mov	r4, r0
 8007f14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d061      	beq.n	8007fde <_dtoa_r+0x91e>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	9803      	ldr	r0, [sp, #12]
 8007f1e:	f000 fd13 	bl	8008948 <__mcmp>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	da5b      	bge.n	8007fde <_dtoa_r+0x91e>
 8007f26:	2300      	movs	r3, #0
 8007f28:	220a      	movs	r2, #10
 8007f2a:	4648      	mov	r0, r9
 8007f2c:	9903      	ldr	r1, [sp, #12]
 8007f2e:	f000 fafb 	bl	8008528 <__multadd>
 8007f32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f34:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f38:	9003      	str	r0, [sp, #12]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 8177 	beq.w	800822e <_dtoa_r+0xb6e>
 8007f40:	4629      	mov	r1, r5
 8007f42:	2300      	movs	r3, #0
 8007f44:	220a      	movs	r2, #10
 8007f46:	4648      	mov	r0, r9
 8007f48:	f000 faee 	bl	8008528 <__multadd>
 8007f4c:	f1bb 0f00 	cmp.w	fp, #0
 8007f50:	4605      	mov	r5, r0
 8007f52:	dc6f      	bgt.n	8008034 <_dtoa_r+0x974>
 8007f54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f56:	2b02      	cmp	r3, #2
 8007f58:	dc49      	bgt.n	8007fee <_dtoa_r+0x92e>
 8007f5a:	e06b      	b.n	8008034 <_dtoa_r+0x974>
 8007f5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007f62:	e73c      	b.n	8007dde <_dtoa_r+0x71e>
 8007f64:	3fe00000 	.word	0x3fe00000
 8007f68:	40240000 	.word	0x40240000
 8007f6c:	9b08      	ldr	r3, [sp, #32]
 8007f6e:	1e5c      	subs	r4, r3, #1
 8007f70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f72:	42a3      	cmp	r3, r4
 8007f74:	db09      	blt.n	8007f8a <_dtoa_r+0x8ca>
 8007f76:	1b1c      	subs	r4, r3, r4
 8007f78:	9b08      	ldr	r3, [sp, #32]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f6bf af30 	bge.w	8007de0 <_dtoa_r+0x720>
 8007f80:	9b04      	ldr	r3, [sp, #16]
 8007f82:	9a08      	ldr	r2, [sp, #32]
 8007f84:	1a9e      	subs	r6, r3, r2
 8007f86:	2300      	movs	r3, #0
 8007f88:	e72b      	b.n	8007de2 <_dtoa_r+0x722>
 8007f8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f8e:	1ae3      	subs	r3, r4, r3
 8007f90:	441a      	add	r2, r3
 8007f92:	940a      	str	r4, [sp, #40]	@ 0x28
 8007f94:	9e04      	ldr	r6, [sp, #16]
 8007f96:	2400      	movs	r4, #0
 8007f98:	9b08      	ldr	r3, [sp, #32]
 8007f9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f9c:	e721      	b.n	8007de2 <_dtoa_r+0x722>
 8007f9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007fa0:	9e04      	ldr	r6, [sp, #16]
 8007fa2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007fa4:	e728      	b.n	8007df8 <_dtoa_r+0x738>
 8007fa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007faa:	e751      	b.n	8007e50 <_dtoa_r+0x790>
 8007fac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fae:	9903      	ldr	r1, [sp, #12]
 8007fb0:	e750      	b.n	8007e54 <_dtoa_r+0x794>
 8007fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fb6:	e751      	b.n	8007e5c <_dtoa_r+0x79c>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	e779      	b.n	8007eb0 <_dtoa_r+0x7f0>
 8007fbc:	9b06      	ldr	r3, [sp, #24]
 8007fbe:	e777      	b.n	8007eb0 <_dtoa_r+0x7f0>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fc4:	e779      	b.n	8007eba <_dtoa_r+0x7fa>
 8007fc6:	d093      	beq.n	8007ef0 <_dtoa_r+0x830>
 8007fc8:	9a04      	ldr	r2, [sp, #16]
 8007fca:	331c      	adds	r3, #28
 8007fcc:	441a      	add	r2, r3
 8007fce:	9204      	str	r2, [sp, #16]
 8007fd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fd2:	441e      	add	r6, r3
 8007fd4:	441a      	add	r2, r3
 8007fd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fd8:	e78a      	b.n	8007ef0 <_dtoa_r+0x830>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	e7f4      	b.n	8007fc8 <_dtoa_r+0x908>
 8007fde:	9b08      	ldr	r3, [sp, #32]
 8007fe0:	46b8      	mov	r8, r7
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	dc20      	bgt.n	8008028 <_dtoa_r+0x968>
 8007fe6:	469b      	mov	fp, r3
 8007fe8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007fea:	2b02      	cmp	r3, #2
 8007fec:	dd1e      	ble.n	800802c <_dtoa_r+0x96c>
 8007fee:	f1bb 0f00 	cmp.w	fp, #0
 8007ff2:	f47f adb1 	bne.w	8007b58 <_dtoa_r+0x498>
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	465b      	mov	r3, fp
 8007ffa:	2205      	movs	r2, #5
 8007ffc:	4648      	mov	r0, r9
 8007ffe:	f000 fa93 	bl	8008528 <__multadd>
 8008002:	4601      	mov	r1, r0
 8008004:	4604      	mov	r4, r0
 8008006:	9803      	ldr	r0, [sp, #12]
 8008008:	f000 fc9e 	bl	8008948 <__mcmp>
 800800c:	2800      	cmp	r0, #0
 800800e:	f77f ada3 	ble.w	8007b58 <_dtoa_r+0x498>
 8008012:	4656      	mov	r6, sl
 8008014:	2331      	movs	r3, #49	@ 0x31
 8008016:	f108 0801 	add.w	r8, r8, #1
 800801a:	f806 3b01 	strb.w	r3, [r6], #1
 800801e:	e59f      	b.n	8007b60 <_dtoa_r+0x4a0>
 8008020:	46b8      	mov	r8, r7
 8008022:	9c08      	ldr	r4, [sp, #32]
 8008024:	4625      	mov	r5, r4
 8008026:	e7f4      	b.n	8008012 <_dtoa_r+0x952>
 8008028:	f8dd b020 	ldr.w	fp, [sp, #32]
 800802c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 8101 	beq.w	8008236 <_dtoa_r+0xb76>
 8008034:	2e00      	cmp	r6, #0
 8008036:	dd05      	ble.n	8008044 <_dtoa_r+0x984>
 8008038:	4629      	mov	r1, r5
 800803a:	4632      	mov	r2, r6
 800803c:	4648      	mov	r0, r9
 800803e:	f000 fc17 	bl	8008870 <__lshift>
 8008042:	4605      	mov	r5, r0
 8008044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008046:	2b00      	cmp	r3, #0
 8008048:	d05c      	beq.n	8008104 <_dtoa_r+0xa44>
 800804a:	4648      	mov	r0, r9
 800804c:	6869      	ldr	r1, [r5, #4]
 800804e:	f000 fa09 	bl	8008464 <_Balloc>
 8008052:	4606      	mov	r6, r0
 8008054:	b928      	cbnz	r0, 8008062 <_dtoa_r+0x9a2>
 8008056:	4602      	mov	r2, r0
 8008058:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800805c:	4b80      	ldr	r3, [pc, #512]	@ (8008260 <_dtoa_r+0xba0>)
 800805e:	f7ff bb43 	b.w	80076e8 <_dtoa_r+0x28>
 8008062:	692a      	ldr	r2, [r5, #16]
 8008064:	f105 010c 	add.w	r1, r5, #12
 8008068:	3202      	adds	r2, #2
 800806a:	0092      	lsls	r2, r2, #2
 800806c:	300c      	adds	r0, #12
 800806e:	f001 f961 	bl	8009334 <memcpy>
 8008072:	2201      	movs	r2, #1
 8008074:	4631      	mov	r1, r6
 8008076:	4648      	mov	r0, r9
 8008078:	f000 fbfa 	bl	8008870 <__lshift>
 800807c:	462f      	mov	r7, r5
 800807e:	4605      	mov	r5, r0
 8008080:	f10a 0301 	add.w	r3, sl, #1
 8008084:	9304      	str	r3, [sp, #16]
 8008086:	eb0a 030b 	add.w	r3, sl, fp
 800808a:	930a      	str	r3, [sp, #40]	@ 0x28
 800808c:	9b06      	ldr	r3, [sp, #24]
 800808e:	f003 0301 	and.w	r3, r3, #1
 8008092:	9309      	str	r3, [sp, #36]	@ 0x24
 8008094:	9b04      	ldr	r3, [sp, #16]
 8008096:	4621      	mov	r1, r4
 8008098:	9803      	ldr	r0, [sp, #12]
 800809a:	f103 3bff 	add.w	fp, r3, #4294967295
 800809e:	f7ff fa86 	bl	80075ae <quorem>
 80080a2:	4603      	mov	r3, r0
 80080a4:	4639      	mov	r1, r7
 80080a6:	3330      	adds	r3, #48	@ 0x30
 80080a8:	9006      	str	r0, [sp, #24]
 80080aa:	9803      	ldr	r0, [sp, #12]
 80080ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080ae:	f000 fc4b 	bl	8008948 <__mcmp>
 80080b2:	462a      	mov	r2, r5
 80080b4:	9008      	str	r0, [sp, #32]
 80080b6:	4621      	mov	r1, r4
 80080b8:	4648      	mov	r0, r9
 80080ba:	f000 fc61 	bl	8008980 <__mdiff>
 80080be:	68c2      	ldr	r2, [r0, #12]
 80080c0:	4606      	mov	r6, r0
 80080c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080c4:	bb02      	cbnz	r2, 8008108 <_dtoa_r+0xa48>
 80080c6:	4601      	mov	r1, r0
 80080c8:	9803      	ldr	r0, [sp, #12]
 80080ca:	f000 fc3d 	bl	8008948 <__mcmp>
 80080ce:	4602      	mov	r2, r0
 80080d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080d2:	4631      	mov	r1, r6
 80080d4:	4648      	mov	r0, r9
 80080d6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80080da:	f000 fa03 	bl	80084e4 <_Bfree>
 80080de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80080e2:	9e04      	ldr	r6, [sp, #16]
 80080e4:	ea42 0103 	orr.w	r1, r2, r3
 80080e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ea:	4319      	orrs	r1, r3
 80080ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080ee:	d10d      	bne.n	800810c <_dtoa_r+0xa4c>
 80080f0:	2b39      	cmp	r3, #57	@ 0x39
 80080f2:	d027      	beq.n	8008144 <_dtoa_r+0xa84>
 80080f4:	9a08      	ldr	r2, [sp, #32]
 80080f6:	2a00      	cmp	r2, #0
 80080f8:	dd01      	ble.n	80080fe <_dtoa_r+0xa3e>
 80080fa:	9b06      	ldr	r3, [sp, #24]
 80080fc:	3331      	adds	r3, #49	@ 0x31
 80080fe:	f88b 3000 	strb.w	r3, [fp]
 8008102:	e52e      	b.n	8007b62 <_dtoa_r+0x4a2>
 8008104:	4628      	mov	r0, r5
 8008106:	e7b9      	b.n	800807c <_dtoa_r+0x9bc>
 8008108:	2201      	movs	r2, #1
 800810a:	e7e2      	b.n	80080d2 <_dtoa_r+0xa12>
 800810c:	9908      	ldr	r1, [sp, #32]
 800810e:	2900      	cmp	r1, #0
 8008110:	db04      	blt.n	800811c <_dtoa_r+0xa5c>
 8008112:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8008114:	4301      	orrs	r1, r0
 8008116:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008118:	4301      	orrs	r1, r0
 800811a:	d120      	bne.n	800815e <_dtoa_r+0xa9e>
 800811c:	2a00      	cmp	r2, #0
 800811e:	ddee      	ble.n	80080fe <_dtoa_r+0xa3e>
 8008120:	2201      	movs	r2, #1
 8008122:	9903      	ldr	r1, [sp, #12]
 8008124:	4648      	mov	r0, r9
 8008126:	9304      	str	r3, [sp, #16]
 8008128:	f000 fba2 	bl	8008870 <__lshift>
 800812c:	4621      	mov	r1, r4
 800812e:	9003      	str	r0, [sp, #12]
 8008130:	f000 fc0a 	bl	8008948 <__mcmp>
 8008134:	2800      	cmp	r0, #0
 8008136:	9b04      	ldr	r3, [sp, #16]
 8008138:	dc02      	bgt.n	8008140 <_dtoa_r+0xa80>
 800813a:	d1e0      	bne.n	80080fe <_dtoa_r+0xa3e>
 800813c:	07da      	lsls	r2, r3, #31
 800813e:	d5de      	bpl.n	80080fe <_dtoa_r+0xa3e>
 8008140:	2b39      	cmp	r3, #57	@ 0x39
 8008142:	d1da      	bne.n	80080fa <_dtoa_r+0xa3a>
 8008144:	2339      	movs	r3, #57	@ 0x39
 8008146:	f88b 3000 	strb.w	r3, [fp]
 800814a:	4633      	mov	r3, r6
 800814c:	461e      	mov	r6, r3
 800814e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008152:	3b01      	subs	r3, #1
 8008154:	2a39      	cmp	r2, #57	@ 0x39
 8008156:	d04e      	beq.n	80081f6 <_dtoa_r+0xb36>
 8008158:	3201      	adds	r2, #1
 800815a:	701a      	strb	r2, [r3, #0]
 800815c:	e501      	b.n	8007b62 <_dtoa_r+0x4a2>
 800815e:	2a00      	cmp	r2, #0
 8008160:	dd03      	ble.n	800816a <_dtoa_r+0xaaa>
 8008162:	2b39      	cmp	r3, #57	@ 0x39
 8008164:	d0ee      	beq.n	8008144 <_dtoa_r+0xa84>
 8008166:	3301      	adds	r3, #1
 8008168:	e7c9      	b.n	80080fe <_dtoa_r+0xa3e>
 800816a:	9a04      	ldr	r2, [sp, #16]
 800816c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800816e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008172:	428a      	cmp	r2, r1
 8008174:	d028      	beq.n	80081c8 <_dtoa_r+0xb08>
 8008176:	2300      	movs	r3, #0
 8008178:	220a      	movs	r2, #10
 800817a:	9903      	ldr	r1, [sp, #12]
 800817c:	4648      	mov	r0, r9
 800817e:	f000 f9d3 	bl	8008528 <__multadd>
 8008182:	42af      	cmp	r7, r5
 8008184:	9003      	str	r0, [sp, #12]
 8008186:	f04f 0300 	mov.w	r3, #0
 800818a:	f04f 020a 	mov.w	r2, #10
 800818e:	4639      	mov	r1, r7
 8008190:	4648      	mov	r0, r9
 8008192:	d107      	bne.n	80081a4 <_dtoa_r+0xae4>
 8008194:	f000 f9c8 	bl	8008528 <__multadd>
 8008198:	4607      	mov	r7, r0
 800819a:	4605      	mov	r5, r0
 800819c:	9b04      	ldr	r3, [sp, #16]
 800819e:	3301      	adds	r3, #1
 80081a0:	9304      	str	r3, [sp, #16]
 80081a2:	e777      	b.n	8008094 <_dtoa_r+0x9d4>
 80081a4:	f000 f9c0 	bl	8008528 <__multadd>
 80081a8:	4629      	mov	r1, r5
 80081aa:	4607      	mov	r7, r0
 80081ac:	2300      	movs	r3, #0
 80081ae:	220a      	movs	r2, #10
 80081b0:	4648      	mov	r0, r9
 80081b2:	f000 f9b9 	bl	8008528 <__multadd>
 80081b6:	4605      	mov	r5, r0
 80081b8:	e7f0      	b.n	800819c <_dtoa_r+0xadc>
 80081ba:	f1bb 0f00 	cmp.w	fp, #0
 80081be:	bfcc      	ite	gt
 80081c0:	465e      	movgt	r6, fp
 80081c2:	2601      	movle	r6, #1
 80081c4:	2700      	movs	r7, #0
 80081c6:	4456      	add	r6, sl
 80081c8:	2201      	movs	r2, #1
 80081ca:	9903      	ldr	r1, [sp, #12]
 80081cc:	4648      	mov	r0, r9
 80081ce:	9304      	str	r3, [sp, #16]
 80081d0:	f000 fb4e 	bl	8008870 <__lshift>
 80081d4:	4621      	mov	r1, r4
 80081d6:	9003      	str	r0, [sp, #12]
 80081d8:	f000 fbb6 	bl	8008948 <__mcmp>
 80081dc:	2800      	cmp	r0, #0
 80081de:	dcb4      	bgt.n	800814a <_dtoa_r+0xa8a>
 80081e0:	d102      	bne.n	80081e8 <_dtoa_r+0xb28>
 80081e2:	9b04      	ldr	r3, [sp, #16]
 80081e4:	07db      	lsls	r3, r3, #31
 80081e6:	d4b0      	bmi.n	800814a <_dtoa_r+0xa8a>
 80081e8:	4633      	mov	r3, r6
 80081ea:	461e      	mov	r6, r3
 80081ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081f0:	2a30      	cmp	r2, #48	@ 0x30
 80081f2:	d0fa      	beq.n	80081ea <_dtoa_r+0xb2a>
 80081f4:	e4b5      	b.n	8007b62 <_dtoa_r+0x4a2>
 80081f6:	459a      	cmp	sl, r3
 80081f8:	d1a8      	bne.n	800814c <_dtoa_r+0xa8c>
 80081fa:	2331      	movs	r3, #49	@ 0x31
 80081fc:	f108 0801 	add.w	r8, r8, #1
 8008200:	f88a 3000 	strb.w	r3, [sl]
 8008204:	e4ad      	b.n	8007b62 <_dtoa_r+0x4a2>
 8008206:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008208:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008264 <_dtoa_r+0xba4>
 800820c:	b11b      	cbz	r3, 8008216 <_dtoa_r+0xb56>
 800820e:	f10a 0308 	add.w	r3, sl, #8
 8008212:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008214:	6013      	str	r3, [r2, #0]
 8008216:	4650      	mov	r0, sl
 8008218:	b017      	add	sp, #92	@ 0x5c
 800821a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800821e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008220:	2b01      	cmp	r3, #1
 8008222:	f77f ae2e 	ble.w	8007e82 <_dtoa_r+0x7c2>
 8008226:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008228:	930a      	str	r3, [sp, #40]	@ 0x28
 800822a:	2001      	movs	r0, #1
 800822c:	e64d      	b.n	8007eca <_dtoa_r+0x80a>
 800822e:	f1bb 0f00 	cmp.w	fp, #0
 8008232:	f77f aed9 	ble.w	8007fe8 <_dtoa_r+0x928>
 8008236:	4656      	mov	r6, sl
 8008238:	4621      	mov	r1, r4
 800823a:	9803      	ldr	r0, [sp, #12]
 800823c:	f7ff f9b7 	bl	80075ae <quorem>
 8008240:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008244:	f806 3b01 	strb.w	r3, [r6], #1
 8008248:	eba6 020a 	sub.w	r2, r6, sl
 800824c:	4593      	cmp	fp, r2
 800824e:	ddb4      	ble.n	80081ba <_dtoa_r+0xafa>
 8008250:	2300      	movs	r3, #0
 8008252:	220a      	movs	r2, #10
 8008254:	4648      	mov	r0, r9
 8008256:	9903      	ldr	r1, [sp, #12]
 8008258:	f000 f966 	bl	8008528 <__multadd>
 800825c:	9003      	str	r0, [sp, #12]
 800825e:	e7eb      	b.n	8008238 <_dtoa_r+0xb78>
 8008260:	0800a067 	.word	0x0800a067
 8008264:	08009feb 	.word	0x08009feb

08008268 <_free_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4605      	mov	r5, r0
 800826c:	2900      	cmp	r1, #0
 800826e:	d040      	beq.n	80082f2 <_free_r+0x8a>
 8008270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008274:	1f0c      	subs	r4, r1, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	bfb8      	it	lt
 800827a:	18e4      	addlt	r4, r4, r3
 800827c:	f000 f8e6 	bl	800844c <__malloc_lock>
 8008280:	4a1c      	ldr	r2, [pc, #112]	@ (80082f4 <_free_r+0x8c>)
 8008282:	6813      	ldr	r3, [r2, #0]
 8008284:	b933      	cbnz	r3, 8008294 <_free_r+0x2c>
 8008286:	6063      	str	r3, [r4, #4]
 8008288:	6014      	str	r4, [r2, #0]
 800828a:	4628      	mov	r0, r5
 800828c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008290:	f000 b8e2 	b.w	8008458 <__malloc_unlock>
 8008294:	42a3      	cmp	r3, r4
 8008296:	d908      	bls.n	80082aa <_free_r+0x42>
 8008298:	6820      	ldr	r0, [r4, #0]
 800829a:	1821      	adds	r1, r4, r0
 800829c:	428b      	cmp	r3, r1
 800829e:	bf01      	itttt	eq
 80082a0:	6819      	ldreq	r1, [r3, #0]
 80082a2:	685b      	ldreq	r3, [r3, #4]
 80082a4:	1809      	addeq	r1, r1, r0
 80082a6:	6021      	streq	r1, [r4, #0]
 80082a8:	e7ed      	b.n	8008286 <_free_r+0x1e>
 80082aa:	461a      	mov	r2, r3
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	b10b      	cbz	r3, 80082b4 <_free_r+0x4c>
 80082b0:	42a3      	cmp	r3, r4
 80082b2:	d9fa      	bls.n	80082aa <_free_r+0x42>
 80082b4:	6811      	ldr	r1, [r2, #0]
 80082b6:	1850      	adds	r0, r2, r1
 80082b8:	42a0      	cmp	r0, r4
 80082ba:	d10b      	bne.n	80082d4 <_free_r+0x6c>
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	4401      	add	r1, r0
 80082c0:	1850      	adds	r0, r2, r1
 80082c2:	4283      	cmp	r3, r0
 80082c4:	6011      	str	r1, [r2, #0]
 80082c6:	d1e0      	bne.n	800828a <_free_r+0x22>
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	4408      	add	r0, r1
 80082ce:	6010      	str	r0, [r2, #0]
 80082d0:	6053      	str	r3, [r2, #4]
 80082d2:	e7da      	b.n	800828a <_free_r+0x22>
 80082d4:	d902      	bls.n	80082dc <_free_r+0x74>
 80082d6:	230c      	movs	r3, #12
 80082d8:	602b      	str	r3, [r5, #0]
 80082da:	e7d6      	b.n	800828a <_free_r+0x22>
 80082dc:	6820      	ldr	r0, [r4, #0]
 80082de:	1821      	adds	r1, r4, r0
 80082e0:	428b      	cmp	r3, r1
 80082e2:	bf01      	itttt	eq
 80082e4:	6819      	ldreq	r1, [r3, #0]
 80082e6:	685b      	ldreq	r3, [r3, #4]
 80082e8:	1809      	addeq	r1, r1, r0
 80082ea:	6021      	streq	r1, [r4, #0]
 80082ec:	6063      	str	r3, [r4, #4]
 80082ee:	6054      	str	r4, [r2, #4]
 80082f0:	e7cb      	b.n	800828a <_free_r+0x22>
 80082f2:	bd38      	pop	{r3, r4, r5, pc}
 80082f4:	20000d38 	.word	0x20000d38

080082f8 <malloc>:
 80082f8:	4b02      	ldr	r3, [pc, #8]	@ (8008304 <malloc+0xc>)
 80082fa:	4601      	mov	r1, r0
 80082fc:	6818      	ldr	r0, [r3, #0]
 80082fe:	f000 b825 	b.w	800834c <_malloc_r>
 8008302:	bf00      	nop
 8008304:	20000018 	.word	0x20000018

08008308 <sbrk_aligned>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	4e0f      	ldr	r6, [pc, #60]	@ (8008348 <sbrk_aligned+0x40>)
 800830c:	460c      	mov	r4, r1
 800830e:	6831      	ldr	r1, [r6, #0]
 8008310:	4605      	mov	r5, r0
 8008312:	b911      	cbnz	r1, 800831a <sbrk_aligned+0x12>
 8008314:	f000 fffe 	bl	8009314 <_sbrk_r>
 8008318:	6030      	str	r0, [r6, #0]
 800831a:	4621      	mov	r1, r4
 800831c:	4628      	mov	r0, r5
 800831e:	f000 fff9 	bl	8009314 <_sbrk_r>
 8008322:	1c43      	adds	r3, r0, #1
 8008324:	d103      	bne.n	800832e <sbrk_aligned+0x26>
 8008326:	f04f 34ff 	mov.w	r4, #4294967295
 800832a:	4620      	mov	r0, r4
 800832c:	bd70      	pop	{r4, r5, r6, pc}
 800832e:	1cc4      	adds	r4, r0, #3
 8008330:	f024 0403 	bic.w	r4, r4, #3
 8008334:	42a0      	cmp	r0, r4
 8008336:	d0f8      	beq.n	800832a <sbrk_aligned+0x22>
 8008338:	1a21      	subs	r1, r4, r0
 800833a:	4628      	mov	r0, r5
 800833c:	f000 ffea 	bl	8009314 <_sbrk_r>
 8008340:	3001      	adds	r0, #1
 8008342:	d1f2      	bne.n	800832a <sbrk_aligned+0x22>
 8008344:	e7ef      	b.n	8008326 <sbrk_aligned+0x1e>
 8008346:	bf00      	nop
 8008348:	20000d34 	.word	0x20000d34

0800834c <_malloc_r>:
 800834c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008350:	1ccd      	adds	r5, r1, #3
 8008352:	f025 0503 	bic.w	r5, r5, #3
 8008356:	3508      	adds	r5, #8
 8008358:	2d0c      	cmp	r5, #12
 800835a:	bf38      	it	cc
 800835c:	250c      	movcc	r5, #12
 800835e:	2d00      	cmp	r5, #0
 8008360:	4606      	mov	r6, r0
 8008362:	db01      	blt.n	8008368 <_malloc_r+0x1c>
 8008364:	42a9      	cmp	r1, r5
 8008366:	d904      	bls.n	8008372 <_malloc_r+0x26>
 8008368:	230c      	movs	r3, #12
 800836a:	6033      	str	r3, [r6, #0]
 800836c:	2000      	movs	r0, #0
 800836e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008448 <_malloc_r+0xfc>
 8008376:	f000 f869 	bl	800844c <__malloc_lock>
 800837a:	f8d8 3000 	ldr.w	r3, [r8]
 800837e:	461c      	mov	r4, r3
 8008380:	bb44      	cbnz	r4, 80083d4 <_malloc_r+0x88>
 8008382:	4629      	mov	r1, r5
 8008384:	4630      	mov	r0, r6
 8008386:	f7ff ffbf 	bl	8008308 <sbrk_aligned>
 800838a:	1c43      	adds	r3, r0, #1
 800838c:	4604      	mov	r4, r0
 800838e:	d158      	bne.n	8008442 <_malloc_r+0xf6>
 8008390:	f8d8 4000 	ldr.w	r4, [r8]
 8008394:	4627      	mov	r7, r4
 8008396:	2f00      	cmp	r7, #0
 8008398:	d143      	bne.n	8008422 <_malloc_r+0xd6>
 800839a:	2c00      	cmp	r4, #0
 800839c:	d04b      	beq.n	8008436 <_malloc_r+0xea>
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	4639      	mov	r1, r7
 80083a2:	4630      	mov	r0, r6
 80083a4:	eb04 0903 	add.w	r9, r4, r3
 80083a8:	f000 ffb4 	bl	8009314 <_sbrk_r>
 80083ac:	4581      	cmp	r9, r0
 80083ae:	d142      	bne.n	8008436 <_malloc_r+0xea>
 80083b0:	6821      	ldr	r1, [r4, #0]
 80083b2:	4630      	mov	r0, r6
 80083b4:	1a6d      	subs	r5, r5, r1
 80083b6:	4629      	mov	r1, r5
 80083b8:	f7ff ffa6 	bl	8008308 <sbrk_aligned>
 80083bc:	3001      	adds	r0, #1
 80083be:	d03a      	beq.n	8008436 <_malloc_r+0xea>
 80083c0:	6823      	ldr	r3, [r4, #0]
 80083c2:	442b      	add	r3, r5
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	f8d8 3000 	ldr.w	r3, [r8]
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	bb62      	cbnz	r2, 8008428 <_malloc_r+0xdc>
 80083ce:	f8c8 7000 	str.w	r7, [r8]
 80083d2:	e00f      	b.n	80083f4 <_malloc_r+0xa8>
 80083d4:	6822      	ldr	r2, [r4, #0]
 80083d6:	1b52      	subs	r2, r2, r5
 80083d8:	d420      	bmi.n	800841c <_malloc_r+0xd0>
 80083da:	2a0b      	cmp	r2, #11
 80083dc:	d917      	bls.n	800840e <_malloc_r+0xc2>
 80083de:	1961      	adds	r1, r4, r5
 80083e0:	42a3      	cmp	r3, r4
 80083e2:	6025      	str	r5, [r4, #0]
 80083e4:	bf18      	it	ne
 80083e6:	6059      	strne	r1, [r3, #4]
 80083e8:	6863      	ldr	r3, [r4, #4]
 80083ea:	bf08      	it	eq
 80083ec:	f8c8 1000 	streq.w	r1, [r8]
 80083f0:	5162      	str	r2, [r4, r5]
 80083f2:	604b      	str	r3, [r1, #4]
 80083f4:	4630      	mov	r0, r6
 80083f6:	f000 f82f 	bl	8008458 <__malloc_unlock>
 80083fa:	f104 000b 	add.w	r0, r4, #11
 80083fe:	1d23      	adds	r3, r4, #4
 8008400:	f020 0007 	bic.w	r0, r0, #7
 8008404:	1ac2      	subs	r2, r0, r3
 8008406:	bf1c      	itt	ne
 8008408:	1a1b      	subne	r3, r3, r0
 800840a:	50a3      	strne	r3, [r4, r2]
 800840c:	e7af      	b.n	800836e <_malloc_r+0x22>
 800840e:	6862      	ldr	r2, [r4, #4]
 8008410:	42a3      	cmp	r3, r4
 8008412:	bf0c      	ite	eq
 8008414:	f8c8 2000 	streq.w	r2, [r8]
 8008418:	605a      	strne	r2, [r3, #4]
 800841a:	e7eb      	b.n	80083f4 <_malloc_r+0xa8>
 800841c:	4623      	mov	r3, r4
 800841e:	6864      	ldr	r4, [r4, #4]
 8008420:	e7ae      	b.n	8008380 <_malloc_r+0x34>
 8008422:	463c      	mov	r4, r7
 8008424:	687f      	ldr	r7, [r7, #4]
 8008426:	e7b6      	b.n	8008396 <_malloc_r+0x4a>
 8008428:	461a      	mov	r2, r3
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	42a3      	cmp	r3, r4
 800842e:	d1fb      	bne.n	8008428 <_malloc_r+0xdc>
 8008430:	2300      	movs	r3, #0
 8008432:	6053      	str	r3, [r2, #4]
 8008434:	e7de      	b.n	80083f4 <_malloc_r+0xa8>
 8008436:	230c      	movs	r3, #12
 8008438:	4630      	mov	r0, r6
 800843a:	6033      	str	r3, [r6, #0]
 800843c:	f000 f80c 	bl	8008458 <__malloc_unlock>
 8008440:	e794      	b.n	800836c <_malloc_r+0x20>
 8008442:	6005      	str	r5, [r0, #0]
 8008444:	e7d6      	b.n	80083f4 <_malloc_r+0xa8>
 8008446:	bf00      	nop
 8008448:	20000d38 	.word	0x20000d38

0800844c <__malloc_lock>:
 800844c:	4801      	ldr	r0, [pc, #4]	@ (8008454 <__malloc_lock+0x8>)
 800844e:	f7ff b89e 	b.w	800758e <__retarget_lock_acquire_recursive>
 8008452:	bf00      	nop
 8008454:	20000d30 	.word	0x20000d30

08008458 <__malloc_unlock>:
 8008458:	4801      	ldr	r0, [pc, #4]	@ (8008460 <__malloc_unlock+0x8>)
 800845a:	f7ff b899 	b.w	8007590 <__retarget_lock_release_recursive>
 800845e:	bf00      	nop
 8008460:	20000d30 	.word	0x20000d30

08008464 <_Balloc>:
 8008464:	b570      	push	{r4, r5, r6, lr}
 8008466:	69c6      	ldr	r6, [r0, #28]
 8008468:	4604      	mov	r4, r0
 800846a:	460d      	mov	r5, r1
 800846c:	b976      	cbnz	r6, 800848c <_Balloc+0x28>
 800846e:	2010      	movs	r0, #16
 8008470:	f7ff ff42 	bl	80082f8 <malloc>
 8008474:	4602      	mov	r2, r0
 8008476:	61e0      	str	r0, [r4, #28]
 8008478:	b920      	cbnz	r0, 8008484 <_Balloc+0x20>
 800847a:	216b      	movs	r1, #107	@ 0x6b
 800847c:	4b17      	ldr	r3, [pc, #92]	@ (80084dc <_Balloc+0x78>)
 800847e:	4818      	ldr	r0, [pc, #96]	@ (80084e0 <_Balloc+0x7c>)
 8008480:	f000 ff66 	bl	8009350 <__assert_func>
 8008484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008488:	6006      	str	r6, [r0, #0]
 800848a:	60c6      	str	r6, [r0, #12]
 800848c:	69e6      	ldr	r6, [r4, #28]
 800848e:	68f3      	ldr	r3, [r6, #12]
 8008490:	b183      	cbz	r3, 80084b4 <_Balloc+0x50>
 8008492:	69e3      	ldr	r3, [r4, #28]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800849a:	b9b8      	cbnz	r0, 80084cc <_Balloc+0x68>
 800849c:	2101      	movs	r1, #1
 800849e:	fa01 f605 	lsl.w	r6, r1, r5
 80084a2:	1d72      	adds	r2, r6, #5
 80084a4:	4620      	mov	r0, r4
 80084a6:	0092      	lsls	r2, r2, #2
 80084a8:	f000 ff70 	bl	800938c <_calloc_r>
 80084ac:	b160      	cbz	r0, 80084c8 <_Balloc+0x64>
 80084ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084b2:	e00e      	b.n	80084d2 <_Balloc+0x6e>
 80084b4:	2221      	movs	r2, #33	@ 0x21
 80084b6:	2104      	movs	r1, #4
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 ff67 	bl	800938c <_calloc_r>
 80084be:	69e3      	ldr	r3, [r4, #28]
 80084c0:	60f0      	str	r0, [r6, #12]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d1e4      	bne.n	8008492 <_Balloc+0x2e>
 80084c8:	2000      	movs	r0, #0
 80084ca:	bd70      	pop	{r4, r5, r6, pc}
 80084cc:	6802      	ldr	r2, [r0, #0]
 80084ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084d2:	2300      	movs	r3, #0
 80084d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084d8:	e7f7      	b.n	80084ca <_Balloc+0x66>
 80084da:	bf00      	nop
 80084dc:	08009ff8 	.word	0x08009ff8
 80084e0:	0800a078 	.word	0x0800a078

080084e4 <_Bfree>:
 80084e4:	b570      	push	{r4, r5, r6, lr}
 80084e6:	69c6      	ldr	r6, [r0, #28]
 80084e8:	4605      	mov	r5, r0
 80084ea:	460c      	mov	r4, r1
 80084ec:	b976      	cbnz	r6, 800850c <_Bfree+0x28>
 80084ee:	2010      	movs	r0, #16
 80084f0:	f7ff ff02 	bl	80082f8 <malloc>
 80084f4:	4602      	mov	r2, r0
 80084f6:	61e8      	str	r0, [r5, #28]
 80084f8:	b920      	cbnz	r0, 8008504 <_Bfree+0x20>
 80084fa:	218f      	movs	r1, #143	@ 0x8f
 80084fc:	4b08      	ldr	r3, [pc, #32]	@ (8008520 <_Bfree+0x3c>)
 80084fe:	4809      	ldr	r0, [pc, #36]	@ (8008524 <_Bfree+0x40>)
 8008500:	f000 ff26 	bl	8009350 <__assert_func>
 8008504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008508:	6006      	str	r6, [r0, #0]
 800850a:	60c6      	str	r6, [r0, #12]
 800850c:	b13c      	cbz	r4, 800851e <_Bfree+0x3a>
 800850e:	69eb      	ldr	r3, [r5, #28]
 8008510:	6862      	ldr	r2, [r4, #4]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008518:	6021      	str	r1, [r4, #0]
 800851a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	08009ff8 	.word	0x08009ff8
 8008524:	0800a078 	.word	0x0800a078

08008528 <__multadd>:
 8008528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800852c:	4607      	mov	r7, r0
 800852e:	460c      	mov	r4, r1
 8008530:	461e      	mov	r6, r3
 8008532:	2000      	movs	r0, #0
 8008534:	690d      	ldr	r5, [r1, #16]
 8008536:	f101 0c14 	add.w	ip, r1, #20
 800853a:	f8dc 3000 	ldr.w	r3, [ip]
 800853e:	3001      	adds	r0, #1
 8008540:	b299      	uxth	r1, r3
 8008542:	fb02 6101 	mla	r1, r2, r1, r6
 8008546:	0c1e      	lsrs	r6, r3, #16
 8008548:	0c0b      	lsrs	r3, r1, #16
 800854a:	fb02 3306 	mla	r3, r2, r6, r3
 800854e:	b289      	uxth	r1, r1
 8008550:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008554:	4285      	cmp	r5, r0
 8008556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800855a:	f84c 1b04 	str.w	r1, [ip], #4
 800855e:	dcec      	bgt.n	800853a <__multadd+0x12>
 8008560:	b30e      	cbz	r6, 80085a6 <__multadd+0x7e>
 8008562:	68a3      	ldr	r3, [r4, #8]
 8008564:	42ab      	cmp	r3, r5
 8008566:	dc19      	bgt.n	800859c <__multadd+0x74>
 8008568:	6861      	ldr	r1, [r4, #4]
 800856a:	4638      	mov	r0, r7
 800856c:	3101      	adds	r1, #1
 800856e:	f7ff ff79 	bl	8008464 <_Balloc>
 8008572:	4680      	mov	r8, r0
 8008574:	b928      	cbnz	r0, 8008582 <__multadd+0x5a>
 8008576:	4602      	mov	r2, r0
 8008578:	21ba      	movs	r1, #186	@ 0xba
 800857a:	4b0c      	ldr	r3, [pc, #48]	@ (80085ac <__multadd+0x84>)
 800857c:	480c      	ldr	r0, [pc, #48]	@ (80085b0 <__multadd+0x88>)
 800857e:	f000 fee7 	bl	8009350 <__assert_func>
 8008582:	6922      	ldr	r2, [r4, #16]
 8008584:	f104 010c 	add.w	r1, r4, #12
 8008588:	3202      	adds	r2, #2
 800858a:	0092      	lsls	r2, r2, #2
 800858c:	300c      	adds	r0, #12
 800858e:	f000 fed1 	bl	8009334 <memcpy>
 8008592:	4621      	mov	r1, r4
 8008594:	4638      	mov	r0, r7
 8008596:	f7ff ffa5 	bl	80084e4 <_Bfree>
 800859a:	4644      	mov	r4, r8
 800859c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085a0:	3501      	adds	r5, #1
 80085a2:	615e      	str	r6, [r3, #20]
 80085a4:	6125      	str	r5, [r4, #16]
 80085a6:	4620      	mov	r0, r4
 80085a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ac:	0800a067 	.word	0x0800a067
 80085b0:	0800a078 	.word	0x0800a078

080085b4 <__hi0bits>:
 80085b4:	4603      	mov	r3, r0
 80085b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80085ba:	bf3a      	itte	cc
 80085bc:	0403      	lslcc	r3, r0, #16
 80085be:	2010      	movcc	r0, #16
 80085c0:	2000      	movcs	r0, #0
 80085c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085c6:	bf3c      	itt	cc
 80085c8:	021b      	lslcc	r3, r3, #8
 80085ca:	3008      	addcc	r0, #8
 80085cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085d0:	bf3c      	itt	cc
 80085d2:	011b      	lslcc	r3, r3, #4
 80085d4:	3004      	addcc	r0, #4
 80085d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085da:	bf3c      	itt	cc
 80085dc:	009b      	lslcc	r3, r3, #2
 80085de:	3002      	addcc	r0, #2
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	db05      	blt.n	80085f0 <__hi0bits+0x3c>
 80085e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80085e8:	f100 0001 	add.w	r0, r0, #1
 80085ec:	bf08      	it	eq
 80085ee:	2020      	moveq	r0, #32
 80085f0:	4770      	bx	lr

080085f2 <__lo0bits>:
 80085f2:	6803      	ldr	r3, [r0, #0]
 80085f4:	4602      	mov	r2, r0
 80085f6:	f013 0007 	ands.w	r0, r3, #7
 80085fa:	d00b      	beq.n	8008614 <__lo0bits+0x22>
 80085fc:	07d9      	lsls	r1, r3, #31
 80085fe:	d421      	bmi.n	8008644 <__lo0bits+0x52>
 8008600:	0798      	lsls	r0, r3, #30
 8008602:	bf49      	itett	mi
 8008604:	085b      	lsrmi	r3, r3, #1
 8008606:	089b      	lsrpl	r3, r3, #2
 8008608:	2001      	movmi	r0, #1
 800860a:	6013      	strmi	r3, [r2, #0]
 800860c:	bf5c      	itt	pl
 800860e:	2002      	movpl	r0, #2
 8008610:	6013      	strpl	r3, [r2, #0]
 8008612:	4770      	bx	lr
 8008614:	b299      	uxth	r1, r3
 8008616:	b909      	cbnz	r1, 800861c <__lo0bits+0x2a>
 8008618:	2010      	movs	r0, #16
 800861a:	0c1b      	lsrs	r3, r3, #16
 800861c:	b2d9      	uxtb	r1, r3
 800861e:	b909      	cbnz	r1, 8008624 <__lo0bits+0x32>
 8008620:	3008      	adds	r0, #8
 8008622:	0a1b      	lsrs	r3, r3, #8
 8008624:	0719      	lsls	r1, r3, #28
 8008626:	bf04      	itt	eq
 8008628:	091b      	lsreq	r3, r3, #4
 800862a:	3004      	addeq	r0, #4
 800862c:	0799      	lsls	r1, r3, #30
 800862e:	bf04      	itt	eq
 8008630:	089b      	lsreq	r3, r3, #2
 8008632:	3002      	addeq	r0, #2
 8008634:	07d9      	lsls	r1, r3, #31
 8008636:	d403      	bmi.n	8008640 <__lo0bits+0x4e>
 8008638:	085b      	lsrs	r3, r3, #1
 800863a:	f100 0001 	add.w	r0, r0, #1
 800863e:	d003      	beq.n	8008648 <__lo0bits+0x56>
 8008640:	6013      	str	r3, [r2, #0]
 8008642:	4770      	bx	lr
 8008644:	2000      	movs	r0, #0
 8008646:	4770      	bx	lr
 8008648:	2020      	movs	r0, #32
 800864a:	4770      	bx	lr

0800864c <__i2b>:
 800864c:	b510      	push	{r4, lr}
 800864e:	460c      	mov	r4, r1
 8008650:	2101      	movs	r1, #1
 8008652:	f7ff ff07 	bl	8008464 <_Balloc>
 8008656:	4602      	mov	r2, r0
 8008658:	b928      	cbnz	r0, 8008666 <__i2b+0x1a>
 800865a:	f240 1145 	movw	r1, #325	@ 0x145
 800865e:	4b04      	ldr	r3, [pc, #16]	@ (8008670 <__i2b+0x24>)
 8008660:	4804      	ldr	r0, [pc, #16]	@ (8008674 <__i2b+0x28>)
 8008662:	f000 fe75 	bl	8009350 <__assert_func>
 8008666:	2301      	movs	r3, #1
 8008668:	6144      	str	r4, [r0, #20]
 800866a:	6103      	str	r3, [r0, #16]
 800866c:	bd10      	pop	{r4, pc}
 800866e:	bf00      	nop
 8008670:	0800a067 	.word	0x0800a067
 8008674:	0800a078 	.word	0x0800a078

08008678 <__multiply>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	4617      	mov	r7, r2
 800867e:	690a      	ldr	r2, [r1, #16]
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	4689      	mov	r9, r1
 8008684:	429a      	cmp	r2, r3
 8008686:	bfa2      	ittt	ge
 8008688:	463b      	movge	r3, r7
 800868a:	460f      	movge	r7, r1
 800868c:	4699      	movge	r9, r3
 800868e:	693d      	ldr	r5, [r7, #16]
 8008690:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	6879      	ldr	r1, [r7, #4]
 8008698:	eb05 060a 	add.w	r6, r5, sl
 800869c:	42b3      	cmp	r3, r6
 800869e:	b085      	sub	sp, #20
 80086a0:	bfb8      	it	lt
 80086a2:	3101      	addlt	r1, #1
 80086a4:	f7ff fede 	bl	8008464 <_Balloc>
 80086a8:	b930      	cbnz	r0, 80086b8 <__multiply+0x40>
 80086aa:	4602      	mov	r2, r0
 80086ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80086b0:	4b40      	ldr	r3, [pc, #256]	@ (80087b4 <__multiply+0x13c>)
 80086b2:	4841      	ldr	r0, [pc, #260]	@ (80087b8 <__multiply+0x140>)
 80086b4:	f000 fe4c 	bl	8009350 <__assert_func>
 80086b8:	f100 0414 	add.w	r4, r0, #20
 80086bc:	4623      	mov	r3, r4
 80086be:	2200      	movs	r2, #0
 80086c0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80086c4:	4573      	cmp	r3, lr
 80086c6:	d320      	bcc.n	800870a <__multiply+0x92>
 80086c8:	f107 0814 	add.w	r8, r7, #20
 80086cc:	f109 0114 	add.w	r1, r9, #20
 80086d0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80086d4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80086d8:	9302      	str	r3, [sp, #8]
 80086da:	1beb      	subs	r3, r5, r7
 80086dc:	3b15      	subs	r3, #21
 80086de:	f023 0303 	bic.w	r3, r3, #3
 80086e2:	3304      	adds	r3, #4
 80086e4:	3715      	adds	r7, #21
 80086e6:	42bd      	cmp	r5, r7
 80086e8:	bf38      	it	cc
 80086ea:	2304      	movcc	r3, #4
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	9b02      	ldr	r3, [sp, #8]
 80086f0:	9103      	str	r1, [sp, #12]
 80086f2:	428b      	cmp	r3, r1
 80086f4:	d80c      	bhi.n	8008710 <__multiply+0x98>
 80086f6:	2e00      	cmp	r6, #0
 80086f8:	dd03      	ble.n	8008702 <__multiply+0x8a>
 80086fa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d055      	beq.n	80087ae <__multiply+0x136>
 8008702:	6106      	str	r6, [r0, #16]
 8008704:	b005      	add	sp, #20
 8008706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800870a:	f843 2b04 	str.w	r2, [r3], #4
 800870e:	e7d9      	b.n	80086c4 <__multiply+0x4c>
 8008710:	f8b1 a000 	ldrh.w	sl, [r1]
 8008714:	f1ba 0f00 	cmp.w	sl, #0
 8008718:	d01f      	beq.n	800875a <__multiply+0xe2>
 800871a:	46c4      	mov	ip, r8
 800871c:	46a1      	mov	r9, r4
 800871e:	2700      	movs	r7, #0
 8008720:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008724:	f8d9 3000 	ldr.w	r3, [r9]
 8008728:	fa1f fb82 	uxth.w	fp, r2
 800872c:	b29b      	uxth	r3, r3
 800872e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008732:	443b      	add	r3, r7
 8008734:	f8d9 7000 	ldr.w	r7, [r9]
 8008738:	0c12      	lsrs	r2, r2, #16
 800873a:	0c3f      	lsrs	r7, r7, #16
 800873c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008740:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008744:	b29b      	uxth	r3, r3
 8008746:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800874a:	4565      	cmp	r5, ip
 800874c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008750:	f849 3b04 	str.w	r3, [r9], #4
 8008754:	d8e4      	bhi.n	8008720 <__multiply+0xa8>
 8008756:	9b01      	ldr	r3, [sp, #4]
 8008758:	50e7      	str	r7, [r4, r3]
 800875a:	9b03      	ldr	r3, [sp, #12]
 800875c:	3104      	adds	r1, #4
 800875e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008762:	f1b9 0f00 	cmp.w	r9, #0
 8008766:	d020      	beq.n	80087aa <__multiply+0x132>
 8008768:	4647      	mov	r7, r8
 800876a:	46a4      	mov	ip, r4
 800876c:	f04f 0a00 	mov.w	sl, #0
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	f8b7 b000 	ldrh.w	fp, [r7]
 8008776:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800877a:	b29b      	uxth	r3, r3
 800877c:	fb09 220b 	mla	r2, r9, fp, r2
 8008780:	4452      	add	r2, sl
 8008782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008786:	f84c 3b04 	str.w	r3, [ip], #4
 800878a:	f857 3b04 	ldr.w	r3, [r7], #4
 800878e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008792:	f8bc 3000 	ldrh.w	r3, [ip]
 8008796:	42bd      	cmp	r5, r7
 8008798:	fb09 330a 	mla	r3, r9, sl, r3
 800879c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80087a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087a4:	d8e5      	bhi.n	8008772 <__multiply+0xfa>
 80087a6:	9a01      	ldr	r2, [sp, #4]
 80087a8:	50a3      	str	r3, [r4, r2]
 80087aa:	3404      	adds	r4, #4
 80087ac:	e79f      	b.n	80086ee <__multiply+0x76>
 80087ae:	3e01      	subs	r6, #1
 80087b0:	e7a1      	b.n	80086f6 <__multiply+0x7e>
 80087b2:	bf00      	nop
 80087b4:	0800a067 	.word	0x0800a067
 80087b8:	0800a078 	.word	0x0800a078

080087bc <__pow5mult>:
 80087bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087c0:	4615      	mov	r5, r2
 80087c2:	f012 0203 	ands.w	r2, r2, #3
 80087c6:	4607      	mov	r7, r0
 80087c8:	460e      	mov	r6, r1
 80087ca:	d007      	beq.n	80087dc <__pow5mult+0x20>
 80087cc:	4c25      	ldr	r4, [pc, #148]	@ (8008864 <__pow5mult+0xa8>)
 80087ce:	3a01      	subs	r2, #1
 80087d0:	2300      	movs	r3, #0
 80087d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087d6:	f7ff fea7 	bl	8008528 <__multadd>
 80087da:	4606      	mov	r6, r0
 80087dc:	10ad      	asrs	r5, r5, #2
 80087de:	d03d      	beq.n	800885c <__pow5mult+0xa0>
 80087e0:	69fc      	ldr	r4, [r7, #28]
 80087e2:	b97c      	cbnz	r4, 8008804 <__pow5mult+0x48>
 80087e4:	2010      	movs	r0, #16
 80087e6:	f7ff fd87 	bl	80082f8 <malloc>
 80087ea:	4602      	mov	r2, r0
 80087ec:	61f8      	str	r0, [r7, #28]
 80087ee:	b928      	cbnz	r0, 80087fc <__pow5mult+0x40>
 80087f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80087f4:	4b1c      	ldr	r3, [pc, #112]	@ (8008868 <__pow5mult+0xac>)
 80087f6:	481d      	ldr	r0, [pc, #116]	@ (800886c <__pow5mult+0xb0>)
 80087f8:	f000 fdaa 	bl	8009350 <__assert_func>
 80087fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008800:	6004      	str	r4, [r0, #0]
 8008802:	60c4      	str	r4, [r0, #12]
 8008804:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008808:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800880c:	b94c      	cbnz	r4, 8008822 <__pow5mult+0x66>
 800880e:	f240 2171 	movw	r1, #625	@ 0x271
 8008812:	4638      	mov	r0, r7
 8008814:	f7ff ff1a 	bl	800864c <__i2b>
 8008818:	2300      	movs	r3, #0
 800881a:	4604      	mov	r4, r0
 800881c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008820:	6003      	str	r3, [r0, #0]
 8008822:	f04f 0900 	mov.w	r9, #0
 8008826:	07eb      	lsls	r3, r5, #31
 8008828:	d50a      	bpl.n	8008840 <__pow5mult+0x84>
 800882a:	4631      	mov	r1, r6
 800882c:	4622      	mov	r2, r4
 800882e:	4638      	mov	r0, r7
 8008830:	f7ff ff22 	bl	8008678 <__multiply>
 8008834:	4680      	mov	r8, r0
 8008836:	4631      	mov	r1, r6
 8008838:	4638      	mov	r0, r7
 800883a:	f7ff fe53 	bl	80084e4 <_Bfree>
 800883e:	4646      	mov	r6, r8
 8008840:	106d      	asrs	r5, r5, #1
 8008842:	d00b      	beq.n	800885c <__pow5mult+0xa0>
 8008844:	6820      	ldr	r0, [r4, #0]
 8008846:	b938      	cbnz	r0, 8008858 <__pow5mult+0x9c>
 8008848:	4622      	mov	r2, r4
 800884a:	4621      	mov	r1, r4
 800884c:	4638      	mov	r0, r7
 800884e:	f7ff ff13 	bl	8008678 <__multiply>
 8008852:	6020      	str	r0, [r4, #0]
 8008854:	f8c0 9000 	str.w	r9, [r0]
 8008858:	4604      	mov	r4, r0
 800885a:	e7e4      	b.n	8008826 <__pow5mult+0x6a>
 800885c:	4630      	mov	r0, r6
 800885e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008862:	bf00      	nop
 8008864:	0800a128 	.word	0x0800a128
 8008868:	08009ff8 	.word	0x08009ff8
 800886c:	0800a078 	.word	0x0800a078

08008870 <__lshift>:
 8008870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008874:	460c      	mov	r4, r1
 8008876:	4607      	mov	r7, r0
 8008878:	4691      	mov	r9, r2
 800887a:	6923      	ldr	r3, [r4, #16]
 800887c:	6849      	ldr	r1, [r1, #4]
 800887e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008882:	68a3      	ldr	r3, [r4, #8]
 8008884:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008888:	f108 0601 	add.w	r6, r8, #1
 800888c:	42b3      	cmp	r3, r6
 800888e:	db0b      	blt.n	80088a8 <__lshift+0x38>
 8008890:	4638      	mov	r0, r7
 8008892:	f7ff fde7 	bl	8008464 <_Balloc>
 8008896:	4605      	mov	r5, r0
 8008898:	b948      	cbnz	r0, 80088ae <__lshift+0x3e>
 800889a:	4602      	mov	r2, r0
 800889c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80088a0:	4b27      	ldr	r3, [pc, #156]	@ (8008940 <__lshift+0xd0>)
 80088a2:	4828      	ldr	r0, [pc, #160]	@ (8008944 <__lshift+0xd4>)
 80088a4:	f000 fd54 	bl	8009350 <__assert_func>
 80088a8:	3101      	adds	r1, #1
 80088aa:	005b      	lsls	r3, r3, #1
 80088ac:	e7ee      	b.n	800888c <__lshift+0x1c>
 80088ae:	2300      	movs	r3, #0
 80088b0:	f100 0114 	add.w	r1, r0, #20
 80088b4:	f100 0210 	add.w	r2, r0, #16
 80088b8:	4618      	mov	r0, r3
 80088ba:	4553      	cmp	r3, sl
 80088bc:	db33      	blt.n	8008926 <__lshift+0xb6>
 80088be:	6920      	ldr	r0, [r4, #16]
 80088c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088c4:	f104 0314 	add.w	r3, r4, #20
 80088c8:	f019 091f 	ands.w	r9, r9, #31
 80088cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088d4:	d02b      	beq.n	800892e <__lshift+0xbe>
 80088d6:	468a      	mov	sl, r1
 80088d8:	2200      	movs	r2, #0
 80088da:	f1c9 0e20 	rsb	lr, r9, #32
 80088de:	6818      	ldr	r0, [r3, #0]
 80088e0:	fa00 f009 	lsl.w	r0, r0, r9
 80088e4:	4310      	orrs	r0, r2
 80088e6:	f84a 0b04 	str.w	r0, [sl], #4
 80088ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80088ee:	459c      	cmp	ip, r3
 80088f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80088f4:	d8f3      	bhi.n	80088de <__lshift+0x6e>
 80088f6:	ebac 0304 	sub.w	r3, ip, r4
 80088fa:	3b15      	subs	r3, #21
 80088fc:	f023 0303 	bic.w	r3, r3, #3
 8008900:	3304      	adds	r3, #4
 8008902:	f104 0015 	add.w	r0, r4, #21
 8008906:	4560      	cmp	r0, ip
 8008908:	bf88      	it	hi
 800890a:	2304      	movhi	r3, #4
 800890c:	50ca      	str	r2, [r1, r3]
 800890e:	b10a      	cbz	r2, 8008914 <__lshift+0xa4>
 8008910:	f108 0602 	add.w	r6, r8, #2
 8008914:	3e01      	subs	r6, #1
 8008916:	4638      	mov	r0, r7
 8008918:	4621      	mov	r1, r4
 800891a:	612e      	str	r6, [r5, #16]
 800891c:	f7ff fde2 	bl	80084e4 <_Bfree>
 8008920:	4628      	mov	r0, r5
 8008922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008926:	f842 0f04 	str.w	r0, [r2, #4]!
 800892a:	3301      	adds	r3, #1
 800892c:	e7c5      	b.n	80088ba <__lshift+0x4a>
 800892e:	3904      	subs	r1, #4
 8008930:	f853 2b04 	ldr.w	r2, [r3], #4
 8008934:	459c      	cmp	ip, r3
 8008936:	f841 2f04 	str.w	r2, [r1, #4]!
 800893a:	d8f9      	bhi.n	8008930 <__lshift+0xc0>
 800893c:	e7ea      	b.n	8008914 <__lshift+0xa4>
 800893e:	bf00      	nop
 8008940:	0800a067 	.word	0x0800a067
 8008944:	0800a078 	.word	0x0800a078

08008948 <__mcmp>:
 8008948:	4603      	mov	r3, r0
 800894a:	690a      	ldr	r2, [r1, #16]
 800894c:	6900      	ldr	r0, [r0, #16]
 800894e:	b530      	push	{r4, r5, lr}
 8008950:	1a80      	subs	r0, r0, r2
 8008952:	d10e      	bne.n	8008972 <__mcmp+0x2a>
 8008954:	3314      	adds	r3, #20
 8008956:	3114      	adds	r1, #20
 8008958:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800895c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008960:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008964:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008968:	4295      	cmp	r5, r2
 800896a:	d003      	beq.n	8008974 <__mcmp+0x2c>
 800896c:	d205      	bcs.n	800897a <__mcmp+0x32>
 800896e:	f04f 30ff 	mov.w	r0, #4294967295
 8008972:	bd30      	pop	{r4, r5, pc}
 8008974:	42a3      	cmp	r3, r4
 8008976:	d3f3      	bcc.n	8008960 <__mcmp+0x18>
 8008978:	e7fb      	b.n	8008972 <__mcmp+0x2a>
 800897a:	2001      	movs	r0, #1
 800897c:	e7f9      	b.n	8008972 <__mcmp+0x2a>
	...

08008980 <__mdiff>:
 8008980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008984:	4689      	mov	r9, r1
 8008986:	4606      	mov	r6, r0
 8008988:	4611      	mov	r1, r2
 800898a:	4648      	mov	r0, r9
 800898c:	4614      	mov	r4, r2
 800898e:	f7ff ffdb 	bl	8008948 <__mcmp>
 8008992:	1e05      	subs	r5, r0, #0
 8008994:	d112      	bne.n	80089bc <__mdiff+0x3c>
 8008996:	4629      	mov	r1, r5
 8008998:	4630      	mov	r0, r6
 800899a:	f7ff fd63 	bl	8008464 <_Balloc>
 800899e:	4602      	mov	r2, r0
 80089a0:	b928      	cbnz	r0, 80089ae <__mdiff+0x2e>
 80089a2:	f240 2137 	movw	r1, #567	@ 0x237
 80089a6:	4b3e      	ldr	r3, [pc, #248]	@ (8008aa0 <__mdiff+0x120>)
 80089a8:	483e      	ldr	r0, [pc, #248]	@ (8008aa4 <__mdiff+0x124>)
 80089aa:	f000 fcd1 	bl	8009350 <__assert_func>
 80089ae:	2301      	movs	r3, #1
 80089b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089b4:	4610      	mov	r0, r2
 80089b6:	b003      	add	sp, #12
 80089b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089bc:	bfbc      	itt	lt
 80089be:	464b      	movlt	r3, r9
 80089c0:	46a1      	movlt	r9, r4
 80089c2:	4630      	mov	r0, r6
 80089c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80089c8:	bfba      	itte	lt
 80089ca:	461c      	movlt	r4, r3
 80089cc:	2501      	movlt	r5, #1
 80089ce:	2500      	movge	r5, #0
 80089d0:	f7ff fd48 	bl	8008464 <_Balloc>
 80089d4:	4602      	mov	r2, r0
 80089d6:	b918      	cbnz	r0, 80089e0 <__mdiff+0x60>
 80089d8:	f240 2145 	movw	r1, #581	@ 0x245
 80089dc:	4b30      	ldr	r3, [pc, #192]	@ (8008aa0 <__mdiff+0x120>)
 80089de:	e7e3      	b.n	80089a8 <__mdiff+0x28>
 80089e0:	f100 0b14 	add.w	fp, r0, #20
 80089e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80089e8:	f109 0310 	add.w	r3, r9, #16
 80089ec:	60c5      	str	r5, [r0, #12]
 80089ee:	f04f 0c00 	mov.w	ip, #0
 80089f2:	f109 0514 	add.w	r5, r9, #20
 80089f6:	46d9      	mov	r9, fp
 80089f8:	6926      	ldr	r6, [r4, #16]
 80089fa:	f104 0e14 	add.w	lr, r4, #20
 80089fe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008a02:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008a06:	9301      	str	r3, [sp, #4]
 8008a08:	9b01      	ldr	r3, [sp, #4]
 8008a0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008a0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008a12:	b281      	uxth	r1, r0
 8008a14:	9301      	str	r3, [sp, #4]
 8008a16:	fa1f f38a 	uxth.w	r3, sl
 8008a1a:	1a5b      	subs	r3, r3, r1
 8008a1c:	0c00      	lsrs	r0, r0, #16
 8008a1e:	4463      	add	r3, ip
 8008a20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008a24:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008a2e:	4576      	cmp	r6, lr
 8008a30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a34:	f849 3b04 	str.w	r3, [r9], #4
 8008a38:	d8e6      	bhi.n	8008a08 <__mdiff+0x88>
 8008a3a:	1b33      	subs	r3, r6, r4
 8008a3c:	3b15      	subs	r3, #21
 8008a3e:	f023 0303 	bic.w	r3, r3, #3
 8008a42:	3415      	adds	r4, #21
 8008a44:	3304      	adds	r3, #4
 8008a46:	42a6      	cmp	r6, r4
 8008a48:	bf38      	it	cc
 8008a4a:	2304      	movcc	r3, #4
 8008a4c:	441d      	add	r5, r3
 8008a4e:	445b      	add	r3, fp
 8008a50:	461e      	mov	r6, r3
 8008a52:	462c      	mov	r4, r5
 8008a54:	4544      	cmp	r4, r8
 8008a56:	d30e      	bcc.n	8008a76 <__mdiff+0xf6>
 8008a58:	f108 0103 	add.w	r1, r8, #3
 8008a5c:	1b49      	subs	r1, r1, r5
 8008a5e:	f021 0103 	bic.w	r1, r1, #3
 8008a62:	3d03      	subs	r5, #3
 8008a64:	45a8      	cmp	r8, r5
 8008a66:	bf38      	it	cc
 8008a68:	2100      	movcc	r1, #0
 8008a6a:	440b      	add	r3, r1
 8008a6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a70:	b199      	cbz	r1, 8008a9a <__mdiff+0x11a>
 8008a72:	6117      	str	r7, [r2, #16]
 8008a74:	e79e      	b.n	80089b4 <__mdiff+0x34>
 8008a76:	46e6      	mov	lr, ip
 8008a78:	f854 1b04 	ldr.w	r1, [r4], #4
 8008a7c:	fa1f fc81 	uxth.w	ip, r1
 8008a80:	44f4      	add	ip, lr
 8008a82:	0c08      	lsrs	r0, r1, #16
 8008a84:	4471      	add	r1, lr
 8008a86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008a8a:	b289      	uxth	r1, r1
 8008a8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008a94:	f846 1b04 	str.w	r1, [r6], #4
 8008a98:	e7dc      	b.n	8008a54 <__mdiff+0xd4>
 8008a9a:	3f01      	subs	r7, #1
 8008a9c:	e7e6      	b.n	8008a6c <__mdiff+0xec>
 8008a9e:	bf00      	nop
 8008aa0:	0800a067 	.word	0x0800a067
 8008aa4:	0800a078 	.word	0x0800a078

08008aa8 <__d2b>:
 8008aa8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008aac:	2101      	movs	r1, #1
 8008aae:	4690      	mov	r8, r2
 8008ab0:	4699      	mov	r9, r3
 8008ab2:	9e08      	ldr	r6, [sp, #32]
 8008ab4:	f7ff fcd6 	bl	8008464 <_Balloc>
 8008ab8:	4604      	mov	r4, r0
 8008aba:	b930      	cbnz	r0, 8008aca <__d2b+0x22>
 8008abc:	4602      	mov	r2, r0
 8008abe:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ac2:	4b23      	ldr	r3, [pc, #140]	@ (8008b50 <__d2b+0xa8>)
 8008ac4:	4823      	ldr	r0, [pc, #140]	@ (8008b54 <__d2b+0xac>)
 8008ac6:	f000 fc43 	bl	8009350 <__assert_func>
 8008aca:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ace:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ad2:	b10d      	cbz	r5, 8008ad8 <__d2b+0x30>
 8008ad4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ad8:	9301      	str	r3, [sp, #4]
 8008ada:	f1b8 0300 	subs.w	r3, r8, #0
 8008ade:	d024      	beq.n	8008b2a <__d2b+0x82>
 8008ae0:	4668      	mov	r0, sp
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	f7ff fd85 	bl	80085f2 <__lo0bits>
 8008ae8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008aec:	b1d8      	cbz	r0, 8008b26 <__d2b+0x7e>
 8008aee:	f1c0 0320 	rsb	r3, r0, #32
 8008af2:	fa02 f303 	lsl.w	r3, r2, r3
 8008af6:	430b      	orrs	r3, r1
 8008af8:	40c2      	lsrs	r2, r0
 8008afa:	6163      	str	r3, [r4, #20]
 8008afc:	9201      	str	r2, [sp, #4]
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	bf0c      	ite	eq
 8008b04:	2201      	moveq	r2, #1
 8008b06:	2202      	movne	r2, #2
 8008b08:	61a3      	str	r3, [r4, #24]
 8008b0a:	6122      	str	r2, [r4, #16]
 8008b0c:	b1ad      	cbz	r5, 8008b3a <__d2b+0x92>
 8008b0e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008b12:	4405      	add	r5, r0
 8008b14:	6035      	str	r5, [r6, #0]
 8008b16:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b1c:	6018      	str	r0, [r3, #0]
 8008b1e:	4620      	mov	r0, r4
 8008b20:	b002      	add	sp, #8
 8008b22:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008b26:	6161      	str	r1, [r4, #20]
 8008b28:	e7e9      	b.n	8008afe <__d2b+0x56>
 8008b2a:	a801      	add	r0, sp, #4
 8008b2c:	f7ff fd61 	bl	80085f2 <__lo0bits>
 8008b30:	9b01      	ldr	r3, [sp, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	6163      	str	r3, [r4, #20]
 8008b36:	3020      	adds	r0, #32
 8008b38:	e7e7      	b.n	8008b0a <__d2b+0x62>
 8008b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008b3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b42:	6030      	str	r0, [r6, #0]
 8008b44:	6918      	ldr	r0, [r3, #16]
 8008b46:	f7ff fd35 	bl	80085b4 <__hi0bits>
 8008b4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b4e:	e7e4      	b.n	8008b1a <__d2b+0x72>
 8008b50:	0800a067 	.word	0x0800a067
 8008b54:	0800a078 	.word	0x0800a078

08008b58 <__ssputs_r>:
 8008b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b5c:	461f      	mov	r7, r3
 8008b5e:	688e      	ldr	r6, [r1, #8]
 8008b60:	4682      	mov	sl, r0
 8008b62:	42be      	cmp	r6, r7
 8008b64:	460c      	mov	r4, r1
 8008b66:	4690      	mov	r8, r2
 8008b68:	680b      	ldr	r3, [r1, #0]
 8008b6a:	d82d      	bhi.n	8008bc8 <__ssputs_r+0x70>
 8008b6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b74:	d026      	beq.n	8008bc4 <__ssputs_r+0x6c>
 8008b76:	6965      	ldr	r5, [r4, #20]
 8008b78:	6909      	ldr	r1, [r1, #16]
 8008b7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b7e:	eba3 0901 	sub.w	r9, r3, r1
 8008b82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b86:	1c7b      	adds	r3, r7, #1
 8008b88:	444b      	add	r3, r9
 8008b8a:	106d      	asrs	r5, r5, #1
 8008b8c:	429d      	cmp	r5, r3
 8008b8e:	bf38      	it	cc
 8008b90:	461d      	movcc	r5, r3
 8008b92:	0553      	lsls	r3, r2, #21
 8008b94:	d527      	bpl.n	8008be6 <__ssputs_r+0x8e>
 8008b96:	4629      	mov	r1, r5
 8008b98:	f7ff fbd8 	bl	800834c <_malloc_r>
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	b360      	cbz	r0, 8008bfa <__ssputs_r+0xa2>
 8008ba0:	464a      	mov	r2, r9
 8008ba2:	6921      	ldr	r1, [r4, #16]
 8008ba4:	f000 fbc6 	bl	8009334 <memcpy>
 8008ba8:	89a3      	ldrh	r3, [r4, #12]
 8008baa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bb2:	81a3      	strh	r3, [r4, #12]
 8008bb4:	6126      	str	r6, [r4, #16]
 8008bb6:	444e      	add	r6, r9
 8008bb8:	6026      	str	r6, [r4, #0]
 8008bba:	463e      	mov	r6, r7
 8008bbc:	6165      	str	r5, [r4, #20]
 8008bbe:	eba5 0509 	sub.w	r5, r5, r9
 8008bc2:	60a5      	str	r5, [r4, #8]
 8008bc4:	42be      	cmp	r6, r7
 8008bc6:	d900      	bls.n	8008bca <__ssputs_r+0x72>
 8008bc8:	463e      	mov	r6, r7
 8008bca:	4632      	mov	r2, r6
 8008bcc:	4641      	mov	r1, r8
 8008bce:	6820      	ldr	r0, [r4, #0]
 8008bd0:	f000 fb63 	bl	800929a <memmove>
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	68a3      	ldr	r3, [r4, #8]
 8008bd8:	1b9b      	subs	r3, r3, r6
 8008bda:	60a3      	str	r3, [r4, #8]
 8008bdc:	6823      	ldr	r3, [r4, #0]
 8008bde:	4433      	add	r3, r6
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	462a      	mov	r2, r5
 8008be8:	f000 fbf6 	bl	80093d8 <_realloc_r>
 8008bec:	4606      	mov	r6, r0
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	d1e0      	bne.n	8008bb4 <__ssputs_r+0x5c>
 8008bf2:	4650      	mov	r0, sl
 8008bf4:	6921      	ldr	r1, [r4, #16]
 8008bf6:	f7ff fb37 	bl	8008268 <_free_r>
 8008bfa:	230c      	movs	r3, #12
 8008bfc:	f8ca 3000 	str.w	r3, [sl]
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	f04f 30ff 	mov.w	r0, #4294967295
 8008c06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c0a:	81a3      	strh	r3, [r4, #12]
 8008c0c:	e7e9      	b.n	8008be2 <__ssputs_r+0x8a>
	...

08008c10 <_svfiprintf_r>:
 8008c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c14:	4698      	mov	r8, r3
 8008c16:	898b      	ldrh	r3, [r1, #12]
 8008c18:	4607      	mov	r7, r0
 8008c1a:	061b      	lsls	r3, r3, #24
 8008c1c:	460d      	mov	r5, r1
 8008c1e:	4614      	mov	r4, r2
 8008c20:	b09d      	sub	sp, #116	@ 0x74
 8008c22:	d510      	bpl.n	8008c46 <_svfiprintf_r+0x36>
 8008c24:	690b      	ldr	r3, [r1, #16]
 8008c26:	b973      	cbnz	r3, 8008c46 <_svfiprintf_r+0x36>
 8008c28:	2140      	movs	r1, #64	@ 0x40
 8008c2a:	f7ff fb8f 	bl	800834c <_malloc_r>
 8008c2e:	6028      	str	r0, [r5, #0]
 8008c30:	6128      	str	r0, [r5, #16]
 8008c32:	b930      	cbnz	r0, 8008c42 <_svfiprintf_r+0x32>
 8008c34:	230c      	movs	r3, #12
 8008c36:	603b      	str	r3, [r7, #0]
 8008c38:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3c:	b01d      	add	sp, #116	@ 0x74
 8008c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c42:	2340      	movs	r3, #64	@ 0x40
 8008c44:	616b      	str	r3, [r5, #20]
 8008c46:	2300      	movs	r3, #0
 8008c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4a:	2320      	movs	r3, #32
 8008c4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c50:	2330      	movs	r3, #48	@ 0x30
 8008c52:	f04f 0901 	mov.w	r9, #1
 8008c56:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c5a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008df4 <_svfiprintf_r+0x1e4>
 8008c5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c62:	4623      	mov	r3, r4
 8008c64:	469a      	mov	sl, r3
 8008c66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c6a:	b10a      	cbz	r2, 8008c70 <_svfiprintf_r+0x60>
 8008c6c:	2a25      	cmp	r2, #37	@ 0x25
 8008c6e:	d1f9      	bne.n	8008c64 <_svfiprintf_r+0x54>
 8008c70:	ebba 0b04 	subs.w	fp, sl, r4
 8008c74:	d00b      	beq.n	8008c8e <_svfiprintf_r+0x7e>
 8008c76:	465b      	mov	r3, fp
 8008c78:	4622      	mov	r2, r4
 8008c7a:	4629      	mov	r1, r5
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f7ff ff6b 	bl	8008b58 <__ssputs_r>
 8008c82:	3001      	adds	r0, #1
 8008c84:	f000 80a7 	beq.w	8008dd6 <_svfiprintf_r+0x1c6>
 8008c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c8a:	445a      	add	r2, fp
 8008c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c8e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f000 809f 	beq.w	8008dd6 <_svfiprintf_r+0x1c6>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ca2:	f10a 0a01 	add.w	sl, sl, #1
 8008ca6:	9304      	str	r3, [sp, #16]
 8008ca8:	9307      	str	r3, [sp, #28]
 8008caa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cae:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cb0:	4654      	mov	r4, sl
 8008cb2:	2205      	movs	r2, #5
 8008cb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cb8:	484e      	ldr	r0, [pc, #312]	@ (8008df4 <_svfiprintf_r+0x1e4>)
 8008cba:	f7fe fc6a 	bl	8007592 <memchr>
 8008cbe:	9a04      	ldr	r2, [sp, #16]
 8008cc0:	b9d8      	cbnz	r0, 8008cfa <_svfiprintf_r+0xea>
 8008cc2:	06d0      	lsls	r0, r2, #27
 8008cc4:	bf44      	itt	mi
 8008cc6:	2320      	movmi	r3, #32
 8008cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ccc:	0711      	lsls	r1, r2, #28
 8008cce:	bf44      	itt	mi
 8008cd0:	232b      	movmi	r3, #43	@ 0x2b
 8008cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8008cda:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cdc:	d015      	beq.n	8008d0a <_svfiprintf_r+0xfa>
 8008cde:	4654      	mov	r4, sl
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	f04f 0c0a 	mov.w	ip, #10
 8008ce6:	9a07      	ldr	r2, [sp, #28]
 8008ce8:	4621      	mov	r1, r4
 8008cea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cee:	3b30      	subs	r3, #48	@ 0x30
 8008cf0:	2b09      	cmp	r3, #9
 8008cf2:	d94b      	bls.n	8008d8c <_svfiprintf_r+0x17c>
 8008cf4:	b1b0      	cbz	r0, 8008d24 <_svfiprintf_r+0x114>
 8008cf6:	9207      	str	r2, [sp, #28]
 8008cf8:	e014      	b.n	8008d24 <_svfiprintf_r+0x114>
 8008cfa:	eba0 0308 	sub.w	r3, r0, r8
 8008cfe:	fa09 f303 	lsl.w	r3, r9, r3
 8008d02:	4313      	orrs	r3, r2
 8008d04:	46a2      	mov	sl, r4
 8008d06:	9304      	str	r3, [sp, #16]
 8008d08:	e7d2      	b.n	8008cb0 <_svfiprintf_r+0xa0>
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	1d19      	adds	r1, r3, #4
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	9103      	str	r1, [sp, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	bfbb      	ittet	lt
 8008d16:	425b      	neglt	r3, r3
 8008d18:	f042 0202 	orrlt.w	r2, r2, #2
 8008d1c:	9307      	strge	r3, [sp, #28]
 8008d1e:	9307      	strlt	r3, [sp, #28]
 8008d20:	bfb8      	it	lt
 8008d22:	9204      	strlt	r2, [sp, #16]
 8008d24:	7823      	ldrb	r3, [r4, #0]
 8008d26:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d28:	d10a      	bne.n	8008d40 <_svfiprintf_r+0x130>
 8008d2a:	7863      	ldrb	r3, [r4, #1]
 8008d2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d2e:	d132      	bne.n	8008d96 <_svfiprintf_r+0x186>
 8008d30:	9b03      	ldr	r3, [sp, #12]
 8008d32:	3402      	adds	r4, #2
 8008d34:	1d1a      	adds	r2, r3, #4
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	9203      	str	r2, [sp, #12]
 8008d3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d3e:	9305      	str	r3, [sp, #20]
 8008d40:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008df8 <_svfiprintf_r+0x1e8>
 8008d44:	2203      	movs	r2, #3
 8008d46:	4650      	mov	r0, sl
 8008d48:	7821      	ldrb	r1, [r4, #0]
 8008d4a:	f7fe fc22 	bl	8007592 <memchr>
 8008d4e:	b138      	cbz	r0, 8008d60 <_svfiprintf_r+0x150>
 8008d50:	2240      	movs	r2, #64	@ 0x40
 8008d52:	9b04      	ldr	r3, [sp, #16]
 8008d54:	eba0 000a 	sub.w	r0, r0, sl
 8008d58:	4082      	lsls	r2, r0
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	3401      	adds	r4, #1
 8008d5e:	9304      	str	r3, [sp, #16]
 8008d60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d64:	2206      	movs	r2, #6
 8008d66:	4825      	ldr	r0, [pc, #148]	@ (8008dfc <_svfiprintf_r+0x1ec>)
 8008d68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d6c:	f7fe fc11 	bl	8007592 <memchr>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d036      	beq.n	8008de2 <_svfiprintf_r+0x1d2>
 8008d74:	4b22      	ldr	r3, [pc, #136]	@ (8008e00 <_svfiprintf_r+0x1f0>)
 8008d76:	bb1b      	cbnz	r3, 8008dc0 <_svfiprintf_r+0x1b0>
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	3307      	adds	r3, #7
 8008d7c:	f023 0307 	bic.w	r3, r3, #7
 8008d80:	3308      	adds	r3, #8
 8008d82:	9303      	str	r3, [sp, #12]
 8008d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d86:	4433      	add	r3, r6
 8008d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d8a:	e76a      	b.n	8008c62 <_svfiprintf_r+0x52>
 8008d8c:	460c      	mov	r4, r1
 8008d8e:	2001      	movs	r0, #1
 8008d90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d94:	e7a8      	b.n	8008ce8 <_svfiprintf_r+0xd8>
 8008d96:	2300      	movs	r3, #0
 8008d98:	f04f 0c0a 	mov.w	ip, #10
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	3401      	adds	r4, #1
 8008da0:	9305      	str	r3, [sp, #20]
 8008da2:	4620      	mov	r0, r4
 8008da4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008da8:	3a30      	subs	r2, #48	@ 0x30
 8008daa:	2a09      	cmp	r2, #9
 8008dac:	d903      	bls.n	8008db6 <_svfiprintf_r+0x1a6>
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d0c6      	beq.n	8008d40 <_svfiprintf_r+0x130>
 8008db2:	9105      	str	r1, [sp, #20]
 8008db4:	e7c4      	b.n	8008d40 <_svfiprintf_r+0x130>
 8008db6:	4604      	mov	r4, r0
 8008db8:	2301      	movs	r3, #1
 8008dba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dbe:	e7f0      	b.n	8008da2 <_svfiprintf_r+0x192>
 8008dc0:	ab03      	add	r3, sp, #12
 8008dc2:	9300      	str	r3, [sp, #0]
 8008dc4:	462a      	mov	r2, r5
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8008e04 <_svfiprintf_r+0x1f4>)
 8008dca:	a904      	add	r1, sp, #16
 8008dcc:	f7fd fd0c 	bl	80067e8 <_printf_float>
 8008dd0:	1c42      	adds	r2, r0, #1
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	d1d6      	bne.n	8008d84 <_svfiprintf_r+0x174>
 8008dd6:	89ab      	ldrh	r3, [r5, #12]
 8008dd8:	065b      	lsls	r3, r3, #25
 8008dda:	f53f af2d 	bmi.w	8008c38 <_svfiprintf_r+0x28>
 8008dde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008de0:	e72c      	b.n	8008c3c <_svfiprintf_r+0x2c>
 8008de2:	ab03      	add	r3, sp, #12
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	462a      	mov	r2, r5
 8008de8:	4638      	mov	r0, r7
 8008dea:	4b06      	ldr	r3, [pc, #24]	@ (8008e04 <_svfiprintf_r+0x1f4>)
 8008dec:	a904      	add	r1, sp, #16
 8008dee:	f7fd ff99 	bl	8006d24 <_printf_i>
 8008df2:	e7ed      	b.n	8008dd0 <_svfiprintf_r+0x1c0>
 8008df4:	0800a0d1 	.word	0x0800a0d1
 8008df8:	0800a0d7 	.word	0x0800a0d7
 8008dfc:	0800a0db 	.word	0x0800a0db
 8008e00:	080067e9 	.word	0x080067e9
 8008e04:	08008b59 	.word	0x08008b59

08008e08 <__sfputc_r>:
 8008e08:	6893      	ldr	r3, [r2, #8]
 8008e0a:	b410      	push	{r4}
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	6093      	str	r3, [r2, #8]
 8008e12:	da07      	bge.n	8008e24 <__sfputc_r+0x1c>
 8008e14:	6994      	ldr	r4, [r2, #24]
 8008e16:	42a3      	cmp	r3, r4
 8008e18:	db01      	blt.n	8008e1e <__sfputc_r+0x16>
 8008e1a:	290a      	cmp	r1, #10
 8008e1c:	d102      	bne.n	8008e24 <__sfputc_r+0x1c>
 8008e1e:	bc10      	pop	{r4}
 8008e20:	f7fe ba72 	b.w	8007308 <__swbuf_r>
 8008e24:	6813      	ldr	r3, [r2, #0]
 8008e26:	1c58      	adds	r0, r3, #1
 8008e28:	6010      	str	r0, [r2, #0]
 8008e2a:	7019      	strb	r1, [r3, #0]
 8008e2c:	4608      	mov	r0, r1
 8008e2e:	bc10      	pop	{r4}
 8008e30:	4770      	bx	lr

08008e32 <__sfputs_r>:
 8008e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e34:	4606      	mov	r6, r0
 8008e36:	460f      	mov	r7, r1
 8008e38:	4614      	mov	r4, r2
 8008e3a:	18d5      	adds	r5, r2, r3
 8008e3c:	42ac      	cmp	r4, r5
 8008e3e:	d101      	bne.n	8008e44 <__sfputs_r+0x12>
 8008e40:	2000      	movs	r0, #0
 8008e42:	e007      	b.n	8008e54 <__sfputs_r+0x22>
 8008e44:	463a      	mov	r2, r7
 8008e46:	4630      	mov	r0, r6
 8008e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e4c:	f7ff ffdc 	bl	8008e08 <__sfputc_r>
 8008e50:	1c43      	adds	r3, r0, #1
 8008e52:	d1f3      	bne.n	8008e3c <__sfputs_r+0xa>
 8008e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e58 <_vfiprintf_r>:
 8008e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5c:	460d      	mov	r5, r1
 8008e5e:	4614      	mov	r4, r2
 8008e60:	4698      	mov	r8, r3
 8008e62:	4606      	mov	r6, r0
 8008e64:	b09d      	sub	sp, #116	@ 0x74
 8008e66:	b118      	cbz	r0, 8008e70 <_vfiprintf_r+0x18>
 8008e68:	6a03      	ldr	r3, [r0, #32]
 8008e6a:	b90b      	cbnz	r3, 8008e70 <_vfiprintf_r+0x18>
 8008e6c:	f7fe f904 	bl	8007078 <__sinit>
 8008e70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e72:	07d9      	lsls	r1, r3, #31
 8008e74:	d405      	bmi.n	8008e82 <_vfiprintf_r+0x2a>
 8008e76:	89ab      	ldrh	r3, [r5, #12]
 8008e78:	059a      	lsls	r2, r3, #22
 8008e7a:	d402      	bmi.n	8008e82 <_vfiprintf_r+0x2a>
 8008e7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e7e:	f7fe fb86 	bl	800758e <__retarget_lock_acquire_recursive>
 8008e82:	89ab      	ldrh	r3, [r5, #12]
 8008e84:	071b      	lsls	r3, r3, #28
 8008e86:	d501      	bpl.n	8008e8c <_vfiprintf_r+0x34>
 8008e88:	692b      	ldr	r3, [r5, #16]
 8008e8a:	b99b      	cbnz	r3, 8008eb4 <_vfiprintf_r+0x5c>
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f7fe fa78 	bl	8007384 <__swsetup_r>
 8008e94:	b170      	cbz	r0, 8008eb4 <_vfiprintf_r+0x5c>
 8008e96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e98:	07dc      	lsls	r4, r3, #31
 8008e9a:	d504      	bpl.n	8008ea6 <_vfiprintf_r+0x4e>
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea0:	b01d      	add	sp, #116	@ 0x74
 8008ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea6:	89ab      	ldrh	r3, [r5, #12]
 8008ea8:	0598      	lsls	r0, r3, #22
 8008eaa:	d4f7      	bmi.n	8008e9c <_vfiprintf_r+0x44>
 8008eac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eae:	f7fe fb6f 	bl	8007590 <__retarget_lock_release_recursive>
 8008eb2:	e7f3      	b.n	8008e9c <_vfiprintf_r+0x44>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eb8:	2320      	movs	r3, #32
 8008eba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ebe:	2330      	movs	r3, #48	@ 0x30
 8008ec0:	f04f 0901 	mov.w	r9, #1
 8008ec4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ec8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009074 <_vfiprintf_r+0x21c>
 8008ecc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ed0:	4623      	mov	r3, r4
 8008ed2:	469a      	mov	sl, r3
 8008ed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed8:	b10a      	cbz	r2, 8008ede <_vfiprintf_r+0x86>
 8008eda:	2a25      	cmp	r2, #37	@ 0x25
 8008edc:	d1f9      	bne.n	8008ed2 <_vfiprintf_r+0x7a>
 8008ede:	ebba 0b04 	subs.w	fp, sl, r4
 8008ee2:	d00b      	beq.n	8008efc <_vfiprintf_r+0xa4>
 8008ee4:	465b      	mov	r3, fp
 8008ee6:	4622      	mov	r2, r4
 8008ee8:	4629      	mov	r1, r5
 8008eea:	4630      	mov	r0, r6
 8008eec:	f7ff ffa1 	bl	8008e32 <__sfputs_r>
 8008ef0:	3001      	adds	r0, #1
 8008ef2:	f000 80a7 	beq.w	8009044 <_vfiprintf_r+0x1ec>
 8008ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ef8:	445a      	add	r2, fp
 8008efa:	9209      	str	r2, [sp, #36]	@ 0x24
 8008efc:	f89a 3000 	ldrb.w	r3, [sl]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 809f 	beq.w	8009044 <_vfiprintf_r+0x1ec>
 8008f06:	2300      	movs	r3, #0
 8008f08:	f04f 32ff 	mov.w	r2, #4294967295
 8008f0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f10:	f10a 0a01 	add.w	sl, sl, #1
 8008f14:	9304      	str	r3, [sp, #16]
 8008f16:	9307      	str	r3, [sp, #28]
 8008f18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f1e:	4654      	mov	r4, sl
 8008f20:	2205      	movs	r2, #5
 8008f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f26:	4853      	ldr	r0, [pc, #332]	@ (8009074 <_vfiprintf_r+0x21c>)
 8008f28:	f7fe fb33 	bl	8007592 <memchr>
 8008f2c:	9a04      	ldr	r2, [sp, #16]
 8008f2e:	b9d8      	cbnz	r0, 8008f68 <_vfiprintf_r+0x110>
 8008f30:	06d1      	lsls	r1, r2, #27
 8008f32:	bf44      	itt	mi
 8008f34:	2320      	movmi	r3, #32
 8008f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f3a:	0713      	lsls	r3, r2, #28
 8008f3c:	bf44      	itt	mi
 8008f3e:	232b      	movmi	r3, #43	@ 0x2b
 8008f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f44:	f89a 3000 	ldrb.w	r3, [sl]
 8008f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f4a:	d015      	beq.n	8008f78 <_vfiprintf_r+0x120>
 8008f4c:	4654      	mov	r4, sl
 8008f4e:	2000      	movs	r0, #0
 8008f50:	f04f 0c0a 	mov.w	ip, #10
 8008f54:	9a07      	ldr	r2, [sp, #28]
 8008f56:	4621      	mov	r1, r4
 8008f58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f5c:	3b30      	subs	r3, #48	@ 0x30
 8008f5e:	2b09      	cmp	r3, #9
 8008f60:	d94b      	bls.n	8008ffa <_vfiprintf_r+0x1a2>
 8008f62:	b1b0      	cbz	r0, 8008f92 <_vfiprintf_r+0x13a>
 8008f64:	9207      	str	r2, [sp, #28]
 8008f66:	e014      	b.n	8008f92 <_vfiprintf_r+0x13a>
 8008f68:	eba0 0308 	sub.w	r3, r0, r8
 8008f6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008f70:	4313      	orrs	r3, r2
 8008f72:	46a2      	mov	sl, r4
 8008f74:	9304      	str	r3, [sp, #16]
 8008f76:	e7d2      	b.n	8008f1e <_vfiprintf_r+0xc6>
 8008f78:	9b03      	ldr	r3, [sp, #12]
 8008f7a:	1d19      	adds	r1, r3, #4
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	9103      	str	r1, [sp, #12]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	bfbb      	ittet	lt
 8008f84:	425b      	neglt	r3, r3
 8008f86:	f042 0202 	orrlt.w	r2, r2, #2
 8008f8a:	9307      	strge	r3, [sp, #28]
 8008f8c:	9307      	strlt	r3, [sp, #28]
 8008f8e:	bfb8      	it	lt
 8008f90:	9204      	strlt	r2, [sp, #16]
 8008f92:	7823      	ldrb	r3, [r4, #0]
 8008f94:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f96:	d10a      	bne.n	8008fae <_vfiprintf_r+0x156>
 8008f98:	7863      	ldrb	r3, [r4, #1]
 8008f9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f9c:	d132      	bne.n	8009004 <_vfiprintf_r+0x1ac>
 8008f9e:	9b03      	ldr	r3, [sp, #12]
 8008fa0:	3402      	adds	r4, #2
 8008fa2:	1d1a      	adds	r2, r3, #4
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	9203      	str	r2, [sp, #12]
 8008fa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fac:	9305      	str	r3, [sp, #20]
 8008fae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009078 <_vfiprintf_r+0x220>
 8008fb2:	2203      	movs	r2, #3
 8008fb4:	4650      	mov	r0, sl
 8008fb6:	7821      	ldrb	r1, [r4, #0]
 8008fb8:	f7fe faeb 	bl	8007592 <memchr>
 8008fbc:	b138      	cbz	r0, 8008fce <_vfiprintf_r+0x176>
 8008fbe:	2240      	movs	r2, #64	@ 0x40
 8008fc0:	9b04      	ldr	r3, [sp, #16]
 8008fc2:	eba0 000a 	sub.w	r0, r0, sl
 8008fc6:	4082      	lsls	r2, r0
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	3401      	adds	r4, #1
 8008fcc:	9304      	str	r3, [sp, #16]
 8008fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd2:	2206      	movs	r2, #6
 8008fd4:	4829      	ldr	r0, [pc, #164]	@ (800907c <_vfiprintf_r+0x224>)
 8008fd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fda:	f7fe fada 	bl	8007592 <memchr>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d03f      	beq.n	8009062 <_vfiprintf_r+0x20a>
 8008fe2:	4b27      	ldr	r3, [pc, #156]	@ (8009080 <_vfiprintf_r+0x228>)
 8008fe4:	bb1b      	cbnz	r3, 800902e <_vfiprintf_r+0x1d6>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	3307      	adds	r3, #7
 8008fea:	f023 0307 	bic.w	r3, r3, #7
 8008fee:	3308      	adds	r3, #8
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff4:	443b      	add	r3, r7
 8008ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ff8:	e76a      	b.n	8008ed0 <_vfiprintf_r+0x78>
 8008ffa:	460c      	mov	r4, r1
 8008ffc:	2001      	movs	r0, #1
 8008ffe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009002:	e7a8      	b.n	8008f56 <_vfiprintf_r+0xfe>
 8009004:	2300      	movs	r3, #0
 8009006:	f04f 0c0a 	mov.w	ip, #10
 800900a:	4619      	mov	r1, r3
 800900c:	3401      	adds	r4, #1
 800900e:	9305      	str	r3, [sp, #20]
 8009010:	4620      	mov	r0, r4
 8009012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009016:	3a30      	subs	r2, #48	@ 0x30
 8009018:	2a09      	cmp	r2, #9
 800901a:	d903      	bls.n	8009024 <_vfiprintf_r+0x1cc>
 800901c:	2b00      	cmp	r3, #0
 800901e:	d0c6      	beq.n	8008fae <_vfiprintf_r+0x156>
 8009020:	9105      	str	r1, [sp, #20]
 8009022:	e7c4      	b.n	8008fae <_vfiprintf_r+0x156>
 8009024:	4604      	mov	r4, r0
 8009026:	2301      	movs	r3, #1
 8009028:	fb0c 2101 	mla	r1, ip, r1, r2
 800902c:	e7f0      	b.n	8009010 <_vfiprintf_r+0x1b8>
 800902e:	ab03      	add	r3, sp, #12
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	462a      	mov	r2, r5
 8009034:	4630      	mov	r0, r6
 8009036:	4b13      	ldr	r3, [pc, #76]	@ (8009084 <_vfiprintf_r+0x22c>)
 8009038:	a904      	add	r1, sp, #16
 800903a:	f7fd fbd5 	bl	80067e8 <_printf_float>
 800903e:	4607      	mov	r7, r0
 8009040:	1c78      	adds	r0, r7, #1
 8009042:	d1d6      	bne.n	8008ff2 <_vfiprintf_r+0x19a>
 8009044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009046:	07d9      	lsls	r1, r3, #31
 8009048:	d405      	bmi.n	8009056 <_vfiprintf_r+0x1fe>
 800904a:	89ab      	ldrh	r3, [r5, #12]
 800904c:	059a      	lsls	r2, r3, #22
 800904e:	d402      	bmi.n	8009056 <_vfiprintf_r+0x1fe>
 8009050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009052:	f7fe fa9d 	bl	8007590 <__retarget_lock_release_recursive>
 8009056:	89ab      	ldrh	r3, [r5, #12]
 8009058:	065b      	lsls	r3, r3, #25
 800905a:	f53f af1f 	bmi.w	8008e9c <_vfiprintf_r+0x44>
 800905e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009060:	e71e      	b.n	8008ea0 <_vfiprintf_r+0x48>
 8009062:	ab03      	add	r3, sp, #12
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	462a      	mov	r2, r5
 8009068:	4630      	mov	r0, r6
 800906a:	4b06      	ldr	r3, [pc, #24]	@ (8009084 <_vfiprintf_r+0x22c>)
 800906c:	a904      	add	r1, sp, #16
 800906e:	f7fd fe59 	bl	8006d24 <_printf_i>
 8009072:	e7e4      	b.n	800903e <_vfiprintf_r+0x1e6>
 8009074:	0800a0d1 	.word	0x0800a0d1
 8009078:	0800a0d7 	.word	0x0800a0d7
 800907c:	0800a0db 	.word	0x0800a0db
 8009080:	080067e9 	.word	0x080067e9
 8009084:	08008e33 	.word	0x08008e33

08009088 <__sflush_r>:
 8009088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	0716      	lsls	r6, r2, #28
 8009090:	4605      	mov	r5, r0
 8009092:	460c      	mov	r4, r1
 8009094:	d454      	bmi.n	8009140 <__sflush_r+0xb8>
 8009096:	684b      	ldr	r3, [r1, #4]
 8009098:	2b00      	cmp	r3, #0
 800909a:	dc02      	bgt.n	80090a2 <__sflush_r+0x1a>
 800909c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800909e:	2b00      	cmp	r3, #0
 80090a0:	dd48      	ble.n	8009134 <__sflush_r+0xac>
 80090a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090a4:	2e00      	cmp	r6, #0
 80090a6:	d045      	beq.n	8009134 <__sflush_r+0xac>
 80090a8:	2300      	movs	r3, #0
 80090aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090ae:	682f      	ldr	r7, [r5, #0]
 80090b0:	6a21      	ldr	r1, [r4, #32]
 80090b2:	602b      	str	r3, [r5, #0]
 80090b4:	d030      	beq.n	8009118 <__sflush_r+0x90>
 80090b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090b8:	89a3      	ldrh	r3, [r4, #12]
 80090ba:	0759      	lsls	r1, r3, #29
 80090bc:	d505      	bpl.n	80090ca <__sflush_r+0x42>
 80090be:	6863      	ldr	r3, [r4, #4]
 80090c0:	1ad2      	subs	r2, r2, r3
 80090c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090c4:	b10b      	cbz	r3, 80090ca <__sflush_r+0x42>
 80090c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090c8:	1ad2      	subs	r2, r2, r3
 80090ca:	2300      	movs	r3, #0
 80090cc:	4628      	mov	r0, r5
 80090ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090d0:	6a21      	ldr	r1, [r4, #32]
 80090d2:	47b0      	blx	r6
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	d106      	bne.n	80090e8 <__sflush_r+0x60>
 80090da:	6829      	ldr	r1, [r5, #0]
 80090dc:	291d      	cmp	r1, #29
 80090de:	d82b      	bhi.n	8009138 <__sflush_r+0xb0>
 80090e0:	4a28      	ldr	r2, [pc, #160]	@ (8009184 <__sflush_r+0xfc>)
 80090e2:	40ca      	lsrs	r2, r1
 80090e4:	07d6      	lsls	r6, r2, #31
 80090e6:	d527      	bpl.n	8009138 <__sflush_r+0xb0>
 80090e8:	2200      	movs	r2, #0
 80090ea:	6062      	str	r2, [r4, #4]
 80090ec:	6922      	ldr	r2, [r4, #16]
 80090ee:	04d9      	lsls	r1, r3, #19
 80090f0:	6022      	str	r2, [r4, #0]
 80090f2:	d504      	bpl.n	80090fe <__sflush_r+0x76>
 80090f4:	1c42      	adds	r2, r0, #1
 80090f6:	d101      	bne.n	80090fc <__sflush_r+0x74>
 80090f8:	682b      	ldr	r3, [r5, #0]
 80090fa:	b903      	cbnz	r3, 80090fe <__sflush_r+0x76>
 80090fc:	6560      	str	r0, [r4, #84]	@ 0x54
 80090fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009100:	602f      	str	r7, [r5, #0]
 8009102:	b1b9      	cbz	r1, 8009134 <__sflush_r+0xac>
 8009104:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009108:	4299      	cmp	r1, r3
 800910a:	d002      	beq.n	8009112 <__sflush_r+0x8a>
 800910c:	4628      	mov	r0, r5
 800910e:	f7ff f8ab 	bl	8008268 <_free_r>
 8009112:	2300      	movs	r3, #0
 8009114:	6363      	str	r3, [r4, #52]	@ 0x34
 8009116:	e00d      	b.n	8009134 <__sflush_r+0xac>
 8009118:	2301      	movs	r3, #1
 800911a:	4628      	mov	r0, r5
 800911c:	47b0      	blx	r6
 800911e:	4602      	mov	r2, r0
 8009120:	1c50      	adds	r0, r2, #1
 8009122:	d1c9      	bne.n	80090b8 <__sflush_r+0x30>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d0c6      	beq.n	80090b8 <__sflush_r+0x30>
 800912a:	2b1d      	cmp	r3, #29
 800912c:	d001      	beq.n	8009132 <__sflush_r+0xaa>
 800912e:	2b16      	cmp	r3, #22
 8009130:	d11d      	bne.n	800916e <__sflush_r+0xe6>
 8009132:	602f      	str	r7, [r5, #0]
 8009134:	2000      	movs	r0, #0
 8009136:	e021      	b.n	800917c <__sflush_r+0xf4>
 8009138:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800913c:	b21b      	sxth	r3, r3
 800913e:	e01a      	b.n	8009176 <__sflush_r+0xee>
 8009140:	690f      	ldr	r7, [r1, #16]
 8009142:	2f00      	cmp	r7, #0
 8009144:	d0f6      	beq.n	8009134 <__sflush_r+0xac>
 8009146:	0793      	lsls	r3, r2, #30
 8009148:	bf18      	it	ne
 800914a:	2300      	movne	r3, #0
 800914c:	680e      	ldr	r6, [r1, #0]
 800914e:	bf08      	it	eq
 8009150:	694b      	ldreq	r3, [r1, #20]
 8009152:	1bf6      	subs	r6, r6, r7
 8009154:	600f      	str	r7, [r1, #0]
 8009156:	608b      	str	r3, [r1, #8]
 8009158:	2e00      	cmp	r6, #0
 800915a:	ddeb      	ble.n	8009134 <__sflush_r+0xac>
 800915c:	4633      	mov	r3, r6
 800915e:	463a      	mov	r2, r7
 8009160:	4628      	mov	r0, r5
 8009162:	6a21      	ldr	r1, [r4, #32]
 8009164:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009168:	47e0      	blx	ip
 800916a:	2800      	cmp	r0, #0
 800916c:	dc07      	bgt.n	800917e <__sflush_r+0xf6>
 800916e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009172:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009176:	f04f 30ff 	mov.w	r0, #4294967295
 800917a:	81a3      	strh	r3, [r4, #12]
 800917c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800917e:	4407      	add	r7, r0
 8009180:	1a36      	subs	r6, r6, r0
 8009182:	e7e9      	b.n	8009158 <__sflush_r+0xd0>
 8009184:	20400001 	.word	0x20400001

08009188 <_fflush_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	690b      	ldr	r3, [r1, #16]
 800918c:	4605      	mov	r5, r0
 800918e:	460c      	mov	r4, r1
 8009190:	b913      	cbnz	r3, 8009198 <_fflush_r+0x10>
 8009192:	2500      	movs	r5, #0
 8009194:	4628      	mov	r0, r5
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	b118      	cbz	r0, 80091a2 <_fflush_r+0x1a>
 800919a:	6a03      	ldr	r3, [r0, #32]
 800919c:	b90b      	cbnz	r3, 80091a2 <_fflush_r+0x1a>
 800919e:	f7fd ff6b 	bl	8007078 <__sinit>
 80091a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d0f3      	beq.n	8009192 <_fflush_r+0xa>
 80091aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091ac:	07d0      	lsls	r0, r2, #31
 80091ae:	d404      	bmi.n	80091ba <_fflush_r+0x32>
 80091b0:	0599      	lsls	r1, r3, #22
 80091b2:	d402      	bmi.n	80091ba <_fflush_r+0x32>
 80091b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091b6:	f7fe f9ea 	bl	800758e <__retarget_lock_acquire_recursive>
 80091ba:	4628      	mov	r0, r5
 80091bc:	4621      	mov	r1, r4
 80091be:	f7ff ff63 	bl	8009088 <__sflush_r>
 80091c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091c4:	4605      	mov	r5, r0
 80091c6:	07da      	lsls	r2, r3, #31
 80091c8:	d4e4      	bmi.n	8009194 <_fflush_r+0xc>
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	059b      	lsls	r3, r3, #22
 80091ce:	d4e1      	bmi.n	8009194 <_fflush_r+0xc>
 80091d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091d2:	f7fe f9dd 	bl	8007590 <__retarget_lock_release_recursive>
 80091d6:	e7dd      	b.n	8009194 <_fflush_r+0xc>

080091d8 <__swhatbuf_r>:
 80091d8:	b570      	push	{r4, r5, r6, lr}
 80091da:	460c      	mov	r4, r1
 80091dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e0:	4615      	mov	r5, r2
 80091e2:	2900      	cmp	r1, #0
 80091e4:	461e      	mov	r6, r3
 80091e6:	b096      	sub	sp, #88	@ 0x58
 80091e8:	da0c      	bge.n	8009204 <__swhatbuf_r+0x2c>
 80091ea:	89a3      	ldrh	r3, [r4, #12]
 80091ec:	2100      	movs	r1, #0
 80091ee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80091f2:	bf14      	ite	ne
 80091f4:	2340      	movne	r3, #64	@ 0x40
 80091f6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80091fa:	2000      	movs	r0, #0
 80091fc:	6031      	str	r1, [r6, #0]
 80091fe:	602b      	str	r3, [r5, #0]
 8009200:	b016      	add	sp, #88	@ 0x58
 8009202:	bd70      	pop	{r4, r5, r6, pc}
 8009204:	466a      	mov	r2, sp
 8009206:	f000 f863 	bl	80092d0 <_fstat_r>
 800920a:	2800      	cmp	r0, #0
 800920c:	dbed      	blt.n	80091ea <__swhatbuf_r+0x12>
 800920e:	9901      	ldr	r1, [sp, #4]
 8009210:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009214:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009218:	4259      	negs	r1, r3
 800921a:	4159      	adcs	r1, r3
 800921c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009220:	e7eb      	b.n	80091fa <__swhatbuf_r+0x22>

08009222 <__smakebuf_r>:
 8009222:	898b      	ldrh	r3, [r1, #12]
 8009224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009226:	079d      	lsls	r5, r3, #30
 8009228:	4606      	mov	r6, r0
 800922a:	460c      	mov	r4, r1
 800922c:	d507      	bpl.n	800923e <__smakebuf_r+0x1c>
 800922e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009232:	6023      	str	r3, [r4, #0]
 8009234:	6123      	str	r3, [r4, #16]
 8009236:	2301      	movs	r3, #1
 8009238:	6163      	str	r3, [r4, #20]
 800923a:	b003      	add	sp, #12
 800923c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800923e:	466a      	mov	r2, sp
 8009240:	ab01      	add	r3, sp, #4
 8009242:	f7ff ffc9 	bl	80091d8 <__swhatbuf_r>
 8009246:	9f00      	ldr	r7, [sp, #0]
 8009248:	4605      	mov	r5, r0
 800924a:	4639      	mov	r1, r7
 800924c:	4630      	mov	r0, r6
 800924e:	f7ff f87d 	bl	800834c <_malloc_r>
 8009252:	b948      	cbnz	r0, 8009268 <__smakebuf_r+0x46>
 8009254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009258:	059a      	lsls	r2, r3, #22
 800925a:	d4ee      	bmi.n	800923a <__smakebuf_r+0x18>
 800925c:	f023 0303 	bic.w	r3, r3, #3
 8009260:	f043 0302 	orr.w	r3, r3, #2
 8009264:	81a3      	strh	r3, [r4, #12]
 8009266:	e7e2      	b.n	800922e <__smakebuf_r+0xc>
 8009268:	89a3      	ldrh	r3, [r4, #12]
 800926a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800926e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009272:	81a3      	strh	r3, [r4, #12]
 8009274:	9b01      	ldr	r3, [sp, #4]
 8009276:	6020      	str	r0, [r4, #0]
 8009278:	b15b      	cbz	r3, 8009292 <__smakebuf_r+0x70>
 800927a:	4630      	mov	r0, r6
 800927c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009280:	f000 f838 	bl	80092f4 <_isatty_r>
 8009284:	b128      	cbz	r0, 8009292 <__smakebuf_r+0x70>
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	f023 0303 	bic.w	r3, r3, #3
 800928c:	f043 0301 	orr.w	r3, r3, #1
 8009290:	81a3      	strh	r3, [r4, #12]
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	431d      	orrs	r5, r3
 8009296:	81a5      	strh	r5, [r4, #12]
 8009298:	e7cf      	b.n	800923a <__smakebuf_r+0x18>

0800929a <memmove>:
 800929a:	4288      	cmp	r0, r1
 800929c:	b510      	push	{r4, lr}
 800929e:	eb01 0402 	add.w	r4, r1, r2
 80092a2:	d902      	bls.n	80092aa <memmove+0x10>
 80092a4:	4284      	cmp	r4, r0
 80092a6:	4623      	mov	r3, r4
 80092a8:	d807      	bhi.n	80092ba <memmove+0x20>
 80092aa:	1e43      	subs	r3, r0, #1
 80092ac:	42a1      	cmp	r1, r4
 80092ae:	d008      	beq.n	80092c2 <memmove+0x28>
 80092b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092b4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092b8:	e7f8      	b.n	80092ac <memmove+0x12>
 80092ba:	4601      	mov	r1, r0
 80092bc:	4402      	add	r2, r0
 80092be:	428a      	cmp	r2, r1
 80092c0:	d100      	bne.n	80092c4 <memmove+0x2a>
 80092c2:	bd10      	pop	{r4, pc}
 80092c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092c8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092cc:	e7f7      	b.n	80092be <memmove+0x24>
	...

080092d0 <_fstat_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	2300      	movs	r3, #0
 80092d4:	4d06      	ldr	r5, [pc, #24]	@ (80092f0 <_fstat_r+0x20>)
 80092d6:	4604      	mov	r4, r0
 80092d8:	4608      	mov	r0, r1
 80092da:	4611      	mov	r1, r2
 80092dc:	602b      	str	r3, [r5, #0]
 80092de:	f7f9 fcc3 	bl	8002c68 <_fstat>
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	d102      	bne.n	80092ec <_fstat_r+0x1c>
 80092e6:	682b      	ldr	r3, [r5, #0]
 80092e8:	b103      	cbz	r3, 80092ec <_fstat_r+0x1c>
 80092ea:	6023      	str	r3, [r4, #0]
 80092ec:	bd38      	pop	{r3, r4, r5, pc}
 80092ee:	bf00      	nop
 80092f0:	20000d2c 	.word	0x20000d2c

080092f4 <_isatty_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	2300      	movs	r3, #0
 80092f8:	4d05      	ldr	r5, [pc, #20]	@ (8009310 <_isatty_r+0x1c>)
 80092fa:	4604      	mov	r4, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	602b      	str	r3, [r5, #0]
 8009300:	f7f9 fcc1 	bl	8002c86 <_isatty>
 8009304:	1c43      	adds	r3, r0, #1
 8009306:	d102      	bne.n	800930e <_isatty_r+0x1a>
 8009308:	682b      	ldr	r3, [r5, #0]
 800930a:	b103      	cbz	r3, 800930e <_isatty_r+0x1a>
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	bd38      	pop	{r3, r4, r5, pc}
 8009310:	20000d2c 	.word	0x20000d2c

08009314 <_sbrk_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	2300      	movs	r3, #0
 8009318:	4d05      	ldr	r5, [pc, #20]	@ (8009330 <_sbrk_r+0x1c>)
 800931a:	4604      	mov	r4, r0
 800931c:	4608      	mov	r0, r1
 800931e:	602b      	str	r3, [r5, #0]
 8009320:	f7f9 fcc8 	bl	8002cb4 <_sbrk>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d102      	bne.n	800932e <_sbrk_r+0x1a>
 8009328:	682b      	ldr	r3, [r5, #0]
 800932a:	b103      	cbz	r3, 800932e <_sbrk_r+0x1a>
 800932c:	6023      	str	r3, [r4, #0]
 800932e:	bd38      	pop	{r3, r4, r5, pc}
 8009330:	20000d2c 	.word	0x20000d2c

08009334 <memcpy>:
 8009334:	440a      	add	r2, r1
 8009336:	4291      	cmp	r1, r2
 8009338:	f100 33ff 	add.w	r3, r0, #4294967295
 800933c:	d100      	bne.n	8009340 <memcpy+0xc>
 800933e:	4770      	bx	lr
 8009340:	b510      	push	{r4, lr}
 8009342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009346:	4291      	cmp	r1, r2
 8009348:	f803 4f01 	strb.w	r4, [r3, #1]!
 800934c:	d1f9      	bne.n	8009342 <memcpy+0xe>
 800934e:	bd10      	pop	{r4, pc}

08009350 <__assert_func>:
 8009350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009352:	4614      	mov	r4, r2
 8009354:	461a      	mov	r2, r3
 8009356:	4b09      	ldr	r3, [pc, #36]	@ (800937c <__assert_func+0x2c>)
 8009358:	4605      	mov	r5, r0
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68d8      	ldr	r0, [r3, #12]
 800935e:	b14c      	cbz	r4, 8009374 <__assert_func+0x24>
 8009360:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <__assert_func+0x30>)
 8009362:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009366:	9100      	str	r1, [sp, #0]
 8009368:	462b      	mov	r3, r5
 800936a:	4906      	ldr	r1, [pc, #24]	@ (8009384 <__assert_func+0x34>)
 800936c:	f000 f870 	bl	8009450 <fiprintf>
 8009370:	f000 f880 	bl	8009474 <abort>
 8009374:	4b04      	ldr	r3, [pc, #16]	@ (8009388 <__assert_func+0x38>)
 8009376:	461c      	mov	r4, r3
 8009378:	e7f3      	b.n	8009362 <__assert_func+0x12>
 800937a:	bf00      	nop
 800937c:	20000018 	.word	0x20000018
 8009380:	0800a0ec 	.word	0x0800a0ec
 8009384:	0800a0f9 	.word	0x0800a0f9
 8009388:	0800a127 	.word	0x0800a127

0800938c <_calloc_r>:
 800938c:	b570      	push	{r4, r5, r6, lr}
 800938e:	fba1 5402 	umull	r5, r4, r1, r2
 8009392:	b934      	cbnz	r4, 80093a2 <_calloc_r+0x16>
 8009394:	4629      	mov	r1, r5
 8009396:	f7fe ffd9 	bl	800834c <_malloc_r>
 800939a:	4606      	mov	r6, r0
 800939c:	b928      	cbnz	r0, 80093aa <_calloc_r+0x1e>
 800939e:	4630      	mov	r0, r6
 80093a0:	bd70      	pop	{r4, r5, r6, pc}
 80093a2:	220c      	movs	r2, #12
 80093a4:	2600      	movs	r6, #0
 80093a6:	6002      	str	r2, [r0, #0]
 80093a8:	e7f9      	b.n	800939e <_calloc_r+0x12>
 80093aa:	462a      	mov	r2, r5
 80093ac:	4621      	mov	r1, r4
 80093ae:	f7fe f83f 	bl	8007430 <memset>
 80093b2:	e7f4      	b.n	800939e <_calloc_r+0x12>

080093b4 <__ascii_mbtowc>:
 80093b4:	b082      	sub	sp, #8
 80093b6:	b901      	cbnz	r1, 80093ba <__ascii_mbtowc+0x6>
 80093b8:	a901      	add	r1, sp, #4
 80093ba:	b142      	cbz	r2, 80093ce <__ascii_mbtowc+0x1a>
 80093bc:	b14b      	cbz	r3, 80093d2 <__ascii_mbtowc+0x1e>
 80093be:	7813      	ldrb	r3, [r2, #0]
 80093c0:	600b      	str	r3, [r1, #0]
 80093c2:	7812      	ldrb	r2, [r2, #0]
 80093c4:	1e10      	subs	r0, r2, #0
 80093c6:	bf18      	it	ne
 80093c8:	2001      	movne	r0, #1
 80093ca:	b002      	add	sp, #8
 80093cc:	4770      	bx	lr
 80093ce:	4610      	mov	r0, r2
 80093d0:	e7fb      	b.n	80093ca <__ascii_mbtowc+0x16>
 80093d2:	f06f 0001 	mvn.w	r0, #1
 80093d6:	e7f8      	b.n	80093ca <__ascii_mbtowc+0x16>

080093d8 <_realloc_r>:
 80093d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093dc:	4607      	mov	r7, r0
 80093de:	4614      	mov	r4, r2
 80093e0:	460d      	mov	r5, r1
 80093e2:	b921      	cbnz	r1, 80093ee <_realloc_r+0x16>
 80093e4:	4611      	mov	r1, r2
 80093e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093ea:	f7fe bfaf 	b.w	800834c <_malloc_r>
 80093ee:	b92a      	cbnz	r2, 80093fc <_realloc_r+0x24>
 80093f0:	f7fe ff3a 	bl	8008268 <_free_r>
 80093f4:	4625      	mov	r5, r4
 80093f6:	4628      	mov	r0, r5
 80093f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093fc:	f000 f841 	bl	8009482 <_malloc_usable_size_r>
 8009400:	4284      	cmp	r4, r0
 8009402:	4606      	mov	r6, r0
 8009404:	d802      	bhi.n	800940c <_realloc_r+0x34>
 8009406:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800940a:	d8f4      	bhi.n	80093f6 <_realloc_r+0x1e>
 800940c:	4621      	mov	r1, r4
 800940e:	4638      	mov	r0, r7
 8009410:	f7fe ff9c 	bl	800834c <_malloc_r>
 8009414:	4680      	mov	r8, r0
 8009416:	b908      	cbnz	r0, 800941c <_realloc_r+0x44>
 8009418:	4645      	mov	r5, r8
 800941a:	e7ec      	b.n	80093f6 <_realloc_r+0x1e>
 800941c:	42b4      	cmp	r4, r6
 800941e:	4622      	mov	r2, r4
 8009420:	4629      	mov	r1, r5
 8009422:	bf28      	it	cs
 8009424:	4632      	movcs	r2, r6
 8009426:	f7ff ff85 	bl	8009334 <memcpy>
 800942a:	4629      	mov	r1, r5
 800942c:	4638      	mov	r0, r7
 800942e:	f7fe ff1b 	bl	8008268 <_free_r>
 8009432:	e7f1      	b.n	8009418 <_realloc_r+0x40>

08009434 <__ascii_wctomb>:
 8009434:	4603      	mov	r3, r0
 8009436:	4608      	mov	r0, r1
 8009438:	b141      	cbz	r1, 800944c <__ascii_wctomb+0x18>
 800943a:	2aff      	cmp	r2, #255	@ 0xff
 800943c:	d904      	bls.n	8009448 <__ascii_wctomb+0x14>
 800943e:	228a      	movs	r2, #138	@ 0x8a
 8009440:	f04f 30ff 	mov.w	r0, #4294967295
 8009444:	601a      	str	r2, [r3, #0]
 8009446:	4770      	bx	lr
 8009448:	2001      	movs	r0, #1
 800944a:	700a      	strb	r2, [r1, #0]
 800944c:	4770      	bx	lr
	...

08009450 <fiprintf>:
 8009450:	b40e      	push	{r1, r2, r3}
 8009452:	b503      	push	{r0, r1, lr}
 8009454:	4601      	mov	r1, r0
 8009456:	ab03      	add	r3, sp, #12
 8009458:	4805      	ldr	r0, [pc, #20]	@ (8009470 <fiprintf+0x20>)
 800945a:	f853 2b04 	ldr.w	r2, [r3], #4
 800945e:	6800      	ldr	r0, [r0, #0]
 8009460:	9301      	str	r3, [sp, #4]
 8009462:	f7ff fcf9 	bl	8008e58 <_vfiprintf_r>
 8009466:	b002      	add	sp, #8
 8009468:	f85d eb04 	ldr.w	lr, [sp], #4
 800946c:	b003      	add	sp, #12
 800946e:	4770      	bx	lr
 8009470:	20000018 	.word	0x20000018

08009474 <abort>:
 8009474:	2006      	movs	r0, #6
 8009476:	b508      	push	{r3, lr}
 8009478:	f000 f834 	bl	80094e4 <raise>
 800947c:	2001      	movs	r0, #1
 800947e:	f7f9 fbc0 	bl	8002c02 <_exit>

08009482 <_malloc_usable_size_r>:
 8009482:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009486:	1f18      	subs	r0, r3, #4
 8009488:	2b00      	cmp	r3, #0
 800948a:	bfbc      	itt	lt
 800948c:	580b      	ldrlt	r3, [r1, r0]
 800948e:	18c0      	addlt	r0, r0, r3
 8009490:	4770      	bx	lr

08009492 <_raise_r>:
 8009492:	291f      	cmp	r1, #31
 8009494:	b538      	push	{r3, r4, r5, lr}
 8009496:	4605      	mov	r5, r0
 8009498:	460c      	mov	r4, r1
 800949a:	d904      	bls.n	80094a6 <_raise_r+0x14>
 800949c:	2316      	movs	r3, #22
 800949e:	6003      	str	r3, [r0, #0]
 80094a0:	f04f 30ff 	mov.w	r0, #4294967295
 80094a4:	bd38      	pop	{r3, r4, r5, pc}
 80094a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80094a8:	b112      	cbz	r2, 80094b0 <_raise_r+0x1e>
 80094aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094ae:	b94b      	cbnz	r3, 80094c4 <_raise_r+0x32>
 80094b0:	4628      	mov	r0, r5
 80094b2:	f000 f831 	bl	8009518 <_getpid_r>
 80094b6:	4622      	mov	r2, r4
 80094b8:	4601      	mov	r1, r0
 80094ba:	4628      	mov	r0, r5
 80094bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094c0:	f000 b818 	b.w	80094f4 <_kill_r>
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d00a      	beq.n	80094de <_raise_r+0x4c>
 80094c8:	1c59      	adds	r1, r3, #1
 80094ca:	d103      	bne.n	80094d4 <_raise_r+0x42>
 80094cc:	2316      	movs	r3, #22
 80094ce:	6003      	str	r3, [r0, #0]
 80094d0:	2001      	movs	r0, #1
 80094d2:	e7e7      	b.n	80094a4 <_raise_r+0x12>
 80094d4:	2100      	movs	r1, #0
 80094d6:	4620      	mov	r0, r4
 80094d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80094dc:	4798      	blx	r3
 80094de:	2000      	movs	r0, #0
 80094e0:	e7e0      	b.n	80094a4 <_raise_r+0x12>
	...

080094e4 <raise>:
 80094e4:	4b02      	ldr	r3, [pc, #8]	@ (80094f0 <raise+0xc>)
 80094e6:	4601      	mov	r1, r0
 80094e8:	6818      	ldr	r0, [r3, #0]
 80094ea:	f7ff bfd2 	b.w	8009492 <_raise_r>
 80094ee:	bf00      	nop
 80094f0:	20000018 	.word	0x20000018

080094f4 <_kill_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	2300      	movs	r3, #0
 80094f8:	4d06      	ldr	r5, [pc, #24]	@ (8009514 <_kill_r+0x20>)
 80094fa:	4604      	mov	r4, r0
 80094fc:	4608      	mov	r0, r1
 80094fe:	4611      	mov	r1, r2
 8009500:	602b      	str	r3, [r5, #0]
 8009502:	f7f9 fb6e 	bl	8002be2 <_kill>
 8009506:	1c43      	adds	r3, r0, #1
 8009508:	d102      	bne.n	8009510 <_kill_r+0x1c>
 800950a:	682b      	ldr	r3, [r5, #0]
 800950c:	b103      	cbz	r3, 8009510 <_kill_r+0x1c>
 800950e:	6023      	str	r3, [r4, #0]
 8009510:	bd38      	pop	{r3, r4, r5, pc}
 8009512:	bf00      	nop
 8009514:	20000d2c 	.word	0x20000d2c

08009518 <_getpid_r>:
 8009518:	f7f9 bb5c 	b.w	8002bd4 <_getpid>

0800951c <_init>:
 800951c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951e:	bf00      	nop
 8009520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009522:	bc08      	pop	{r3}
 8009524:	469e      	mov	lr, r3
 8009526:	4770      	bx	lr

08009528 <_fini>:
 8009528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952a:	bf00      	nop
 800952c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952e:	bc08      	pop	{r3}
 8009530:	469e      	mov	lr, r3
 8009532:	4770      	bx	lr
