# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_4.srcs/sources_1/new/decoder.vhd"
vhdl xil_defaultlib  "../../../project_4.srcs/sources_1/new/seg7_control.vhd"
vhdl xil_defaultlib  "../../../project_4.srcs/sources_1/new/top.vhd"

# Do not sort compile order
nosort
