<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structmtb__hal__memoryspi__configurator__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">mtb_hal_memoryspi_configurator_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >MemorySPI configurator struct. </p>
<p >This struct allows a configurator to provide block configuration information to the HAL. Because configurator-generated configurations are platform specific, the contents of this struct is subject to change between platforms and/or HAL releases. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a00ae48461afbef08f83aaba7cd84bbec"><td class="memItemLeft" align="right" valign="top"><a id="a00ae48461afbef08f83aaba7cd84bbec" name="a00ae48461afbef08f83aaba7cd84bbec"></a>
SMIF_Type *&#160;</td><td class="memItemRight" valign="bottom"><b>base</b></td></tr>
<tr class="memdesc:a00ae48461afbef08f83aaba7cd84bbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address for the SMIF. <br /></td></tr>
<tr class="separator:a00ae48461afbef08f83aaba7cd84bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227b35a6be52485ae3f9cff8327e46ee"><td class="memItemLeft" align="right" valign="top"><a id="a227b35a6be52485ae3f9cff8327e46ee" name="a227b35a6be52485ae3f9cff8327e46ee"></a>
const cy_stc_smif_config_t *&#160;</td><td class="memItemRight" valign="bottom"><b>config</b></td></tr>
<tr class="memdesc:a227b35a6be52485ae3f9cff8327e46ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDL-level SMIF configuration. <br /></td></tr>
<tr class="separator:a227b35a6be52485ae3f9cff8327e46ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468977167429c1c5af6276a641633d0"><td class="memItemLeft" align="right" valign="top"><a id="a3468977167429c1c5af6276a641633d0" name="a3468977167429c1c5af6276a641633d0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>instNumber</b></td></tr>
<tr class="memdesc:a3468977167429c1c5af6276a641633d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMIF instance number. <br /></td></tr>
<tr class="separator:a3468977167429c1c5af6276a641633d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8d7f2555ccf9a912a4f7b37bfce8fb"><td class="memItemLeft" align="right" valign="top"><a id="a9c8d7f2555ccf9a912a4f7b37bfce8fb" name="a9c8d7f2555ccf9a912a4f7b37bfce8fb"></a>
cy_stc_smif_context_t&#160;</td><td class="memItemRight" valign="bottom"><b>context</b></td></tr>
<tr class="memdesc:a9c8d7f2555ccf9a912a4f7b37bfce8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMIF context for PDL use. <br /></td></tr>
<tr class="separator:a9c8d7f2555ccf9a912a4f7b37bfce8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41bdd809687e4725360c54d3266c9058"><td class="memItemLeft" align="right" valign="top"><a id="a41bdd809687e4725360c54d3266c9058" name="a41bdd809687e4725360c54d3266c9058"></a>
const <a class="el" href="structmtb__hal__clock__t.html">mtb_hal_clock_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>clock</b></td></tr>
<tr class="memdesc:a41bdd809687e4725360c54d3266c9058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default clock to use. <br /></td></tr>
<tr class="separator:a41bdd809687e4725360c54d3266c9058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31f6f962dd86d8953b604316ea906fe"><td class="memItemLeft" align="right" valign="top"><a id="ad31f6f962dd86d8953b604316ea906fe" name="ad31f6f962dd86d8953b604316ea906fe"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><b>csel</b> [4]</td></tr>
<tr class="memdesc:ad31f6f962dd86d8953b604316ea906fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used stus of each chip select. <br /></td></tr>
<tr class="separator:ad31f6f962dd86d8953b604316ea906fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d343ceda455fe1ebd259ad0f6bbf17"><td class="memItemLeft" align="right" valign="top"><a id="ad5d343ceda455fe1ebd259ad0f6bbf17" name="ad5d343ceda455fe1ebd259ad0f6bbf17"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>irqs</b></td></tr>
<tr class="memdesc:ad5d343ceda455fe1ebd259ad0f6bbf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit representation of currently not supported interrupts: Bit 5 : Memory Mode Alignment Error Bit 4 : RX Data FIFO Underflow Bit 3 : TX Command FIFO Overflow Bit 2 : TX Data FIFO Overflow Bit 1 : RX FIFO Level Trigger Bit 0 : TX FIFO Level Trigger. <br /></td></tr>
<tr class="separator:ad5d343ceda455fe1ebd259ad0f6bbf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b454903fe25faa0606a7d6920c24cb5"><td class="memItemLeft" align="right" valign="top"><a id="a2b454903fe25faa0606a7d6920c24cb5" name="a2b454903fe25faa0606a7d6920c24cb5"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>dmas</b></td></tr>
<tr class="memdesc:a2b454903fe25faa0606a7d6920c24cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit representation of DMA triggers activation indicators: Bit 1 : RX Trigger Output activated in configurator Bit 0 : TX Trigger Output activated in configurator. <br /></td></tr>
<tr class="separator:a2b454903fe25faa0606a7d6920c24cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a00ae48461afbef08f83aaba7cd84bbec" name="a00ae48461afbef08f83aaba7cd84bbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ae48461afbef08f83aaba7cd84bbec">&#9670;&nbsp;</a></span>base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SMIF_Type* mtb_hal_memoryspi_configurator_t::base</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address for the SMIF. </p>

</div>
</div>
<a id="a227b35a6be52485ae3f9cff8327e46ee" name="a227b35a6be52485ae3f9cff8327e46ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a227b35a6be52485ae3f9cff8327e46ee">&#9670;&nbsp;</a></span>config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const cy_stc_smif_config_t* mtb_hal_memoryspi_configurator_t::config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDL-level SMIF configuration. </p>

</div>
</div>
<a id="a3468977167429c1c5af6276a641633d0" name="a3468977167429c1c5af6276a641633d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3468977167429c1c5af6276a641633d0">&#9670;&nbsp;</a></span>instNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mtb_hal_memoryspi_configurator_t::instNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMIF instance number. </p>

</div>
</div>
<a id="a9c8d7f2555ccf9a912a4f7b37bfce8fb" name="a9c8d7f2555ccf9a912a4f7b37bfce8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8d7f2555ccf9a912a4f7b37bfce8fb">&#9670;&nbsp;</a></span>context</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">cy_stc_smif_context_t mtb_hal_memoryspi_configurator_t::context</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMIF context for PDL use. </p>

</div>
</div>
<a id="a41bdd809687e4725360c54d3266c9058" name="a41bdd809687e4725360c54d3266c9058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41bdd809687e4725360c54d3266c9058">&#9670;&nbsp;</a></span>clock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structmtb__hal__clock__t.html">mtb_hal_clock_t</a>* mtb_hal_memoryspi_configurator_t::clock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default clock to use. </p>

</div>
</div>
<a id="ad31f6f962dd86d8953b604316ea906fe" name="ad31f6f962dd86d8953b604316ea906fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31f6f962dd86d8953b604316ea906fe">&#9670;&nbsp;</a></span>csel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool mtb_hal_memoryspi_configurator_t::csel[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used stus of each chip select. </p>

</div>
</div>
<a id="ad5d343ceda455fe1ebd259ad0f6bbf17" name="ad5d343ceda455fe1ebd259ad0f6bbf17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d343ceda455fe1ebd259ad0f6bbf17">&#9670;&nbsp;</a></span>irqs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mtb_hal_memoryspi_configurator_t::irqs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit representation of currently not supported interrupts: Bit 5 : Memory Mode Alignment Error Bit 4 : RX Data FIFO Underflow Bit 3 : TX Command FIFO Overflow Bit 2 : TX Data FIFO Overflow Bit 1 : RX FIFO Level Trigger Bit 0 : TX FIFO Level Trigger. </p>

</div>
</div>
<a id="a2b454903fe25faa0606a7d6920c24cb5" name="a2b454903fe25faa0606a7d6920c24cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b454903fe25faa0606a7d6920c24cb5">&#9670;&nbsp;</a></span>dmas</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mtb_hal_memoryspi_configurator_t::dmas</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit representation of DMA triggers activation indicators: Bit 1 : RX Trigger Output activated in configurator Bit 0 : TX Trigger Output activated in configurator. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
