# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu May 16 10:13:13 2019


##### DESIGN INFO #######################################################

Top View:                "TOP_CNT"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                          Requested     Requested     Clock                                     Clock                     Clock
Level     Clock                          Frequency     Period        Type                                      Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       TOP_CNT|CLK_TOP                1.0 MHz       1000.000      inferred                                  Autoconstr_clkgroup_0     6    
1 .         M1|CNT_C_derived_clock       1.0 MHz       1000.000      derived (from TOP_CNT|CLK_TOP)            Autoconstr_clkgroup_0     7    
2 ..          M2|CNT_C_derived_clock     1.0 MHz       1000.000      derived (from M1|CNT_C_derived_clock)     Autoconstr_clkgroup_0     6    
==============================================================================================================================================
