# Details of configurations explore

TBD
## Reference

[1] [Topology and Cache Coherence in Knights Landing and Skylake Xeon Processors](https://www.gotostage.com/channel/fc09cdc9a58a451c8faff813bcfbdd67/recording/a9dca82d9f3941f2aac65ec502eef9ed/watch?tos=true&ticket=eyJhbGciOiJIUzI1NiJ9.eyJzdWIiOiIzNzcwNDYzMjcxODIyOTQ2NTY1IiwiYXVkIjoiMTAxIiwibHMiOiI1ZWQ5YjUzYy1lNGRiLTRmNzItOTIyZi01NGFjMzhkZTQwNTgiLCJvZ24iOiJnKyIsImV4cCI6MTU4NTEyMzcyOSwidHlwZSI6IjEiLCJqdGkiOiIyZGE0NjgxYS00MDI2LTQ0MjMtYWE4ZC04NDgwZjU1MWQzNTgiLCJ0ZW5hbnQiOiIkZGVmYXVsdCIsImxvYSI6MiwidGd0ZXhwIjoxNTg1MTM0MzQ5fQ.Gh1UYbh9ABcjB_2GmiSz9nq9eR76gBrGmWLPL29IBMc)

[2] [xeon-e7-v4-datasheet-vol-2](https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e7-v4-datasheet-vol-2.pdf)