{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654392901768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654392901779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 18:35:01 2022 " "Processing started: Sat Jun 04 18:35:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654392901779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392901779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392901779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654392902544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654392902544 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "serial_driver.sv(64) " "Verilog HDL Event Control warning at serial_driver.sv(64): event expression contains \"\|\" or \"\|\|\"" {  } { { "serial_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/serial_driver.sv" 64 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file serial_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serial_driver " "Found entity 1: serial_driver" {  } { { "serial_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/serial_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n8_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file n8_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n8_driver " "Found entity 1: n8_driver" {  } { { "n8_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/n8_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/clock_divider.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "VGA Buffer/video_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL " "Found entity 1: CLOCK25_PLL" {  } { { "VGA Buffer/CLOCK25_PLL.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/clock25_pll/clock25_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/clock25_pll/clock25_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK25_PLL_0002 " "Found entity 1: CLOCK25_PLL_0002" {  } { { "VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/CLOCK25_PLL/CLOCK25_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga buffer/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga buffer/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA Buffer/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playercontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file playercontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerControl " "Found entity 1: playerControl" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mazememory.v 1 1 " "Found 1 design units, including 1 entities, in source file mazememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mazeMemory " "Found entity 1: mazeMemory" {  } { { "mazeMemory.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadlevel.sv 2 2 " "Found 2 design units, including 2 entities, in source file loadlevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loadLevel " "Found entity 1: loadLevel" {  } { { "loadLevel.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911219 ""} { "Info" "ISGN_ENTITY_NAME" "2 loadLevel_testbench " "Found entity 2: loadLevel_testbench" {  } { { "loadLevel.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadlevel_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file loadlevel_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loadLevel_Control " "Found entity 1: loadLevel_Control" {  } { { "loadLevel_Control.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel_Control.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654392911316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start DE1_SoC.sv(61) " "Verilog HDL or VHDL warning at DE1_SoC.sv(61): object \"start\" assigned a value but never read" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654392911319 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC.sv(24) " "Output port \"HEX0\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC.sv(24) " "Output port \"HEX1\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC.sv(24) " "Output port \"HEX2\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC.sv(24) " "Output port \"HEX3\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC.sv(24) " "Output port \"HEX4\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC.sv(24) " "Output port \"HEX5\" at DE1_SoC.sv(24) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(25) " "Output port \"LEDR\" at DE1_SoC.sv(25) has no driver" {  } { { "VGA Buffer/DE1_SoC.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654392911341 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "VGA Buffer/DE1_SoC.sv" "cdiv" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n8_driver n8_driver:driver " "Elaborating entity \"n8_driver\" for hierarchy \"n8_driver:driver\"" {  } { { "VGA Buffer/DE1_SoC.sv" "driver" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_driver n8_driver:driver\|serial_driver:driver " "Elaborating entity \"serial_driver\" for hierarchy \"n8_driver:driver\|serial_driver:driver\"" {  } { { "n8_driver.sv" "driver" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/n8_driver.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 serial_driver.sv(77) " "Verilog HDL assignment warning at serial_driver.sv(77): truncated value with size 32 to match size of target (15)" {  } { { "serial_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/serial_driver.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911403 "|DE1_SoC|n8_driver:driver|serial_driver:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 serial_driver.sv(84) " "Verilog HDL assignment warning at serial_driver.sv(84): truncated value with size 32 to match size of target (9)" {  } { { "serial_driver.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/serial_driver.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911403 "|DE1_SoC|n8_driver:driver|serial_driver:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerControl playerControl:player_unit " "Elaborating entity \"playerControl\" for hierarchy \"playerControl:player_unit\"" {  } { { "VGA Buffer/DE1_SoC.sv" "player_unit" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inputReg playerControl.sv(24) " "Verilog HDL or VHDL warning at playerControl.sv(24): object \"inputReg\" assigned a value but never read" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 playerControl.sv(41) " "Verilog HDL assignment warning at playerControl.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 playerControl.sv(42) " "Verilog HDL assignment warning at playerControl.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 playerControl.sv(45) " "Verilog HDL assignment warning at playerControl.sv(45): truncated value with size 32 to match size of target (9)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 playerControl.sv(46) " "Verilog HDL assignment warning at playerControl.sv(46): truncated value with size 32 to match size of target (9)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerControl.sv(49) " "Verilog HDL assignment warning at playerControl.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerControl.sv(50) " "Verilog HDL assignment warning at playerControl.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerControl.sv(53) " "Verilog HDL assignment warning at playerControl.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerControl.sv(54) " "Verilog HDL assignment warning at playerControl.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "playerControl.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/playerControl.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911426 "|DE1_SoC|playerControl:player_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadLevel loadLevel:load " "Elaborating entity \"loadLevel\" for hierarchy \"loadLevel:load\"" {  } { { "VGA Buffer/DE1_SoC.sv" "load" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/VGA Buffer/DE1_SoC.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadLevel_Control loadLevel:load\|loadLevel_Control:control_unit " "Elaborating entity \"loadLevel_Control\" for hierarchy \"loadLevel:load\|loadLevel_Control:control_unit\"" {  } { { "loadLevel.sv" "control_unit" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 loadLevel_Control.sv(52) " "Verilog HDL assignment warning at loadLevel_Control.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "loadLevel_Control.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel_Control.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911468 "|DE1_SoC|loadLevel:load|loadLevel_Control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loadLevel_Control.sv(58) " "Verilog HDL assignment warning at loadLevel_Control.sv(58): truncated value with size 32 to match size of target (7)" {  } { { "loadLevel_Control.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel_Control.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911468 "|DE1_SoC|loadLevel:load|loadLevel_Control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 loadLevel_Control.sv(59) " "Verilog HDL assignment warning at loadLevel_Control.sv(59): truncated value with size 32 to match size of target (7)" {  } { { "loadLevel_Control.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel_Control.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911468 "|DE1_SoC|loadLevel:load|loadLevel_Control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 loadLevel_Control.sv(61) " "Verilog HDL assignment warning at loadLevel_Control.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "loadLevel_Control.sv" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel_Control.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654392911468 "|DE1_SoC|loadLevel:load|loadLevel_Control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mazeMemory loadLevel:load\|mazeMemory:mem_unit " "Elaborating entity \"mazeMemory\" for hierarchy \"loadLevel:load\|mazeMemory:mem_unit\"" {  } { { "loadLevel.sv" "mem_unit" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/loadLevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\"" {  } { { "mazeMemory.v" "altsyncram_component" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeMemory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\"" {  } { { "mazeMemory.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeMemory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mazeData.mif " "Parameter \"init_file\" = \"mazeData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 120 " "Parameter \"numwords_a\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 120 " "Parameter \"numwords_b\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 80 " "Parameter \"width_a\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 80 " "Parameter \"width_b\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654392911528 ""}  } { { "mazeMemory.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeMemory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654392911528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nib2 " "Found entity 1: altsyncram_nib2" {  } { { "db/altsyncram_nib2.tdf" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/db/altsyncram_nib2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654392911588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nib2 loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\|altsyncram_nib2:auto_generated " "Elaborating entity \"altsyncram_nib2\" for hierarchy \"loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\|altsyncram_nib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911588 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "mazeData.mif 56 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"mazeData.mif\" contains illegal syntax at line 56" {  } { { "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeData.mif" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeData.mif" 56 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1654392911596 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "mazeData.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File mazeData.mif -- setting all initial values to 0" {  } { { "mazeMemory.v" "" { Text "C:/Users/corbd/Documents/GitHub/ECE-371-Lab-6/mazeMemory.v" 94 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1654392911597 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\|altsyncram_nib2:auto_generated " "Can't elaborate user hierarchy \"loadLevel:load\|mazeMemory:mem_unit\|altsyncram:altsyncram_component\|altsyncram_nib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654392911634 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654392911724 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 04 18:35:11 2022 " "Processing ended: Sat Jun 04 18:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654392911724 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654392911724 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654392911724 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654392911724 ""}
