|TOP_LVL
VGA_VS <= VgaVS.DB_MAX_OUTPUT_PORT_TYPE
clk => VGA_Controller:inst13.clk
clk => dynamic_object_priority_mux:inst6.clk
clk => square_object:inst9.clk
clk => spaceship_move:inst3.clk
clk => square_object:inst11.clk
clk => missile_move:inst12.clk
clk => Keyboard:inst5.clk
clk => collision_detector:inst2.clk
clk => square_object:inst8.clk
clk => space_object_move:inst1.clk
clk => enemy_generator:inst7.clk
clk => ALL_TIME:inst4.clk
clk => TOP_KBD_DEMOALL:inst10.clk
resetN => VGA_Controller:inst13.resetN
resetN => dynamic_object_priority_mux:inst6.resetN
resetN => square_object:inst9.resetN
resetN => spaceship_move:inst3.resetN
resetN => square_object:inst11.resetN
resetN => missile_move:inst12.resetN
resetN => Keyboard:inst5.resetN
resetN => collision_detector:inst2.resetN
resetN => square_object:inst8.resetN
resetN => space_object_move:inst1.resetN
resetN => enemy_generator:inst7.resetN
resetN => ALL_TIME:inst4.resetN
resetN => TOP_KBD_DEMOALL:inst10.resetN
PS2_CLK => Keyboard:inst5.PS2_CLK
PS2_CLK => TOP_KBD_DEMOALL:inst10.PS2_CLK
PS2_DAT => Keyboard:inst5.PS2_DAT
PS2_DAT => TOP_KBD_DEMOALL:inst10.PS2_DAT
VGA_HS <= VgaHS.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= vgaClk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= vgaBlinkN.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= VgaSyncN.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VgaB[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VgaB[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VgaB[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VgaB[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VgaB[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VgaB[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VgaB[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VgaB[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VgaG[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VgaG[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VgaG[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VgaG[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VgaG[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VgaG[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VgaG[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VgaG[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VgaR[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VgaR[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VgaR[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VgaR[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VgaR[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VgaR[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VgaR[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VgaR[7].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|VGA_Controller:inst13
Red[0] => oVGA_R[0].DATAIN
Red[1] => oVGA_R[1].DATAIN
Red[2] => oVGA_R[2].DATAIN
Red[3] => oVGA_R[3].DATAIN
Red[4] => oVGA_R[4].DATAIN
Red[5] => oVGA_R[5].DATAIN
Red[6] => oVGA_R[6].DATAIN
Red[7] => oVGA_R[7].DATAIN
Green[0] => oVGA_G[0].DATAIN
Green[1] => oVGA_G[1].DATAIN
Green[2] => oVGA_G[2].DATAIN
Green[3] => oVGA_G[3].DATAIN
Green[4] => oVGA_G[4].DATAIN
Green[5] => oVGA_G[5].DATAIN
Green[6] => oVGA_G[6].DATAIN
Green[7] => oVGA_G[7].DATAIN
Blue[0] => oVGA_B[0].DATAIN
Blue[1] => oVGA_B[1].DATAIN
Blue[2] => oVGA_B[2].DATAIN
Blue[3] => oVGA_B[3].DATAIN
Blue[4] => oVGA_B[4].DATAIN
Blue[5] => oVGA_B[5].DATAIN
Blue[6] => oVGA_B[6].DATAIN
Blue[7] => oVGA_B[7].DATAIN
PixelX[0] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[1] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[2] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[3] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[4] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[5] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[6] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[7] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[8] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[9] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelX[10] <= PixelX.DB_MAX_OUTPUT_PORT_TYPE
PixelY[0] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[1] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[2] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[3] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[4] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[5] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[6] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[7] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[8] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[9] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
PixelY[10] <= PixelY.DB_MAX_OUTPUT_PORT_TYPE
StartOfFrame <= VGA_VS_pulse.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= Red[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= Red[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= Red[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= Red[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= Red[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= Red[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= Red[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= Red[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= Green[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= Green[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= Green[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= Green[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= Green[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= Green[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= Green[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= Green[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= Blue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= Blue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= Blue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= Blue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= Blue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= Blue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= Blue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= Blue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= clk.DB_MAX_OUTPUT_PORT_TYPE
clk => VGA_VS_d.CLK
clk => oVGA_HS~reg0.CLK
clk => H_Cont[0].CLK
clk => H_Cont[1].CLK
clk => H_Cont[2].CLK
clk => H_Cont[3].CLK
clk => H_Cont[4].CLK
clk => H_Cont[5].CLK
clk => H_Cont[6].CLK
clk => H_Cont[7].CLK
clk => H_Cont[8].CLK
clk => H_Cont[9].CLK
clk => H_Cont[10].CLK
clk => clk_25.CLK
clk => oVGA_CLOCK.DATAIN
resetN => oVGA_HS~reg0.PRESET
resetN => H_Cont[0].ACLR
resetN => H_Cont[1].ACLR
resetN => H_Cont[2].ACLR
resetN => H_Cont[3].ACLR
resetN => H_Cont[4].ACLR
resetN => H_Cont[5].ACLR
resetN => H_Cont[6].ACLR
resetN => H_Cont[7].ACLR
resetN => H_Cont[8].ACLR
resetN => H_Cont[9].ACLR
resetN => H_Cont[10].ACLR
resetN => oVGA_VS~reg0.PRESET
resetN => V_Cont[0].ACLR
resetN => V_Cont[1].ACLR
resetN => V_Cont[2].ACLR
resetN => V_Cont[3].ACLR
resetN => V_Cont[4].ACLR
resetN => V_Cont[5].ACLR
resetN => V_Cont[6].ACLR
resetN => V_Cont[7].ACLR
resetN => V_Cont[8].ACLR
resetN => V_Cont[9].ACLR
resetN => V_Cont[10].ACLR
resetN => clk_25.ACLR
resetN => VGA_VS_d.ACLR


|TOP_LVL|dynamic_object_priority_mux:inst6
clk => tmpRGB[0].CLK
clk => tmpRGB[1].CLK
clk => tmpRGB[2].CLK
clk => tmpRGB[3].CLK
clk => tmpRGB[4].CLK
clk => tmpRGB[5].CLK
clk => tmpRGB[6].CLK
clk => tmpRGB[7].CLK
resetN => tmpRGB[0].ACLR
resetN => tmpRGB[1].ACLR
resetN => tmpRGB[2].ACLR
resetN => tmpRGB[3].ACLR
resetN => tmpRGB[4].ACLR
resetN => tmpRGB[5].ACLR
resetN => tmpRGB[6].ACLR
resetN => tmpRGB[7].ACLR
backGroundRGB[0] => tmpRGB.DATAA
backGroundRGB[1] => tmpRGB.DATAA
backGroundRGB[2] => tmpRGB.DATAA
backGroundRGB[3] => tmpRGB.DATAA
backGroundRGB[4] => tmpRGB.DATAA
backGroundRGB[5] => tmpRGB.DATAA
backGroundRGB[6] => tmpRGB.DATAA
backGroundRGB[7] => tmpRGB.DATAA
playerRGB[0] => tmpRGB.DATAB
playerRGB[1] => tmpRGB.DATAB
playerRGB[2] => tmpRGB.DATAB
playerRGB[3] => tmpRGB.DATAB
playerRGB[4] => tmpRGB.DATAB
playerRGB[5] => tmpRGB.DATAB
playerRGB[6] => tmpRGB.DATAB
playerRGB[7] => tmpRGB.DATAB
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
PlayerDrawingRequest => tmpRGB.OUTPUTSELECT
missileRGB[0] => tmpRGB.DATAB
missileRGB[1] => tmpRGB.DATAB
missileRGB[2] => tmpRGB.DATAB
missileRGB[3] => tmpRGB.DATAB
missileRGB[4] => tmpRGB.DATAB
missileRGB[5] => tmpRGB.DATAB
missileRGB[6] => tmpRGB.DATAB
missileRGB[7] => tmpRGB.DATAB
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
MissileDrawingRequest => tmpRGB.OUTPUTSELECT
monsterRGB[0] => tmpRGB.DATAB
monsterRGB[1] => tmpRGB.DATAB
monsterRGB[2] => tmpRGB.DATAB
monsterRGB[3] => tmpRGB.DATAB
monsterRGB[4] => tmpRGB.DATAB
monsterRGB[5] => tmpRGB.DATAB
monsterRGB[6] => tmpRGB.DATAB
monsterRGB[7] => tmpRGB.DATAB
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
MonsterDrawingRequest => tmpRGB.OUTPUTSELECT
scoreRGB[0] => tmpRGB.DATAB
scoreRGB[1] => tmpRGB.DATAB
scoreRGB[2] => tmpRGB.DATAB
scoreRGB[3] => tmpRGB.DATAB
scoreRGB[4] => tmpRGB.DATAB
scoreRGB[5] => tmpRGB.DATAB
scoreRGB[6] => tmpRGB.DATAB
scoreRGB[7] => tmpRGB.DATAB
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
scoreDrawingRequest => tmpRGB.OUTPUTSELECT
redOut[0] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[1] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[2] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[3] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[4] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[5] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
redOut[6] <= tmpRGB[6].DB_MAX_OUTPUT_PORT_TYPE
redOut[7] <= tmpRGB[7].DB_MAX_OUTPUT_PORT_TYPE
greenOut[0] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[1] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[2] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[3] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[4] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[5] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
greenOut[6] <= tmpRGB[3].DB_MAX_OUTPUT_PORT_TYPE
greenOut[7] <= tmpRGB[4].DB_MAX_OUTPUT_PORT_TYPE
blueOut[0] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[1] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[2] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[3] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[4] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[5] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[6] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
blueOut[7] <= tmpRGB[1].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|square_object:inst9
clk => offsetY[0]~reg0.CLK
clk => offsetY[1]~reg0.CLK
clk => offsetY[2]~reg0.CLK
clk => offsetY[3]~reg0.CLK
clk => offsetY[4]~reg0.CLK
clk => offsetY[5]~reg0.CLK
clk => offsetY[6]~reg0.CLK
clk => offsetY[7]~reg0.CLK
clk => offsetY[8]~reg0.CLK
clk => offsetY[9]~reg0.CLK
clk => offsetY[10]~reg0.CLK
clk => offsetX[0]~reg0.CLK
clk => offsetX[1]~reg0.CLK
clk => offsetX[2]~reg0.CLK
clk => offsetX[3]~reg0.CLK
clk => offsetX[4]~reg0.CLK
clk => offsetX[5]~reg0.CLK
clk => offsetX[6]~reg0.CLK
clk => offsetX[7]~reg0.CLK
clk => offsetX[8]~reg0.CLK
clk => offsetX[9]~reg0.CLK
clk => offsetX[10]~reg0.CLK
clk => drawingRequest~reg0.CLK
clk => RGBout[0]~reg0.CLK
clk => RGBout[1]~reg0.CLK
clk => RGBout[2]~reg0.CLK
clk => RGBout[3]~reg0.CLK
clk => RGBout[4]~reg0.CLK
clk => RGBout[5]~reg0.CLK
clk => RGBout[6]~reg0.CLK
clk => RGBout[7]~reg0.CLK
resetN => drawingRequest~reg0.ACLR
resetN => RGBout[0]~reg0.ACLR
resetN => RGBout[1]~reg0.ACLR
resetN => RGBout[2]~reg0.ACLR
resetN => RGBout[3]~reg0.ACLR
resetN => RGBout[4]~reg0.ACLR
resetN => RGBout[5]~reg0.ACLR
resetN => RGBout[6]~reg0.ACLR
resetN => RGBout[7]~reg0.ACLR
resetN => offsetY[0]~reg0.ENA
resetN => offsetX[10]~reg0.ENA
resetN => offsetX[9]~reg0.ENA
resetN => offsetX[8]~reg0.ENA
resetN => offsetX[7]~reg0.ENA
resetN => offsetX[6]~reg0.ENA
resetN => offsetX[5]~reg0.ENA
resetN => offsetX[4]~reg0.ENA
resetN => offsetX[3]~reg0.ENA
resetN => offsetX[2]~reg0.ENA
resetN => offsetX[1]~reg0.ENA
resetN => offsetX[0]~reg0.ENA
resetN => offsetY[10]~reg0.ENA
resetN => offsetY[9]~reg0.ENA
resetN => offsetY[8]~reg0.ENA
resetN => offsetY[7]~reg0.ENA
resetN => offsetY[6]~reg0.ENA
resetN => offsetY[5]~reg0.ENA
resetN => offsetY[4]~reg0.ENA
resetN => offsetY[3]~reg0.ENA
resetN => offsetY[2]~reg0.ENA
resetN => offsetY[1]~reg0.ENA
pixelX[0] => LessThan0.IN11
pixelX[0] => LessThan1.IN52
pixelX[0] => Add2.IN22
pixelX[1] => LessThan0.IN10
pixelX[1] => LessThan1.IN51
pixelX[1] => Add2.IN21
pixelX[2] => LessThan0.IN9
pixelX[2] => LessThan1.IN50
pixelX[2] => Add2.IN20
pixelX[3] => LessThan0.IN8
pixelX[3] => LessThan1.IN49
pixelX[3] => Add2.IN19
pixelX[4] => LessThan0.IN7
pixelX[4] => LessThan1.IN48
pixelX[4] => Add2.IN18
pixelX[5] => LessThan0.IN6
pixelX[5] => LessThan1.IN47
pixelX[5] => Add2.IN17
pixelX[6] => LessThan0.IN5
pixelX[6] => LessThan1.IN46
pixelX[6] => Add2.IN16
pixelX[7] => LessThan0.IN4
pixelX[7] => LessThan1.IN45
pixelX[7] => Add2.IN15
pixelX[8] => LessThan0.IN3
pixelX[8] => LessThan1.IN44
pixelX[8] => Add2.IN14
pixelX[9] => LessThan0.IN2
pixelX[9] => LessThan1.IN43
pixelX[9] => Add2.IN13
pixelX[10] => LessThan0.IN1
pixelX[10] => LessThan1.IN42
pixelX[10] => Add2.IN12
pixelY[0] => LessThan2.IN11
pixelY[0] => LessThan3.IN52
pixelY[0] => Add3.IN22
pixelY[1] => LessThan2.IN10
pixelY[1] => LessThan3.IN51
pixelY[1] => Add3.IN21
pixelY[2] => LessThan2.IN9
pixelY[2] => LessThan3.IN50
pixelY[2] => Add3.IN20
pixelY[3] => LessThan2.IN8
pixelY[3] => LessThan3.IN49
pixelY[3] => Add3.IN19
pixelY[4] => LessThan2.IN7
pixelY[4] => LessThan3.IN48
pixelY[4] => Add3.IN18
pixelY[5] => LessThan2.IN6
pixelY[5] => LessThan3.IN47
pixelY[5] => Add3.IN17
pixelY[6] => LessThan2.IN5
pixelY[6] => LessThan3.IN46
pixelY[6] => Add3.IN16
pixelY[7] => LessThan2.IN4
pixelY[7] => LessThan3.IN45
pixelY[7] => Add3.IN15
pixelY[8] => LessThan2.IN3
pixelY[8] => LessThan3.IN44
pixelY[8] => Add3.IN14
pixelY[9] => LessThan2.IN2
pixelY[9] => LessThan3.IN43
pixelY[9] => Add3.IN13
pixelY[10] => LessThan2.IN1
pixelY[10] => LessThan3.IN42
pixelY[10] => Add3.IN12
topLeftX[0] => LessThan0.IN22
topLeftX[0] => LessThan1.IN54
topLeftX[0] => Add2.IN11
topLeftX[1] => LessThan0.IN21
topLeftX[1] => LessThan1.IN53
topLeftX[1] => Add2.IN10
topLeftX[2] => Add0.IN18
topLeftX[2] => LessThan0.IN20
topLeftX[2] => Add2.IN9
topLeftX[3] => Add0.IN17
topLeftX[3] => LessThan0.IN19
topLeftX[3] => Add2.IN8
topLeftX[4] => Add0.IN16
topLeftX[4] => LessThan0.IN18
topLeftX[4] => Add2.IN7
topLeftX[5] => Add0.IN15
topLeftX[5] => LessThan0.IN17
topLeftX[5] => Add2.IN6
topLeftX[6] => Add0.IN14
topLeftX[6] => LessThan0.IN16
topLeftX[6] => Add2.IN5
topLeftX[7] => Add0.IN13
topLeftX[7] => LessThan0.IN15
topLeftX[7] => Add2.IN4
topLeftX[8] => Add0.IN12
topLeftX[8] => LessThan0.IN14
topLeftX[8] => Add2.IN3
topLeftX[9] => Add0.IN11
topLeftX[9] => LessThan0.IN13
topLeftX[9] => Add2.IN2
topLeftX[10] => Add0.IN10
topLeftX[10] => LessThan0.IN12
topLeftX[10] => Add2.IN1
topLeftY[0] => LessThan2.IN22
topLeftY[0] => LessThan3.IN54
topLeftY[0] => Add3.IN11
topLeftY[1] => LessThan2.IN21
topLeftY[1] => LessThan3.IN53
topLeftY[1] => Add3.IN10
topLeftY[2] => Add1.IN18
topLeftY[2] => LessThan2.IN20
topLeftY[2] => Add3.IN9
topLeftY[3] => Add1.IN17
topLeftY[3] => LessThan2.IN19
topLeftY[3] => Add3.IN8
topLeftY[4] => Add1.IN16
topLeftY[4] => LessThan2.IN18
topLeftY[4] => Add3.IN7
topLeftY[5] => Add1.IN15
topLeftY[5] => LessThan2.IN17
topLeftY[5] => Add3.IN6
topLeftY[6] => Add1.IN14
topLeftY[6] => LessThan2.IN16
topLeftY[6] => Add3.IN5
topLeftY[7] => Add1.IN13
topLeftY[7] => LessThan2.IN15
topLeftY[7] => Add3.IN4
topLeftY[8] => Add1.IN12
topLeftY[8] => LessThan2.IN14
topLeftY[8] => Add3.IN3
topLeftY[9] => Add1.IN11
topLeftY[9] => LessThan2.IN13
topLeftY[9] => Add3.IN2
topLeftY[10] => Add1.IN10
topLeftY[10] => LessThan2.IN12
topLeftY[10] => Add3.IN1
offsetX[0] <= offsetX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[1] <= offsetX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[2] <= offsetX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[3] <= offsetX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[4] <= offsetX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[5] <= offsetX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[6] <= offsetX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[7] <= offsetX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[8] <= offsetX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[9] <= offsetX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[10] <= offsetX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[0] <= offsetY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[1] <= offsetY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[2] <= offsetY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[3] <= offsetY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[4] <= offsetY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[5] <= offsetY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[6] <= offsetY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[7] <= offsetY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[8] <= offsetY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[9] <= offsetY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[10] <= offsetY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawingRequest <= drawingRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[0] <= RGBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[1] <= RGBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[2] <= RGBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[3] <= RGBout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[4] <= RGBout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[5] <= RGBout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[6] <= RGBout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[7] <= RGBout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|spaceship_move:inst3
clk => topLeftX_tmp[1].CLK
clk => topLeftX_tmp[2].CLK
clk => topLeftX_tmp[3].CLK
clk => topLeftX_tmp[4].CLK
clk => topLeftX_tmp[5].CLK
clk => topLeftX_tmp[6].CLK
clk => topLeftX_tmp[7].CLK
clk => topLeftX_tmp[8].CLK
clk => topLeftX_tmp[9].CLK
clk => topLeftX_tmp[10].CLK
clk => topLeftX_tmp[11].CLK
clk => topLeftX_tmp[12].CLK
clk => topLeftX_tmp[13].CLK
clk => topLeftX_tmp[14].CLK
clk => topLeftX_tmp[15].CLK
clk => topLeftX_tmp[16].CLK
clk => topLeftX_tmp[17].CLK
clk => topLeftX_tmp[18].CLK
clk => topLeftX_tmp[19].CLK
clk => topLeftX_tmp[20].CLK
clk => topLeftX_tmp[21].CLK
clk => topLeftX_tmp[22].CLK
clk => topLeftX_tmp[23].CLK
clk => topLeftX_tmp[24].CLK
clk => topLeftX_tmp[25].CLK
clk => topLeftX_tmp[26].CLK
clk => topLeftX_tmp[27].CLK
clk => topLeftX_tmp[28].CLK
clk => topLeftX_tmp[29].CLK
clk => topLeftX_tmp[30].CLK
clk => topLeftX_tmp[31].CLK
resetN => topLeftX_tmp[1].ACLR
resetN => topLeftX_tmp[2].ACLR
resetN => topLeftX_tmp[3].ACLR
resetN => topLeftX_tmp[4].ACLR
resetN => topLeftX_tmp[5].ACLR
resetN => topLeftX_tmp[6].ACLR
resetN => topLeftX_tmp[7].ACLR
resetN => topLeftX_tmp[8].ACLR
resetN => topLeftX_tmp[9].ACLR
resetN => topLeftX_tmp[10].ACLR
resetN => topLeftX_tmp[11].ACLR
resetN => topLeftX_tmp[12].PRESET
resetN => topLeftX_tmp[13].ACLR
resetN => topLeftX_tmp[14].ACLR
resetN => topLeftX_tmp[15].ACLR
resetN => topLeftX_tmp[16].ACLR
resetN => topLeftX_tmp[17].ACLR
resetN => topLeftX_tmp[18].ACLR
resetN => topLeftX_tmp[19].ACLR
resetN => topLeftX_tmp[20].ACLR
resetN => topLeftX_tmp[21].ACLR
resetN => topLeftX_tmp[22].ACLR
resetN => topLeftX_tmp[23].ACLR
resetN => topLeftX_tmp[24].ACLR
resetN => topLeftX_tmp[25].ACLR
resetN => topLeftX_tmp[26].ACLR
resetN => topLeftX_tmp[27].ACLR
resetN => topLeftX_tmp[28].ACLR
resetN => topLeftX_tmp[29].ACLR
resetN => topLeftX_tmp[30].ACLR
resetN => topLeftX_tmp[31].ACLR
startOfFrame => topLeftX_tmp[31].ENA
startOfFrame => topLeftX_tmp[30].ENA
startOfFrame => topLeftX_tmp[29].ENA
startOfFrame => topLeftX_tmp[28].ENA
startOfFrame => topLeftX_tmp[27].ENA
startOfFrame => topLeftX_tmp[26].ENA
startOfFrame => topLeftX_tmp[25].ENA
startOfFrame => topLeftX_tmp[24].ENA
startOfFrame => topLeftX_tmp[23].ENA
startOfFrame => topLeftX_tmp[22].ENA
startOfFrame => topLeftX_tmp[21].ENA
startOfFrame => topLeftX_tmp[20].ENA
startOfFrame => topLeftX_tmp[19].ENA
startOfFrame => topLeftX_tmp[18].ENA
startOfFrame => topLeftX_tmp[17].ENA
startOfFrame => topLeftX_tmp[16].ENA
startOfFrame => topLeftX_tmp[15].ENA
startOfFrame => topLeftX_tmp[14].ENA
startOfFrame => topLeftX_tmp[13].ENA
startOfFrame => topLeftX_tmp[12].ENA
startOfFrame => topLeftX_tmp[11].ENA
startOfFrame => topLeftX_tmp[10].ENA
startOfFrame => topLeftX_tmp[9].ENA
startOfFrame => topLeftX_tmp[8].ENA
startOfFrame => topLeftX_tmp[7].ENA
startOfFrame => topLeftX_tmp[6].ENA
startOfFrame => topLeftX_tmp[5].ENA
startOfFrame => topLeftX_tmp[4].ENA
startOfFrame => topLeftX_tmp[3].ENA
startOfFrame => topLeftX_tmp[2].ENA
startOfFrame => topLeftX_tmp[1].ENA
X_direction[0] => Equal0.IN0
X_direction[0] => Equal1.IN1
X_direction[1] => Equal0.IN1
X_direction[1] => Equal1.IN0
spaceship_topLeftX[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftX[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
spaceship_topLeftY[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|square_object:inst11
clk => offsetY[0]~reg0.CLK
clk => offsetY[1]~reg0.CLK
clk => offsetY[2]~reg0.CLK
clk => offsetY[3]~reg0.CLK
clk => offsetY[4]~reg0.CLK
clk => offsetY[5]~reg0.CLK
clk => offsetY[6]~reg0.CLK
clk => offsetY[7]~reg0.CLK
clk => offsetY[8]~reg0.CLK
clk => offsetY[9]~reg0.CLK
clk => offsetY[10]~reg0.CLK
clk => offsetX[0]~reg0.CLK
clk => offsetX[1]~reg0.CLK
clk => offsetX[2]~reg0.CLK
clk => offsetX[3]~reg0.CLK
clk => offsetX[4]~reg0.CLK
clk => offsetX[5]~reg0.CLK
clk => offsetX[6]~reg0.CLK
clk => offsetX[7]~reg0.CLK
clk => offsetX[8]~reg0.CLK
clk => offsetX[9]~reg0.CLK
clk => offsetX[10]~reg0.CLK
clk => drawingRequest~reg0.CLK
clk => RGBout[0]~reg0.CLK
clk => RGBout[1]~reg0.CLK
clk => RGBout[2]~reg0.CLK
clk => RGBout[3]~reg0.CLK
clk => RGBout[4]~reg0.CLK
clk => RGBout[5]~reg0.CLK
clk => RGBout[6]~reg0.CLK
clk => RGBout[7]~reg0.CLK
resetN => drawingRequest~reg0.ACLR
resetN => RGBout[0]~reg0.ACLR
resetN => RGBout[1]~reg0.ACLR
resetN => RGBout[2]~reg0.ACLR
resetN => RGBout[3]~reg0.ACLR
resetN => RGBout[4]~reg0.ACLR
resetN => RGBout[5]~reg0.ACLR
resetN => RGBout[6]~reg0.ACLR
resetN => RGBout[7]~reg0.ACLR
resetN => offsetY[0]~reg0.ENA
resetN => offsetX[10]~reg0.ENA
resetN => offsetX[9]~reg0.ENA
resetN => offsetX[8]~reg0.ENA
resetN => offsetX[7]~reg0.ENA
resetN => offsetX[6]~reg0.ENA
resetN => offsetX[5]~reg0.ENA
resetN => offsetX[4]~reg0.ENA
resetN => offsetX[3]~reg0.ENA
resetN => offsetX[2]~reg0.ENA
resetN => offsetX[1]~reg0.ENA
resetN => offsetX[0]~reg0.ENA
resetN => offsetY[10]~reg0.ENA
resetN => offsetY[9]~reg0.ENA
resetN => offsetY[8]~reg0.ENA
resetN => offsetY[7]~reg0.ENA
resetN => offsetY[6]~reg0.ENA
resetN => offsetY[5]~reg0.ENA
resetN => offsetY[4]~reg0.ENA
resetN => offsetY[3]~reg0.ENA
resetN => offsetY[2]~reg0.ENA
resetN => offsetY[1]~reg0.ENA
pixelX[0] => LessThan0.IN11
pixelX[0] => LessThan1.IN52
pixelX[0] => Add2.IN22
pixelX[1] => LessThan0.IN10
pixelX[1] => LessThan1.IN51
pixelX[1] => Add2.IN21
pixelX[2] => LessThan0.IN9
pixelX[2] => LessThan1.IN50
pixelX[2] => Add2.IN20
pixelX[3] => LessThan0.IN8
pixelX[3] => LessThan1.IN49
pixelX[3] => Add2.IN19
pixelX[4] => LessThan0.IN7
pixelX[4] => LessThan1.IN48
pixelX[4] => Add2.IN18
pixelX[5] => LessThan0.IN6
pixelX[5] => LessThan1.IN47
pixelX[5] => Add2.IN17
pixelX[6] => LessThan0.IN5
pixelX[6] => LessThan1.IN46
pixelX[6] => Add2.IN16
pixelX[7] => LessThan0.IN4
pixelX[7] => LessThan1.IN45
pixelX[7] => Add2.IN15
pixelX[8] => LessThan0.IN3
pixelX[8] => LessThan1.IN44
pixelX[8] => Add2.IN14
pixelX[9] => LessThan0.IN2
pixelX[9] => LessThan1.IN43
pixelX[9] => Add2.IN13
pixelX[10] => LessThan0.IN1
pixelX[10] => LessThan1.IN42
pixelX[10] => Add2.IN12
pixelY[0] => LessThan2.IN11
pixelY[0] => LessThan3.IN52
pixelY[0] => Add3.IN22
pixelY[1] => LessThan2.IN10
pixelY[1] => LessThan3.IN51
pixelY[1] => Add3.IN21
pixelY[2] => LessThan2.IN9
pixelY[2] => LessThan3.IN50
pixelY[2] => Add3.IN20
pixelY[3] => LessThan2.IN8
pixelY[3] => LessThan3.IN49
pixelY[3] => Add3.IN19
pixelY[4] => LessThan2.IN7
pixelY[4] => LessThan3.IN48
pixelY[4] => Add3.IN18
pixelY[5] => LessThan2.IN6
pixelY[5] => LessThan3.IN47
pixelY[5] => Add3.IN17
pixelY[6] => LessThan2.IN5
pixelY[6] => LessThan3.IN46
pixelY[6] => Add3.IN16
pixelY[7] => LessThan2.IN4
pixelY[7] => LessThan3.IN45
pixelY[7] => Add3.IN15
pixelY[8] => LessThan2.IN3
pixelY[8] => LessThan3.IN44
pixelY[8] => Add3.IN14
pixelY[9] => LessThan2.IN2
pixelY[9] => LessThan3.IN43
pixelY[9] => Add3.IN13
pixelY[10] => LessThan2.IN1
pixelY[10] => LessThan3.IN42
pixelY[10] => Add3.IN12
topLeftX[0] => LessThan0.IN22
topLeftX[0] => LessThan1.IN54
topLeftX[0] => Add2.IN11
topLeftX[1] => LessThan0.IN21
topLeftX[1] => LessThan1.IN53
topLeftX[1] => Add2.IN10
topLeftX[2] => Add0.IN18
topLeftX[2] => LessThan0.IN20
topLeftX[2] => Add2.IN9
topLeftX[3] => Add0.IN17
topLeftX[3] => LessThan0.IN19
topLeftX[3] => Add2.IN8
topLeftX[4] => Add0.IN16
topLeftX[4] => LessThan0.IN18
topLeftX[4] => Add2.IN7
topLeftX[5] => Add0.IN15
topLeftX[5] => LessThan0.IN17
topLeftX[5] => Add2.IN6
topLeftX[6] => Add0.IN14
topLeftX[6] => LessThan0.IN16
topLeftX[6] => Add2.IN5
topLeftX[7] => Add0.IN13
topLeftX[7] => LessThan0.IN15
topLeftX[7] => Add2.IN4
topLeftX[8] => Add0.IN12
topLeftX[8] => LessThan0.IN14
topLeftX[8] => Add2.IN3
topLeftX[9] => Add0.IN11
topLeftX[9] => LessThan0.IN13
topLeftX[9] => Add2.IN2
topLeftX[10] => Add0.IN10
topLeftX[10] => LessThan0.IN12
topLeftX[10] => Add2.IN1
topLeftY[0] => LessThan2.IN22
topLeftY[0] => LessThan3.IN54
topLeftY[0] => Add3.IN11
topLeftY[1] => LessThan2.IN21
topLeftY[1] => LessThan3.IN53
topLeftY[1] => Add3.IN10
topLeftY[2] => Add1.IN18
topLeftY[2] => LessThan2.IN20
topLeftY[2] => Add3.IN9
topLeftY[3] => Add1.IN17
topLeftY[3] => LessThan2.IN19
topLeftY[3] => Add3.IN8
topLeftY[4] => Add1.IN16
topLeftY[4] => LessThan2.IN18
topLeftY[4] => Add3.IN7
topLeftY[5] => Add1.IN15
topLeftY[5] => LessThan2.IN17
topLeftY[5] => Add3.IN6
topLeftY[6] => Add1.IN14
topLeftY[6] => LessThan2.IN16
topLeftY[6] => Add3.IN5
topLeftY[7] => Add1.IN13
topLeftY[7] => LessThan2.IN15
topLeftY[7] => Add3.IN4
topLeftY[8] => Add1.IN12
topLeftY[8] => LessThan2.IN14
topLeftY[8] => Add3.IN3
topLeftY[9] => Add1.IN11
topLeftY[9] => LessThan2.IN13
topLeftY[9] => Add3.IN2
topLeftY[10] => Add1.IN10
topLeftY[10] => LessThan2.IN12
topLeftY[10] => Add3.IN1
offsetX[0] <= offsetX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[1] <= offsetX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[2] <= offsetX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[3] <= offsetX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[4] <= offsetX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[5] <= offsetX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[6] <= offsetX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[7] <= offsetX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[8] <= offsetX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[9] <= offsetX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[10] <= offsetX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[0] <= offsetY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[1] <= offsetY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[2] <= offsetY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[3] <= offsetY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[4] <= offsetY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[5] <= offsetY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[6] <= offsetY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[7] <= offsetY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[8] <= offsetY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[9] <= offsetY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[10] <= offsetY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawingRequest <= drawingRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[0] <= RGBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[1] <= RGBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[2] <= RGBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[3] <= RGBout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[4] <= RGBout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[5] <= RGBout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[6] <= RGBout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[7] <= RGBout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|missile_move:inst12
clk => mid_spaceship.CLK
clk => firing.CLK
clk => topLeftY_tmp[0].CLK
clk => topLeftY_tmp[1].CLK
clk => topLeftY_tmp[2].CLK
clk => topLeftY_tmp[3].CLK
clk => topLeftY_tmp[4].CLK
clk => topLeftY_tmp[5].CLK
clk => topLeftY_tmp[6].CLK
clk => topLeftY_tmp[7].CLK
clk => topLeftY_tmp[8].CLK
clk => topLeftY_tmp[9].CLK
clk => topLeftY_tmp[10].CLK
clk => topLeftY_tmp[11].CLK
clk => topLeftY_tmp[12].CLK
clk => topLeftY_tmp[13].CLK
clk => topLeftY_tmp[14].CLK
clk => topLeftY_tmp[15].CLK
clk => topLeftY_tmp[16].CLK
clk => topLeftY_tmp[17].CLK
clk => topLeftY_tmp[18].CLK
clk => topLeftY_tmp[19].CLK
clk => topLeftY_tmp[20].CLK
clk => topLeftY_tmp[21].CLK
clk => topLeftY_tmp[22].CLK
clk => topLeftY_tmp[23].CLK
clk => topLeftY_tmp[24].CLK
clk => topLeftY_tmp[25].CLK
clk => topLeftY_tmp[26].CLK
clk => topLeftY_tmp[27].CLK
clk => topLeftY_tmp[28].CLK
clk => topLeftY_tmp[29].CLK
clk => topLeftY_tmp[30].CLK
clk => topLeftY_tmp[31].CLK
clk => topLeftX_tmp[0].CLK
clk => topLeftX_tmp[1].CLK
clk => topLeftX_tmp[2].CLK
clk => topLeftX_tmp[3].CLK
clk => topLeftX_tmp[4].CLK
clk => topLeftX_tmp[5].CLK
clk => topLeftX_tmp[6].CLK
clk => topLeftX_tmp[7].CLK
clk => topLeftX_tmp[8].CLK
clk => topLeftX_tmp[9].CLK
clk => topLeftX_tmp[10].CLK
clk => topLeftX_tmp[11].CLK
clk => topLeftX_tmp[12].CLK
clk => topLeftX_tmp[13].CLK
clk => topLeftX_tmp[14].CLK
clk => topLeftX_tmp[15].CLK
clk => topLeftX_tmp[16].CLK
clk => topLeftX_tmp[17].CLK
clk => topLeftX_tmp[18].CLK
clk => topLeftX_tmp[19].CLK
clk => topLeftX_tmp[20].CLK
clk => topLeftX_tmp[21].CLK
clk => topLeftX_tmp[22].CLK
clk => topLeftX_tmp[23].CLK
clk => topLeftX_tmp[24].CLK
clk => topLeftX_tmp[25].CLK
clk => topLeftX_tmp[26].CLK
clk => topLeftX_tmp[27].CLK
clk => topLeftX_tmp[28].CLK
clk => topLeftX_tmp[29].CLK
clk => topLeftX_tmp[30].CLK
clk => topLeftX_tmp[31].CLK
resetN => firing.ACLR
resetN => topLeftY_tmp[0].ACLR
resetN => topLeftY_tmp[1].ACLR
resetN => topLeftY_tmp[2].ACLR
resetN => topLeftY_tmp[3].ACLR
resetN => topLeftY_tmp[4].ACLR
resetN => topLeftY_tmp[5].ACLR
resetN => topLeftY_tmp[6].ACLR
resetN => topLeftY_tmp[7].PRESET
resetN => topLeftY_tmp[8].ACLR
resetN => topLeftY_tmp[9].ACLR
resetN => topLeftY_tmp[10].ACLR
resetN => topLeftY_tmp[11].ACLR
resetN => topLeftY_tmp[12].PRESET
resetN => topLeftY_tmp[13].PRESET
resetN => topLeftY_tmp[14].PRESET
resetN => topLeftY_tmp[15].ACLR
resetN => topLeftY_tmp[16].ACLR
resetN => topLeftY_tmp[17].ACLR
resetN => topLeftY_tmp[18].ACLR
resetN => topLeftY_tmp[19].ACLR
resetN => topLeftY_tmp[20].ACLR
resetN => topLeftY_tmp[21].ACLR
resetN => topLeftY_tmp[22].ACLR
resetN => topLeftY_tmp[23].ACLR
resetN => topLeftY_tmp[24].ACLR
resetN => topLeftY_tmp[25].ACLR
resetN => topLeftY_tmp[26].ACLR
resetN => topLeftY_tmp[27].ACLR
resetN => topLeftY_tmp[28].ACLR
resetN => topLeftY_tmp[29].ACLR
resetN => topLeftY_tmp[30].ACLR
resetN => topLeftY_tmp[31].ACLR
resetN => topLeftX_tmp[0].ACLR
resetN => topLeftX_tmp[1].ACLR
resetN => topLeftX_tmp[2].ACLR
resetN => topLeftX_tmp[3].ACLR
resetN => topLeftX_tmp[4].ACLR
resetN => topLeftX_tmp[5].ACLR
resetN => topLeftX_tmp[6].ACLR
resetN => topLeftX_tmp[7].ACLR
resetN => topLeftX_tmp[8].ACLR
resetN => topLeftX_tmp[9].ACLR
resetN => topLeftX_tmp[10].ACLR
resetN => topLeftX_tmp[11].ACLR
resetN => topLeftX_tmp[12].ACLR
resetN => topLeftX_tmp[13].ACLR
resetN => topLeftX_tmp[14].ACLR
resetN => topLeftX_tmp[15].ACLR
resetN => topLeftX_tmp[16].ACLR
resetN => topLeftX_tmp[17].ACLR
resetN => topLeftX_tmp[18].ACLR
resetN => topLeftX_tmp[19].ACLR
resetN => topLeftX_tmp[20].ACLR
resetN => topLeftX_tmp[21].ACLR
resetN => topLeftX_tmp[22].ACLR
resetN => topLeftX_tmp[23].ACLR
resetN => topLeftX_tmp[24].ACLR
resetN => topLeftX_tmp[25].ACLR
resetN => topLeftX_tmp[26].ACLR
resetN => topLeftX_tmp[27].ACLR
resetN => topLeftX_tmp[28].ACLR
resetN => topLeftX_tmp[29].ACLR
resetN => topLeftX_tmp[30].ACLR
resetN => topLeftX_tmp[31].ACLR
resetN => mid_spaceship.ENA
startOfFrame => always0.IN1
fire => firing.OUTPUTSELECT
fire => mid_spaceship.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
fire => topLeftX_tmp.OUTPUTSELECT
hit => always0.IN1
playerPositionX[0] => mid_spaceship.DATAB
playerPositionX[1] => ~NO_FANOUT~
playerPositionX[2] => ~NO_FANOUT~
playerPositionX[3] => ~NO_FANOUT~
playerPositionX[4] => ~NO_FANOUT~
playerPositionX[5] => ~NO_FANOUT~
playerPositionX[6] => ~NO_FANOUT~
playerPositionX[7] => ~NO_FANOUT~
playerPositionX[8] => ~NO_FANOUT~
playerPositionX[9] => ~NO_FANOUT~
playerPositionX[10] => ~NO_FANOUT~
object_topLeftX[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5
Right_arrow <= keyToggle_decoder:inst.keyIsPressed
clk => keyToggle_decoder:inst.clk
clk => KBDINTF:inst1.clk
clk => keyToggle_decoder:inst2.clk
clk => keyToggle_decoder:inst3.clk
clk => keyToggle_decoder:inst29.clk
resetN => keyToggle_decoder:inst.resetN
resetN => KBDINTF:inst1.resetN
resetN => keyToggle_decoder:inst2.resetN
resetN => keyToggle_decoder:inst3.resetN
resetN => keyToggle_decoder:inst29.resetN
PS2_CLK => KBDINTF:inst1.PS2_CLK
PS2_DAT => KBDINTF:inst1.PS2_DAT
Left_arrow <= keyToggle_decoder:inst2.keyIsPressed
Fire <= keyToggle_decoder:inst3.keyIsPressed
Player_color <= keyToggle_decoder:inst29.keyToggle


|TOP_LVL|Keyboard:inst5|keyToggle_decoder:inst
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|KBDINTF:inst1
make <= byterec:inst3.make
clk => byterec:inst3.clk
clk => bitrec:inst4.clk
clk => lpf:cleaner.clk
resetN => byterec:inst3.resetN
resetN => bitrec:inst4.resetN
resetN => lpf:cleaner.resetN
PS2_DAT => bitrec:inst4.kbd_dat
PS2_CLK => lpf:cleaner.in
break <= byterec:inst3.brakk
keyCode[0] <= byterec:inst3.keyCode[0]
keyCode[1] <= byterec:inst3.keyCode[1]
keyCode[2] <= byterec:inst3.keyCode[2]
keyCode[3] <= byterec:inst3.keyCode[3]
keyCode[4] <= byterec:inst3.keyCode[4]
keyCode[5] <= byterec:inst3.keyCode[5]
keyCode[6] <= byterec:inst3.keyCode[6]
keyCode[7] <= byterec:inst3.keyCode[7]
keyCode[8] <= byterec:inst3.keyCode[8]


|TOP_LVL|Keyboard:inst5|KBDINTF:inst1|byterec:inst3
clk => keyCode[0]~reg0.CLK
clk => keyCode[1]~reg0.CLK
clk => keyCode[2]~reg0.CLK
clk => keyCode[3]~reg0.CLK
clk => keyCode[4]~reg0.CLK
clk => keyCode[5]~reg0.CLK
clk => keyCode[6]~reg0.CLK
clk => keyCode[7]~reg0.CLK
clk => keyCode[8]~reg0.CLK
clk => present_state~1.DATAIN
resetN => keyCode[0]~reg0.ACLR
resetN => keyCode[1]~reg0.ACLR
resetN => keyCode[2]~reg0.ACLR
resetN => keyCode[3]~reg0.ACLR
resetN => keyCode[4]~reg0.ACLR
resetN => keyCode[5]~reg0.ACLR
resetN => keyCode[6]~reg0.ACLR
resetN => keyCode[7]~reg0.ACLR
resetN => keyCode[8]~reg0.ACLR
resetN => present_state~3.DATAIN
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din[0] => LessThan0.IN16
din[0] => LessThan1.IN16
din[0] => Equal0.IN15
din[0] => Equal1.IN15
din[0] => keyCode[0]~reg0.DATAIN
din[1] => LessThan0.IN15
din[1] => LessThan1.IN15
din[1] => Equal0.IN14
din[1] => Equal1.IN14
din[1] => keyCode[1]~reg0.DATAIN
din[2] => LessThan0.IN14
din[2] => LessThan1.IN14
din[2] => Equal0.IN13
din[2] => Equal1.IN13
din[2] => keyCode[2]~reg0.DATAIN
din[3] => LessThan0.IN13
din[3] => LessThan1.IN13
din[3] => Equal0.IN12
din[3] => Equal1.IN12
din[3] => keyCode[3]~reg0.DATAIN
din[4] => LessThan0.IN12
din[4] => LessThan1.IN12
din[4] => Equal0.IN11
din[4] => Equal1.IN3
din[4] => keyCode[4]~reg0.DATAIN
din[5] => LessThan0.IN11
din[5] => LessThan1.IN11
din[5] => Equal0.IN2
din[5] => Equal1.IN2
din[5] => keyCode[5]~reg0.DATAIN
din[6] => LessThan0.IN10
din[6] => LessThan1.IN10
din[6] => Equal0.IN1
din[6] => Equal1.IN1
din[6] => keyCode[6]~reg0.DATAIN
din[7] => LessThan0.IN9
din[7] => LessThan1.IN9
din[7] => Equal0.IN0
din[7] => Equal1.IN0
din[7] => keyCode[7]~reg0.DATAIN
keyCode[0] <= keyCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[1] <= keyCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[2] <= keyCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[3] <= keyCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[4] <= keyCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[5] <= keyCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[6] <= keyCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[7] <= keyCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[8] <= keyCode[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
make <= make.DB_MAX_OUTPUT_PORT_TYPE
brakk <= brakk.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|KBDINTF:inst1|bitrec:inst4
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cur_st~1.DATAIN
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
resetN => shift_reg[1].ACLR
resetN => shift_reg[2].ACLR
resetN => shift_reg[3].ACLR
resetN => shift_reg[4].ACLR
resetN => shift_reg[5].ACLR
resetN => shift_reg[6].ACLR
resetN => shift_reg[7].ACLR
resetN => shift_reg[8].ACLR
resetN => shift_reg[9].ACLR
resetN => cntr[0].ACLR
resetN => cntr[1].ACLR
resetN => cntr[2].ACLR
resetN => cntr[3].ACLR
resetN => cur_st~3.DATAIN
kbd_dat => Next_Shift_Reg.DATAB
kbd_dat => always1.IN0
kbd_clk => nxt_st.OUTPUTSELECT
kbd_clk => nxt_st.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Selector6.IN4
kbd_clk => always1.IN1
kbd_clk => Selector5.IN1
kbd_clk => Selector5.IN2
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_new <= dout_new.DB_MAX_OUTPUT_PORT_TYPE
parity_ok <= parity_ok.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|KBDINTF:inst1|lpf:cleaner
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cur_st~1.DATAIN
resetN => cntr[0].ACLR
resetN => cntr[1].ACLR
resetN => cntr[2].ACLR
resetN => cntr[3].ACLR
resetN => cur_st~3.DATAIN
in => cntr_ns[3].OUTPUTSELECT
in => cntr_ns[2].OUTPUTSELECT
in => cntr_ns[1].OUTPUTSELECT
in => cntr_ns[0].OUTPUTSELECT
in => nxt_st.ONE.OUTPUTSELECT
in => nxt_st.ZERO.OUTPUTSELECT
out_filt <= out_filt.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|right:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_ni8:ag.result[0]
result[1] <= lpm_constant_ni8:ag.result[1]
result[2] <= lpm_constant_ni8:ag.result[2]
result[3] <= lpm_constant_ni8:ag.result[3]
result[4] <= lpm_constant_ni8:ag.result[4]
result[5] <= lpm_constant_ni8:ag.result[5]
result[6] <= lpm_constant_ni8:ag.result[6]
result[7] <= lpm_constant_ni8:ag.result[7]
result[8] <= lpm_constant_ni8:ag.result[8]


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ni8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ni8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ni8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ni8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|Keyboard:inst5|right:inst4|lpm_constant:LPM_CONSTANT_component|lpm_constant_ni8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|keyToggle_decoder:inst2
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|left:inst13
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_pj8:ag.result[0]
result[1] <= lpm_constant_pj8:ag.result[1]
result[2] <= lpm_constant_pj8:ag.result[2]
result[3] <= lpm_constant_pj8:ag.result[3]
result[4] <= lpm_constant_pj8:ag.result[4]
result[5] <= lpm_constant_pj8:ag.result[5]
result[6] <= lpm_constant_pj8:ag.result[6]
result[7] <= lpm_constant_pj8:ag.result[7]
result[8] <= lpm_constant_pj8:ag.result[8]


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component|lpm_constant_pj8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component|lpm_constant_pj8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component|lpm_constant_pj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component|lpm_constant_pj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|Keyboard:inst5|left:inst13|lpm_constant:LPM_CONSTANT_component|lpm_constant_pj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|keyToggle_decoder:inst3
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|fire:inst15
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_6i8:ag.result[0]
result[1] <= lpm_constant_6i8:ag.result[1]
result[2] <= lpm_constant_6i8:ag.result[2]
result[3] <= lpm_constant_6i8:ag.result[3]
result[4] <= lpm_constant_6i8:ag.result[4]
result[5] <= lpm_constant_6i8:ag.result[5]
result[6] <= lpm_constant_6i8:ag.result[6]
result[7] <= lpm_constant_6i8:ag.result[7]
result[8] <= lpm_constant_6i8:ag.result[8]


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_6i8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_6i8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_6i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_6i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|Keyboard:inst5|fire:inst15|lpm_constant:LPM_CONSTANT_component|lpm_constant_6i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|keyToggle_decoder:inst29
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|Keyboard:inst5|up:inst22
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|Keyboard:inst5|up:inst22|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <VCC>


|TOP_LVL|collision_detector:inst2
clk => collisionDetected.CLK
resetN => collisionDetected.ACLR
drawing_request_1 => always0.IN0
drawing_request_2 => always0.IN1
collision <= collisionDetected.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|square_object:inst8
clk => offsetY[0]~reg0.CLK
clk => offsetY[1]~reg0.CLK
clk => offsetY[2]~reg0.CLK
clk => offsetY[3]~reg0.CLK
clk => offsetY[4]~reg0.CLK
clk => offsetY[5]~reg0.CLK
clk => offsetY[6]~reg0.CLK
clk => offsetY[7]~reg0.CLK
clk => offsetY[8]~reg0.CLK
clk => offsetY[9]~reg0.CLK
clk => offsetY[10]~reg0.CLK
clk => offsetX[0]~reg0.CLK
clk => offsetX[1]~reg0.CLK
clk => offsetX[2]~reg0.CLK
clk => offsetX[3]~reg0.CLK
clk => offsetX[4]~reg0.CLK
clk => offsetX[5]~reg0.CLK
clk => offsetX[6]~reg0.CLK
clk => offsetX[7]~reg0.CLK
clk => offsetX[8]~reg0.CLK
clk => offsetX[9]~reg0.CLK
clk => offsetX[10]~reg0.CLK
clk => drawingRequest~reg0.CLK
clk => RGBout[0]~reg0.CLK
clk => RGBout[1]~reg0.CLK
clk => RGBout[2]~reg0.CLK
clk => RGBout[3]~reg0.CLK
clk => RGBout[4]~reg0.CLK
clk => RGBout[5]~reg0.CLK
clk => RGBout[6]~reg0.CLK
clk => RGBout[7]~reg0.CLK
resetN => drawingRequest~reg0.ACLR
resetN => RGBout[0]~reg0.ACLR
resetN => RGBout[1]~reg0.ACLR
resetN => RGBout[2]~reg0.ACLR
resetN => RGBout[3]~reg0.ACLR
resetN => RGBout[4]~reg0.ACLR
resetN => RGBout[5]~reg0.ACLR
resetN => RGBout[6]~reg0.ACLR
resetN => RGBout[7]~reg0.ACLR
resetN => offsetY[0]~reg0.ENA
resetN => offsetX[10]~reg0.ENA
resetN => offsetX[9]~reg0.ENA
resetN => offsetX[8]~reg0.ENA
resetN => offsetX[7]~reg0.ENA
resetN => offsetX[6]~reg0.ENA
resetN => offsetX[5]~reg0.ENA
resetN => offsetX[4]~reg0.ENA
resetN => offsetX[3]~reg0.ENA
resetN => offsetX[2]~reg0.ENA
resetN => offsetX[1]~reg0.ENA
resetN => offsetX[0]~reg0.ENA
resetN => offsetY[10]~reg0.ENA
resetN => offsetY[9]~reg0.ENA
resetN => offsetY[8]~reg0.ENA
resetN => offsetY[7]~reg0.ENA
resetN => offsetY[6]~reg0.ENA
resetN => offsetY[5]~reg0.ENA
resetN => offsetY[4]~reg0.ENA
resetN => offsetY[3]~reg0.ENA
resetN => offsetY[2]~reg0.ENA
resetN => offsetY[1]~reg0.ENA
pixelX[0] => LessThan0.IN11
pixelX[0] => LessThan1.IN52
pixelX[0] => Add2.IN22
pixelX[1] => LessThan0.IN10
pixelX[1] => LessThan1.IN51
pixelX[1] => Add2.IN21
pixelX[2] => LessThan0.IN9
pixelX[2] => LessThan1.IN50
pixelX[2] => Add2.IN20
pixelX[3] => LessThan0.IN8
pixelX[3] => LessThan1.IN49
pixelX[3] => Add2.IN19
pixelX[4] => LessThan0.IN7
pixelX[4] => LessThan1.IN48
pixelX[4] => Add2.IN18
pixelX[5] => LessThan0.IN6
pixelX[5] => LessThan1.IN47
pixelX[5] => Add2.IN17
pixelX[6] => LessThan0.IN5
pixelX[6] => LessThan1.IN46
pixelX[6] => Add2.IN16
pixelX[7] => LessThan0.IN4
pixelX[7] => LessThan1.IN45
pixelX[7] => Add2.IN15
pixelX[8] => LessThan0.IN3
pixelX[8] => LessThan1.IN44
pixelX[8] => Add2.IN14
pixelX[9] => LessThan0.IN2
pixelX[9] => LessThan1.IN43
pixelX[9] => Add2.IN13
pixelX[10] => LessThan0.IN1
pixelX[10] => LessThan1.IN42
pixelX[10] => Add2.IN12
pixelY[0] => LessThan2.IN11
pixelY[0] => LessThan3.IN52
pixelY[0] => Add3.IN22
pixelY[1] => LessThan2.IN10
pixelY[1] => LessThan3.IN51
pixelY[1] => Add3.IN21
pixelY[2] => LessThan2.IN9
pixelY[2] => LessThan3.IN50
pixelY[2] => Add3.IN20
pixelY[3] => LessThan2.IN8
pixelY[3] => LessThan3.IN49
pixelY[3] => Add3.IN19
pixelY[4] => LessThan2.IN7
pixelY[4] => LessThan3.IN48
pixelY[4] => Add3.IN18
pixelY[5] => LessThan2.IN6
pixelY[5] => LessThan3.IN47
pixelY[5] => Add3.IN17
pixelY[6] => LessThan2.IN5
pixelY[6] => LessThan3.IN46
pixelY[6] => Add3.IN16
pixelY[7] => LessThan2.IN4
pixelY[7] => LessThan3.IN45
pixelY[7] => Add3.IN15
pixelY[8] => LessThan2.IN3
pixelY[8] => LessThan3.IN44
pixelY[8] => Add3.IN14
pixelY[9] => LessThan2.IN2
pixelY[9] => LessThan3.IN43
pixelY[9] => Add3.IN13
pixelY[10] => LessThan2.IN1
pixelY[10] => LessThan3.IN42
pixelY[10] => Add3.IN12
topLeftX[0] => LessThan0.IN22
topLeftX[0] => LessThan1.IN54
topLeftX[0] => Add2.IN11
topLeftX[1] => LessThan0.IN21
topLeftX[1] => LessThan1.IN53
topLeftX[1] => Add2.IN10
topLeftX[2] => Add0.IN18
topLeftX[2] => LessThan0.IN20
topLeftX[2] => Add2.IN9
topLeftX[3] => Add0.IN17
topLeftX[3] => LessThan0.IN19
topLeftX[3] => Add2.IN8
topLeftX[4] => Add0.IN16
topLeftX[4] => LessThan0.IN18
topLeftX[4] => Add2.IN7
topLeftX[5] => Add0.IN15
topLeftX[5] => LessThan0.IN17
topLeftX[5] => Add2.IN6
topLeftX[6] => Add0.IN14
topLeftX[6] => LessThan0.IN16
topLeftX[6] => Add2.IN5
topLeftX[7] => Add0.IN13
topLeftX[7] => LessThan0.IN15
topLeftX[7] => Add2.IN4
topLeftX[8] => Add0.IN12
topLeftX[8] => LessThan0.IN14
topLeftX[8] => Add2.IN3
topLeftX[9] => Add0.IN11
topLeftX[9] => LessThan0.IN13
topLeftX[9] => Add2.IN2
topLeftX[10] => Add0.IN10
topLeftX[10] => LessThan0.IN12
topLeftX[10] => Add2.IN1
topLeftY[0] => LessThan2.IN22
topLeftY[0] => LessThan3.IN54
topLeftY[0] => Add3.IN11
topLeftY[1] => LessThan2.IN21
topLeftY[1] => LessThan3.IN53
topLeftY[1] => Add3.IN10
topLeftY[2] => Add1.IN18
topLeftY[2] => LessThan2.IN20
topLeftY[2] => Add3.IN9
topLeftY[3] => Add1.IN17
topLeftY[3] => LessThan2.IN19
topLeftY[3] => Add3.IN8
topLeftY[4] => Add1.IN16
topLeftY[4] => LessThan2.IN18
topLeftY[4] => Add3.IN7
topLeftY[5] => Add1.IN15
topLeftY[5] => LessThan2.IN17
topLeftY[5] => Add3.IN6
topLeftY[6] => Add1.IN14
topLeftY[6] => LessThan2.IN16
topLeftY[6] => Add3.IN5
topLeftY[7] => Add1.IN13
topLeftY[7] => LessThan2.IN15
topLeftY[7] => Add3.IN4
topLeftY[8] => Add1.IN12
topLeftY[8] => LessThan2.IN14
topLeftY[8] => Add3.IN3
topLeftY[9] => Add1.IN11
topLeftY[9] => LessThan2.IN13
topLeftY[9] => Add3.IN2
topLeftY[10] => Add1.IN10
topLeftY[10] => LessThan2.IN12
topLeftY[10] => Add3.IN1
offsetX[0] <= offsetX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[1] <= offsetX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[2] <= offsetX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[3] <= offsetX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[4] <= offsetX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[5] <= offsetX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[6] <= offsetX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[7] <= offsetX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[8] <= offsetX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[9] <= offsetX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetX[10] <= offsetX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[0] <= offsetY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[1] <= offsetY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[2] <= offsetY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[3] <= offsetY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[4] <= offsetY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[5] <= offsetY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[6] <= offsetY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[7] <= offsetY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[8] <= offsetY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[9] <= offsetY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offsetY[10] <= offsetY[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
drawingRequest <= drawingRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[0] <= RGBout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[1] <= RGBout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[2] <= RGBout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[3] <= RGBout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[4] <= RGBout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[5] <= RGBout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[6] <= RGBout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGBout[7] <= RGBout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|space_object_move:inst1
clk => topLeftY_tmp[1].CLK
clk => topLeftY_tmp[2].CLK
clk => topLeftY_tmp[3].CLK
clk => topLeftY_tmp[4].CLK
clk => topLeftY_tmp[5].CLK
clk => topLeftY_tmp[6].CLK
clk => topLeftY_tmp[7].CLK
clk => topLeftY_tmp[8].CLK
clk => topLeftY_tmp[9].CLK
clk => topLeftY_tmp[10].CLK
clk => topLeftY_tmp[11].CLK
clk => topLeftY_tmp[12].CLK
clk => topLeftY_tmp[13].CLK
clk => topLeftY_tmp[14].CLK
clk => topLeftY_tmp[15].CLK
clk => topLeftY_tmp[16].CLK
clk => topLeftY_tmp[17].CLK
clk => topLeftY_tmp[18].CLK
clk => topLeftY_tmp[19].CLK
clk => topLeftY_tmp[20].CLK
clk => topLeftY_tmp[21].CLK
clk => topLeftY_tmp[22].CLK
clk => topLeftY_tmp[23].CLK
clk => topLeftY_tmp[24].CLK
clk => topLeftY_tmp[25].CLK
clk => topLeftY_tmp[26].CLK
clk => topLeftY_tmp[27].CLK
clk => topLeftY_tmp[28].CLK
clk => topLeftY_tmp[29].CLK
clk => topLeftY_tmp[30].CLK
clk => topLeftY_tmp[31].CLK
resetN => topLeftY_tmp[1].ACLR
resetN => topLeftY_tmp[2].ACLR
resetN => topLeftY_tmp[3].ACLR
resetN => topLeftY_tmp[4].ACLR
resetN => topLeftY_tmp[5].ACLR
resetN => topLeftY_tmp[6].PRESET
resetN => topLeftY_tmp[7].ACLR
resetN => topLeftY_tmp[8].PRESET
resetN => topLeftY_tmp[9].ACLR
resetN => topLeftY_tmp[10].ACLR
resetN => topLeftY_tmp[11].ACLR
resetN => topLeftY_tmp[12].ACLR
resetN => topLeftY_tmp[13].ACLR
resetN => topLeftY_tmp[14].ACLR
resetN => topLeftY_tmp[15].ACLR
resetN => topLeftY_tmp[16].ACLR
resetN => topLeftY_tmp[17].ACLR
resetN => topLeftY_tmp[18].ACLR
resetN => topLeftY_tmp[19].ACLR
resetN => topLeftY_tmp[20].ACLR
resetN => topLeftY_tmp[21].ACLR
resetN => topLeftY_tmp[22].ACLR
resetN => topLeftY_tmp[23].ACLR
resetN => topLeftY_tmp[24].ACLR
resetN => topLeftY_tmp[25].ACLR
resetN => topLeftY_tmp[26].ACLR
resetN => topLeftY_tmp[27].ACLR
resetN => topLeftY_tmp[28].ACLR
resetN => topLeftY_tmp[29].ACLR
resetN => topLeftY_tmp[30].ACLR
resetN => topLeftY_tmp[31].ACLR
startOfFrame => always0.IN0
spawn => ~NO_FANOUT~
initPositionX[0] => ~NO_FANOUT~
initPositionX[1] => ~NO_FANOUT~
initPositionX[2] => ~NO_FANOUT~
initPositionX[3] => ~NO_FANOUT~
initPositionX[4] => ~NO_FANOUT~
initPositionX[5] => ~NO_FANOUT~
initPositionX[6] => ~NO_FANOUT~
initPositionX[7] => ~NO_FANOUT~
initPositionX[8] => ~NO_FANOUT~
initPositionX[9] => ~NO_FANOUT~
initPositionX[10] => ~NO_FANOUT~
advance => always0.IN1
object_topLeftX[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftX[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
object_topLeftY[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|enemy_generator:inst7
clk => ~NO_FANOUT~
resetN => ~NO_FANOUT~
generateNew => generateInstance.DATAIN
randomType[0] => ~NO_FANOUT~
randomType[1] => ~NO_FANOUT~
randomType[2] => ~NO_FANOUT~
randomType[3] => ~NO_FANOUT~
randomLocation[0] => ~NO_FANOUT~
randomLocation[1] => ~NO_FANOUT~
randomLocation[2] => ~NO_FANOUT~
randomLocation[3] => ~NO_FANOUT~
enemyInstanceAvailable[0] => ~NO_FANOUT~
enemyInstanceAvailable[1] => ~NO_FANOUT~
enemyInstanceAvailable[2] => ~NO_FANOUT~
enemyInstanceAvailable[3] => ~NO_FANOUT~
enemyInstanceAvailable[4] => ~NO_FANOUT~
generateInstance <= generateNew.DB_MAX_OUTPUT_PORT_TYPE
newType[0] <= <VCC>
newType[1] <= <GND>
newType[2] <= <GND>
newType[3] <= <GND>
newLocation[0] <= <GND>
newLocation[1] <= <GND>
newLocation[2] <= <GND>
newLocation[3] <= <GND>
newLocation[4] <= <GND>
newLocation[5] <= <GND>
newLocation[6] <= <VCC>
newLocation[7] <= <GND>
newLocation[8] <= <GND>
newLocation[9] <= <GND>
newLocation[10] <= <GND>


|TOP_LVL|ALL_TIME:inst4
clk => advance~reg0.CLK
clk => spawn~reg0.CLK
clk => advance_counter[0].CLK
clk => advance_counter[1].CLK
clk => advance_counter[2].CLK
clk => advance_counter[3].CLK
clk => advance_counter[4].CLK
clk => advance_counter[5].CLK
clk => advance_counter[6].CLK
clk => advance_counter[7].CLK
clk => advance_counter[8].CLK
clk => advance_counter[9].CLK
clk => advance_counter[10].CLK
clk => advance_counter[11].CLK
clk => advance_counter[12].CLK
clk => advance_counter[13].CLK
clk => advance_counter[14].CLK
clk => advance_counter[15].CLK
clk => advance_counter[16].CLK
clk => advance_counter[17].CLK
clk => advance_counter[18].CLK
clk => advance_counter[19].CLK
clk => advance_counter[20].CLK
clk => advance_counter[21].CLK
clk => advance_counter[22].CLK
clk => advance_counter[23].CLK
clk => advance_counter[24].CLK
clk => advance_counter[25].CLK
clk => advance_counter[26].CLK
clk => advance_counter[27].CLK
clk => advance_counter[28].CLK
clk => advance_counter[29].CLK
clk => advance_counter[30].CLK
clk => advance_counter[31].CLK
clk => spawn_counter[0].CLK
clk => spawn_counter[1].CLK
clk => spawn_counter[2].CLK
clk => spawn_counter[3].CLK
clk => spawn_counter[4].CLK
clk => spawn_counter[5].CLK
clk => spawn_counter[6].CLK
clk => spawn_counter[7].CLK
clk => spawn_counter[8].CLK
clk => spawn_counter[9].CLK
clk => spawn_counter[10].CLK
clk => spawn_counter[11].CLK
clk => spawn_counter[12].CLK
clk => spawn_counter[13].CLK
clk => spawn_counter[14].CLK
clk => spawn_counter[15].CLK
clk => spawn_counter[16].CLK
clk => spawn_counter[17].CLK
clk => spawn_counter[18].CLK
clk => spawn_counter[19].CLK
clk => spawn_counter[20].CLK
clk => spawn_counter[21].CLK
clk => spawn_counter[22].CLK
clk => spawn_counter[23].CLK
clk => spawn_counter[24].CLK
clk => spawn_counter[25].CLK
clk => spawn_counter[26].CLK
clk => spawn_counter[27].CLK
clk => spawn_counter[28].CLK
clk => spawn_counter[29].CLK
clk => spawn_counter[30].CLK
clk => spawn_counter[31].CLK
clk => tmp_advance_speed[0].CLK
clk => tmp_advance_speed[1].CLK
clk => tmp_advance_speed[2].CLK
clk => tmp_advance_speed[3].CLK
clk => tmp_advance_speed[4].CLK
clk => tmp_advance_speed[5].CLK
clk => tmp_advance_speed[6].CLK
clk => tmp_advance_speed[7].CLK
clk => tmp_advance_speed[8].CLK
clk => tmp_advance_speed[9].CLK
clk => tmp_advance_speed[10].CLK
clk => tmp_advance_speed[11].CLK
clk => tmp_advance_speed[12].CLK
clk => tmp_advance_speed[13].CLK
clk => tmp_advance_speed[14].CLK
clk => tmp_advance_speed[15].CLK
clk => tmp_advance_speed[16].CLK
clk => tmp_advance_speed[17].CLK
clk => tmp_advance_speed[18].CLK
clk => tmp_advance_speed[19].CLK
clk => tmp_advance_speed[20].CLK
clk => tmp_advance_speed[21].CLK
clk => tmp_advance_speed[22].CLK
clk => tmp_advance_speed[23].CLK
clk => tmp_advance_speed[24].CLK
clk => tmp_advance_speed[25].CLK
clk => tmp_advance_speed[26].CLK
clk => tmp_advance_speed[27].CLK
clk => tmp_advance_speed[28].CLK
clk => tmp_advance_speed[29].CLK
clk => tmp_advance_speed[30].CLK
clk => tmp_advance_speed[31].CLK
clk => tmp_spawn_rate[0].CLK
clk => tmp_spawn_rate[1].CLK
clk => tmp_spawn_rate[2].CLK
clk => tmp_spawn_rate[3].CLK
clk => tmp_spawn_rate[4].CLK
clk => tmp_spawn_rate[5].CLK
clk => tmp_spawn_rate[6].CLK
clk => tmp_spawn_rate[7].CLK
clk => tmp_spawn_rate[8].CLK
clk => tmp_spawn_rate[9].CLK
clk => tmp_spawn_rate[10].CLK
clk => tmp_spawn_rate[11].CLK
clk => tmp_spawn_rate[12].CLK
clk => tmp_spawn_rate[13].CLK
clk => tmp_spawn_rate[14].CLK
clk => tmp_spawn_rate[15].CLK
clk => tmp_spawn_rate[16].CLK
clk => tmp_spawn_rate[17].CLK
clk => tmp_spawn_rate[18].CLK
clk => tmp_spawn_rate[19].CLK
clk => tmp_spawn_rate[20].CLK
clk => tmp_spawn_rate[21].CLK
clk => tmp_spawn_rate[22].CLK
clk => tmp_spawn_rate[23].CLK
clk => tmp_spawn_rate[24].CLK
clk => tmp_spawn_rate[25].CLK
clk => tmp_spawn_rate[26].CLK
clk => tmp_spawn_rate[27].CLK
clk => tmp_spawn_rate[28].CLK
clk => tmp_spawn_rate[29].CLK
clk => tmp_spawn_rate[30].CLK
clk => tmp_spawn_rate[31].CLK
resetN => advance~reg0.ACLR
resetN => spawn~reg0.ACLR
resetN => advance_counter[0].ACLR
resetN => advance_counter[1].ACLR
resetN => advance_counter[2].ACLR
resetN => advance_counter[3].ACLR
resetN => advance_counter[4].ACLR
resetN => advance_counter[5].ACLR
resetN => advance_counter[6].ACLR
resetN => advance_counter[7].ACLR
resetN => advance_counter[8].ACLR
resetN => advance_counter[9].ACLR
resetN => advance_counter[10].ACLR
resetN => advance_counter[11].ACLR
resetN => advance_counter[12].ACLR
resetN => advance_counter[13].ACLR
resetN => advance_counter[14].ACLR
resetN => advance_counter[15].ACLR
resetN => advance_counter[16].ACLR
resetN => advance_counter[17].ACLR
resetN => advance_counter[18].ACLR
resetN => advance_counter[19].ACLR
resetN => advance_counter[20].ACLR
resetN => advance_counter[21].ACLR
resetN => advance_counter[22].ACLR
resetN => advance_counter[23].ACLR
resetN => advance_counter[24].ACLR
resetN => advance_counter[25].ACLR
resetN => advance_counter[26].ACLR
resetN => advance_counter[27].ACLR
resetN => advance_counter[28].ACLR
resetN => advance_counter[29].ACLR
resetN => advance_counter[30].ACLR
resetN => advance_counter[31].ACLR
resetN => spawn_counter[0].ACLR
resetN => spawn_counter[1].ACLR
resetN => spawn_counter[2].ACLR
resetN => spawn_counter[3].ACLR
resetN => spawn_counter[4].ACLR
resetN => spawn_counter[5].ACLR
resetN => spawn_counter[6].ACLR
resetN => spawn_counter[7].ACLR
resetN => spawn_counter[8].ACLR
resetN => spawn_counter[9].ACLR
resetN => spawn_counter[10].ACLR
resetN => spawn_counter[11].ACLR
resetN => spawn_counter[12].ACLR
resetN => spawn_counter[13].ACLR
resetN => spawn_counter[14].ACLR
resetN => spawn_counter[15].ACLR
resetN => spawn_counter[16].ACLR
resetN => spawn_counter[17].ACLR
resetN => spawn_counter[18].ACLR
resetN => spawn_counter[19].ACLR
resetN => spawn_counter[20].ACLR
resetN => spawn_counter[21].ACLR
resetN => spawn_counter[22].ACLR
resetN => spawn_counter[23].ACLR
resetN => spawn_counter[24].ACLR
resetN => spawn_counter[25].ACLR
resetN => spawn_counter[26].ACLR
resetN => spawn_counter[27].ACLR
resetN => spawn_counter[28].ACLR
resetN => spawn_counter[29].ACLR
resetN => spawn_counter[30].ACLR
resetN => spawn_counter[31].ACLR
resetN => tmp_advance_speed[0].ACLR
resetN => tmp_advance_speed[1].ACLR
resetN => tmp_advance_speed[2].ACLR
resetN => tmp_advance_speed[3].ACLR
resetN => tmp_advance_speed[4].ACLR
resetN => tmp_advance_speed[5].ACLR
resetN => tmp_advance_speed[6].PRESET
resetN => tmp_advance_speed[7].ACLR
resetN => tmp_advance_speed[8].ACLR
resetN => tmp_advance_speed[9].ACLR
resetN => tmp_advance_speed[10].ACLR
resetN => tmp_advance_speed[11].ACLR
resetN => tmp_advance_speed[12].ACLR
resetN => tmp_advance_speed[13].ACLR
resetN => tmp_advance_speed[14].ACLR
resetN => tmp_advance_speed[15].ACLR
resetN => tmp_advance_speed[16].ACLR
resetN => tmp_advance_speed[17].ACLR
resetN => tmp_advance_speed[18].ACLR
resetN => tmp_advance_speed[19].ACLR
resetN => tmp_advance_speed[20].ACLR
resetN => tmp_advance_speed[21].ACLR
resetN => tmp_advance_speed[22].ACLR
resetN => tmp_advance_speed[23].ACLR
resetN => tmp_advance_speed[24].ACLR
resetN => tmp_advance_speed[25].ACLR
resetN => tmp_advance_speed[26].ACLR
resetN => tmp_advance_speed[27].ACLR
resetN => tmp_advance_speed[28].ACLR
resetN => tmp_advance_speed[29].ACLR
resetN => tmp_advance_speed[30].ACLR
resetN => tmp_advance_speed[31].ACLR
resetN => tmp_spawn_rate[0].ACLR
resetN => tmp_spawn_rate[1].ACLR
resetN => tmp_spawn_rate[2].ACLR
resetN => tmp_spawn_rate[3].ACLR
resetN => tmp_spawn_rate[4].ACLR
resetN => tmp_spawn_rate[5].ACLR
resetN => tmp_spawn_rate[6].ACLR
resetN => tmp_spawn_rate[7].ACLR
resetN => tmp_spawn_rate[8].ACLR
resetN => tmp_spawn_rate[9].PRESET
resetN => tmp_spawn_rate[10].ACLR
resetN => tmp_spawn_rate[11].ACLR
resetN => tmp_spawn_rate[12].ACLR
resetN => tmp_spawn_rate[13].ACLR
resetN => tmp_spawn_rate[14].ACLR
resetN => tmp_spawn_rate[15].ACLR
resetN => tmp_spawn_rate[16].ACLR
resetN => tmp_spawn_rate[17].ACLR
resetN => tmp_spawn_rate[18].ACLR
resetN => tmp_spawn_rate[19].ACLR
resetN => tmp_spawn_rate[20].ACLR
resetN => tmp_spawn_rate[21].ACLR
resetN => tmp_spawn_rate[22].ACLR
resetN => tmp_spawn_rate[23].ACLR
resetN => tmp_spawn_rate[24].ACLR
resetN => tmp_spawn_rate[25].ACLR
resetN => tmp_spawn_rate[26].ACLR
resetN => tmp_spawn_rate[27].ACLR
resetN => tmp_spawn_rate[28].ACLR
resetN => tmp_spawn_rate[29].ACLR
resetN => tmp_spawn_rate[30].ACLR
resetN => tmp_spawn_rate[31].ACLR
run => ~NO_FANOUT~
turbo => ~NO_FANOUT~
Ice => ~NO_FANOUT~
spawn <= spawn~reg0.DB_MAX_OUTPUT_PORT_TYPE
advance <= advance~reg0.DB_MAX_OUTPUT_PORT_TYPE
lvl <= <GND>


|TOP_LVL|basicBackground:inst14
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_bj8:ag.result[0]
result[1] <= lpm_constant_bj8:ag.result[1]
result[2] <= lpm_constant_bj8:ag.result[2]
result[3] <= lpm_constant_bj8:ag.result[3]
result[4] <= lpm_constant_bj8:ag.result[4]
result[5] <= lpm_constant_bj8:ag.result[5]
result[6] <= lpm_constant_bj8:ag.result[6]
result[7] <= lpm_constant_bj8:ag.result[7]


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_bj8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_bj8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_bj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_bj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|basicBackground:inst14|lpm_constant:LPM_CONSTANT_component|lpm_constant_bj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|background_priority_mux:inst
clk => tmpRGB[0].CLK
clk => tmpRGB[1].CLK
clk => tmpRGB[2].CLK
clk => tmpRGB[3].CLK
clk => tmpRGB[4].CLK
clk => tmpRGB[5].CLK
clk => tmpRGB[6].CLK
clk => tmpRGB[7].CLK
resetN => tmpRGB[0].ACLR
resetN => tmpRGB[1].ACLR
resetN => tmpRGB[2].ACLR
resetN => tmpRGB[3].ACLR
resetN => tmpRGB[4].ACLR
resetN => tmpRGB[5].ACLR
resetN => tmpRGB[6].ACLR
resetN => tmpRGB[7].ACLR
BasicBackgroundRGB[0] => tmpRGB.DATAA
BasicBackgroundRGB[1] => tmpRGB.DATAA
BasicBackgroundRGB[2] => tmpRGB.DATAA
BasicBackgroundRGB[3] => tmpRGB.DATAA
BasicBackgroundRGB[4] => tmpRGB.DATAA
BasicBackgroundRGB[5] => tmpRGB.DATAA
BasicBackgroundRGB[6] => tmpRGB.DATAA
BasicBackgroundRGB[7] => tmpRGB.DATAA
IceRGB[0] => tmpRGB.DATAB
IceRGB[1] => tmpRGB.DATAB
IceRGB[2] => tmpRGB.DATAB
IceRGB[3] => tmpRGB.DATAB
IceRGB[4] => tmpRGB.DATAB
IceRGB[5] => tmpRGB.DATAB
IceRGB[6] => tmpRGB.DATAB
IceRGB[7] => tmpRGB.DATAB
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
IceDrawingRequest => tmpRGB.OUTPUTSELECT
BoomRGB[0] => tmpRGB.DATAB
BoomRGB[1] => tmpRGB.DATAB
BoomRGB[2] => tmpRGB.DATAB
BoomRGB[3] => tmpRGB.DATAB
BoomRGB[4] => tmpRGB.DATAB
BoomRGB[5] => tmpRGB.DATAB
BoomRGB[6] => tmpRGB.DATAB
BoomRGB[7] => tmpRGB.DATAB
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
BoomDrawingRequest => tmpRGB.OUTPUTSELECT
backGroundRGB[0] <= tmpRGB[0].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[1] <= tmpRGB[1].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[2] <= tmpRGB[2].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[3] <= tmpRGB[3].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[4] <= tmpRGB[4].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[5] <= tmpRGB[5].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[6] <= tmpRGB[6].DB_MAX_OUTPUT_PORT_TYPE
backGroundRGB[7] <= tmpRGB[7].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10
keyToggle <= keyToggle_decoder:inst4.keyToggle
clk => keyToggle_decoder:inst4.clk
clk => KBDINTF:inst1.clk
clk => keyToggle_decoder:inst.clk
clk => keyPad_decoder:inst2.clk
resetN => keyToggle_decoder:inst4.resetN
resetN => KBDINTF:inst1.resetN
resetN => keyToggle_decoder:inst.resetN
resetN => keyPad_decoder:inst2.resetN
PS2_CLK => KBDINTF:inst1.PS2_CLK
PS2_DAT => KBDINTF:inst1.PS2_DAT
keyIsPressed <= keyToggle_decoder:inst.keyIsPressed
keyPadValid <= keyPad_decoder:inst2.keyIsValid
keyPad[0] <= keyPad_decoder:inst2.key[0]
keyPad[1] <= keyPad_decoder:inst2.key[1]
keyPad[2] <= keyPad_decoder:inst2.key[2]
keyPad[3] <= keyPad_decoder:inst2.key[3]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyToggle_decoder:inst4
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|KBDINTF:inst1
make <= byterec:inst3.make
clk => byterec:inst3.clk
clk => bitrec:inst4.clk
clk => lpf:cleaner.clk
resetN => byterec:inst3.resetN
resetN => bitrec:inst4.resetN
resetN => lpf:cleaner.resetN
PS2_DAT => bitrec:inst4.kbd_dat
PS2_CLK => lpf:cleaner.in
break <= byterec:inst3.brakk
keyCode[0] <= byterec:inst3.keyCode[0]
keyCode[1] <= byterec:inst3.keyCode[1]
keyCode[2] <= byterec:inst3.keyCode[2]
keyCode[3] <= byterec:inst3.keyCode[3]
keyCode[4] <= byterec:inst3.keyCode[4]
keyCode[5] <= byterec:inst3.keyCode[5]
keyCode[6] <= byterec:inst3.keyCode[6]
keyCode[7] <= byterec:inst3.keyCode[7]
keyCode[8] <= byterec:inst3.keyCode[8]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|KBDINTF:inst1|byterec:inst3
clk => keyCode[0]~reg0.CLK
clk => keyCode[1]~reg0.CLK
clk => keyCode[2]~reg0.CLK
clk => keyCode[3]~reg0.CLK
clk => keyCode[4]~reg0.CLK
clk => keyCode[5]~reg0.CLK
clk => keyCode[6]~reg0.CLK
clk => keyCode[7]~reg0.CLK
clk => keyCode[8]~reg0.CLK
clk => present_state~1.DATAIN
resetN => keyCode[0]~reg0.ACLR
resetN => keyCode[1]~reg0.ACLR
resetN => keyCode[2]~reg0.ACLR
resetN => keyCode[3]~reg0.ACLR
resetN => keyCode[4]~reg0.ACLR
resetN => keyCode[5]~reg0.ACLR
resetN => keyCode[6]~reg0.ACLR
resetN => keyCode[7]~reg0.ACLR
resetN => keyCode[8]~reg0.ACLR
resetN => present_state~3.DATAIN
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din_new => next_state.OUTPUTSELECT
din[0] => LessThan0.IN16
din[0] => LessThan1.IN16
din[0] => Equal0.IN15
din[0] => Equal1.IN15
din[0] => keyCode[0]~reg0.DATAIN
din[1] => LessThan0.IN15
din[1] => LessThan1.IN15
din[1] => Equal0.IN14
din[1] => Equal1.IN14
din[1] => keyCode[1]~reg0.DATAIN
din[2] => LessThan0.IN14
din[2] => LessThan1.IN14
din[2] => Equal0.IN13
din[2] => Equal1.IN13
din[2] => keyCode[2]~reg0.DATAIN
din[3] => LessThan0.IN13
din[3] => LessThan1.IN13
din[3] => Equal0.IN12
din[3] => Equal1.IN12
din[3] => keyCode[3]~reg0.DATAIN
din[4] => LessThan0.IN12
din[4] => LessThan1.IN12
din[4] => Equal0.IN11
din[4] => Equal1.IN3
din[4] => keyCode[4]~reg0.DATAIN
din[5] => LessThan0.IN11
din[5] => LessThan1.IN11
din[5] => Equal0.IN2
din[5] => Equal1.IN2
din[5] => keyCode[5]~reg0.DATAIN
din[6] => LessThan0.IN10
din[6] => LessThan1.IN10
din[6] => Equal0.IN1
din[6] => Equal1.IN1
din[6] => keyCode[6]~reg0.DATAIN
din[7] => LessThan0.IN9
din[7] => LessThan1.IN9
din[7] => Equal0.IN0
din[7] => Equal1.IN0
din[7] => keyCode[7]~reg0.DATAIN
keyCode[0] <= keyCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[1] <= keyCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[2] <= keyCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[3] <= keyCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[4] <= keyCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[5] <= keyCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[6] <= keyCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[7] <= keyCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyCode[8] <= keyCode[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
make <= make.DB_MAX_OUTPUT_PORT_TYPE
brakk <= brakk.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|KBDINTF:inst1|bitrec:inst4
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cur_st~1.DATAIN
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
resetN => shift_reg[1].ACLR
resetN => shift_reg[2].ACLR
resetN => shift_reg[3].ACLR
resetN => shift_reg[4].ACLR
resetN => shift_reg[5].ACLR
resetN => shift_reg[6].ACLR
resetN => shift_reg[7].ACLR
resetN => shift_reg[8].ACLR
resetN => shift_reg[9].ACLR
resetN => cntr[0].ACLR
resetN => cntr[1].ACLR
resetN => cntr[2].ACLR
resetN => cntr[3].ACLR
resetN => cur_st~3.DATAIN
kbd_dat => Next_Shift_Reg.DATAB
kbd_dat => always1.IN0
kbd_clk => nxt_st.OUTPUTSELECT
kbd_clk => nxt_st.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => nextCntr.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Next_Shift_Reg.OUTPUTSELECT
kbd_clk => Selector6.IN4
kbd_clk => always1.IN1
kbd_clk => Selector5.IN1
kbd_clk => Selector5.IN2
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_new <= dout_new.DB_MAX_OUTPUT_PORT_TYPE
parity_ok <= parity_ok.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|KBDINTF:inst1|lpf:cleaner
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cur_st~1.DATAIN
resetN => cntr[0].ACLR
resetN => cntr[1].ACLR
resetN => cntr[2].ACLR
resetN => cntr[3].ACLR
resetN => cur_st~3.DATAIN
in => cntr_ns[3].OUTPUTSELECT
in => cntr_ns[2].OUTPUTSELECT
in => cntr_ns[1].OUTPUTSELECT
in => cntr_ns[0].OUTPUTSELECT
in => nxt_st.ONE.OUTPUTSELECT
in => nxt_st.ZERO.OUTPUTSELECT
out_filt <= out_filt.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_7i8:ag.result[0]
result[1] <= lpm_constant_7i8:ag.result[1]
result[2] <= lpm_constant_7i8:ag.result[2]
result[3] <= lpm_constant_7i8:ag.result[3]
result[4] <= lpm_constant_7i8:ag.result[4]
result[5] <= lpm_constant_7i8:ag.result[5]
result[6] <= lpm_constant_7i8:ag.result[6]
result[7] <= lpm_constant_7i8:ag.result[7]
result[8] <= lpm_constant_7i8:ag.result[8]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component|lpm_constant_7i8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component|lpm_constant_7i8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component|lpm_constant_7i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component|lpm_constant_7i8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval2:inst9|lpm_constant:LPM_CONSTANT_component|lpm_constant_7i8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyToggle_decoder:inst
clk => keyToggle~reg0.CLK
clk => keyIsPressed~reg0.CLK
clk => keyIsPressed_d.CLK
resetN => keyToggle~reg0.ACLR
resetN => keyIsPressed~reg0.ACLR
resetN => keyIsPressed_d.ACLR
keyCode[0] => Equal0.IN8
keyCode[1] => Equal0.IN7
keyCode[2] => Equal0.IN6
keyCode[3] => Equal0.IN5
keyCode[4] => Equal0.IN4
keyCode[5] => Equal0.IN3
keyCode[6] => Equal0.IN2
keyCode[7] => Equal0.IN1
keyCode[8] => Equal0.IN0
make => keyIsPressed.OUTPUTSELECT
brakee => keyIsPressed.OUTPUTSELECT
KEY_VALUE[0] => Equal0.IN17
KEY_VALUE[1] => Equal0.IN16
KEY_VALUE[2] => Equal0.IN15
KEY_VALUE[3] => Equal0.IN14
KEY_VALUE[4] => Equal0.IN13
KEY_VALUE[5] => Equal0.IN12
KEY_VALUE[6] => Equal0.IN11
KEY_VALUE[7] => Equal0.IN10
KEY_VALUE[8] => Equal0.IN9
keyToggle <= keyToggle~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyRisingEdgePulse <= keyRisingEdgePulse.DB_MAX_OUTPUT_PORT_TYPE
keyIsPressed <= keyIsPressed~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8
result[0] <= lpm_constant:LPM_CONSTANT_component.result
result[1] <= lpm_constant:LPM_CONSTANT_component.result
result[2] <= lpm_constant:LPM_CONSTANT_component.result
result[3] <= lpm_constant:LPM_CONSTANT_component.result
result[4] <= lpm_constant:LPM_CONSTANT_component.result
result[5] <= lpm_constant:LPM_CONSTANT_component.result
result[6] <= lpm_constant:LPM_CONSTANT_component.result
result[7] <= lpm_constant:LPM_CONSTANT_component.result
result[8] <= lpm_constant:LPM_CONSTANT_component.result


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component
result[0] <= lpm_constant_qg8:ag.result[0]
result[1] <= lpm_constant_qg8:ag.result[1]
result[2] <= lpm_constant_qg8:ag.result[2]
result[3] <= lpm_constant_qg8:ag.result[3]
result[4] <= lpm_constant_qg8:ag.result[4]
result[5] <= lpm_constant_qg8:ag.result[5]
result[6] <= lpm_constant_qg8:ag.result[6]
result[7] <= lpm_constant_qg8:ag.result[7]
result[8] <= lpm_constant_qg8:ag.result[8]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write[0]
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write[1]
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write[2]
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write[3]
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write[4]
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write[5]
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write[6]
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write[7]
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write[8]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyval1:inst8|lpm_constant:LPM_CONSTANT_component|lpm_constant_qg8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|TOP_KBD_DEMOALL:inst10|keyPad_decoder:inst2
clk => keyIsValid~reg0.CLK
clk => key[0]~reg0.CLK
clk => key[1]~reg0.CLK
clk => key[2]~reg0.CLK
clk => key[3]~reg0.CLK
resetN => keyIsValid~reg0.ACLR
resetN => key[0]~reg0.ACLR
resetN => key[1]~reg0.ACLR
resetN => key[2]~reg0.ACLR
resetN => key[3]~reg0.ACLR
keyCode[0] => Equal0.IN8
keyCode[0] => Equal1.IN5
keyCode[0] => Equal2.IN4
keyCode[0] => Equal3.IN5
keyCode[0] => Equal4.IN8
keyCode[0] => Equal5.IN4
keyCode[0] => Equal6.IN4
keyCode[0] => Equal7.IN8
keyCode[0] => Equal8.IN3
keyCode[0] => Equal9.IN5
keyCode[0] => Equal10.IN5
keyCode[0] => Equal11.IN5
keyCode[0] => Equal12.IN8
keyCode[0] => Equal13.IN8
keyCode[0] => Equal14.IN6
keyCode[0] => Equal15.IN8
keyCode[1] => Equal0.IN5
keyCode[1] => Equal1.IN8
keyCode[1] => Equal2.IN8
keyCode[1] => Equal3.IN8
keyCode[1] => Equal4.IN5
keyCode[1] => Equal5.IN8
keyCode[1] => Equal6.IN8
keyCode[1] => Equal7.IN3
keyCode[1] => Equal8.IN8
keyCode[1] => Equal9.IN8
keyCode[1] => Equal10.IN4
keyCode[1] => Equal11.IN8
keyCode[1] => Equal12.IN6
keyCode[1] => Equal13.IN7
keyCode[1] => Equal14.IN5
keyCode[1] => Equal15.IN7
keyCode[2] => Equal0.IN7
keyCode[2] => Equal1.IN7
keyCode[2] => Equal2.IN7
keyCode[2] => Equal3.IN7
keyCode[2] => Equal4.IN7
keyCode[2] => Equal5.IN7
keyCode[2] => Equal6.IN7
keyCode[2] => Equal7.IN7
keyCode[2] => Equal8.IN7
keyCode[2] => Equal9.IN7
keyCode[2] => Equal10.IN8
keyCode[2] => Equal11.IN4
keyCode[2] => Equal12.IN5
keyCode[2] => Equal13.IN5
keyCode[2] => Equal14.IN8
keyCode[2] => Equal15.IN4
keyCode[3] => Equal0.IN4
keyCode[3] => Equal1.IN4
keyCode[3] => Equal2.IN6
keyCode[3] => Equal3.IN4
keyCode[3] => Equal4.IN4
keyCode[3] => Equal5.IN6
keyCode[3] => Equal6.IN3
keyCode[3] => Equal7.IN6
keyCode[3] => Equal8.IN6
keyCode[3] => Equal9.IN4
keyCode[3] => Equal10.IN7
keyCode[3] => Equal11.IN3
keyCode[3] => Equal12.IN4
keyCode[3] => Equal13.IN4
keyCode[3] => Equal14.IN4
keyCode[3] => Equal15.IN6
keyCode[4] => Equal0.IN3
keyCode[4] => Equal1.IN6
keyCode[4] => Equal2.IN5
keyCode[4] => Equal3.IN3
keyCode[4] => Equal4.IN3
keyCode[4] => Equal5.IN3
keyCode[4] => Equal6.IN6
keyCode[4] => Equal7.IN5
keyCode[4] => Equal8.IN5
keyCode[4] => Equal9.IN3
keyCode[4] => Equal10.IN6
keyCode[4] => Equal11.IN7
keyCode[4] => Equal12.IN3
keyCode[4] => Equal13.IN3
keyCode[4] => Equal14.IN3
keyCode[4] => Equal15.IN3
keyCode[5] => Equal0.IN2
keyCode[5] => Equal1.IN3
keyCode[5] => Equal2.IN3
keyCode[5] => Equal3.IN6
keyCode[5] => Equal4.IN6
keyCode[5] => Equal5.IN5
keyCode[5] => Equal6.IN5
keyCode[5] => Equal7.IN4
keyCode[5] => Equal8.IN4
keyCode[5] => Equal9.IN2
keyCode[5] => Equal10.IN3
keyCode[5] => Equal11.IN6
keyCode[5] => Equal12.IN7
keyCode[5] => Equal13.IN6
keyCode[5] => Equal14.IN7
keyCode[5] => Equal15.IN5
keyCode[6] => Equal0.IN6
keyCode[6] => Equal1.IN2
keyCode[6] => Equal2.IN2
keyCode[6] => Equal3.IN2
keyCode[6] => Equal4.IN2
keyCode[6] => Equal5.IN2
keyCode[6] => Equal6.IN2
keyCode[6] => Equal7.IN2
keyCode[6] => Equal8.IN2
keyCode[6] => Equal9.IN6
keyCode[6] => Equal10.IN2
keyCode[6] => Equal11.IN2
keyCode[6] => Equal12.IN2
keyCode[6] => Equal13.IN2
keyCode[6] => Equal14.IN2
keyCode[6] => Equal15.IN2
keyCode[7] => Equal0.IN1
keyCode[7] => Equal1.IN1
keyCode[7] => Equal2.IN1
keyCode[7] => Equal3.IN1
keyCode[7] => Equal4.IN1
keyCode[7] => Equal5.IN1
keyCode[7] => Equal6.IN1
keyCode[7] => Equal7.IN1
keyCode[7] => Equal8.IN1
keyCode[7] => Equal9.IN1
keyCode[7] => Equal10.IN1
keyCode[7] => Equal11.IN1
keyCode[7] => Equal12.IN1
keyCode[7] => Equal13.IN1
keyCode[7] => Equal14.IN1
keyCode[7] => Equal15.IN1
keyCode[8] => Equal0.IN0
keyCode[8] => Equal1.IN0
keyCode[8] => Equal2.IN0
keyCode[8] => Equal3.IN0
keyCode[8] => Equal4.IN0
keyCode[8] => Equal5.IN0
keyCode[8] => Equal6.IN0
keyCode[8] => Equal7.IN0
keyCode[8] => Equal8.IN0
keyCode[8] => Equal9.IN0
keyCode[8] => Equal10.IN0
keyCode[8] => Equal11.IN0
keyCode[8] => Equal12.IN0
keyCode[8] => Equal13.IN0
keyCode[8] => Equal14.IN0
keyCode[8] => Equal15.IN0
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => key.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
make => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
brakee => keyIsValid.OUTPUTSELECT
key[0] <= key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[1] <= key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[2] <= key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key[3] <= key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyIsValid <= keyIsValid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|random:random_location
clk => rise_d.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
resetN => rise_d.ACLR
resetN => counter[0].ACLR
resetN => counter[1].ACLR
resetN => counter[2].ACLR
resetN => counter[3].ACLR
resetN => counter[4].ACLR
resetN => counter[5].ACLR
resetN => counter[6].ACLR
resetN => counter[7].ACLR
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
rise => always0.IN1
rise => rise_d.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_LVL|random:random_type
clk => rise_d.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
resetN => rise_d.ACLR
resetN => counter[0].ACLR
resetN => counter[1].ACLR
resetN => counter[2].ACLR
resetN => counter[3].ACLR
resetN => counter[4].ACLR
resetN => counter[5].ACLR
resetN => counter[6].ACLR
resetN => counter[7].ACLR
resetN => dout[0]~reg0.ACLR
resetN => dout[1]~reg0.ACLR
resetN => dout[2]~reg0.ACLR
resetN => dout[3]~reg0.ACLR
resetN => dout[4]~reg0.ACLR
resetN => dout[5]~reg0.ACLR
resetN => dout[6]~reg0.ACLR
resetN => dout[7]~reg0.ACLR
rise => always0.IN1
rise => rise_d.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


