/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  wire [17:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_70z;
  wire [4:0] celloutsig_0_71z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [12:0] _05_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 13'h0000;
    else _05_ <= { celloutsig_0_2z[7:3], celloutsig_0_9z, celloutsig_0_5z };
  assign { _03_[13:10], _01_, _03_[8:1] } = _05_;
  assign celloutsig_0_0z = in_data[38] ^ in_data[37];
  assign celloutsig_0_33z = celloutsig_0_12z[6] ^ celloutsig_0_29z[3];
  assign celloutsig_0_40z = celloutsig_0_29z[0] ^ celloutsig_0_20z;
  assign celloutsig_0_4z = celloutsig_0_3z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_2z[0];
  assign celloutsig_0_57z = celloutsig_0_26z ^ _01_;
  assign celloutsig_0_6z = celloutsig_0_3z[9] ^ celloutsig_0_5z;
  assign celloutsig_0_8z = celloutsig_0_2z[7] ^ celloutsig_0_6z;
  assign celloutsig_1_19z = in_data[96] ^ celloutsig_1_1z[0];
  assign celloutsig_0_10z = in_data[31] ^ celloutsig_0_2z[5];
  assign celloutsig_0_15z = celloutsig_0_3z[6] ^ celloutsig_0_2z[4];
  assign celloutsig_0_17z = celloutsig_0_5z ^ celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_15z ^ celloutsig_0_14z[1];
  assign celloutsig_0_23z = celloutsig_0_2z[1] ^ _02_;
  assign celloutsig_0_25z = celloutsig_0_11z[1] ^ celloutsig_0_15z;
  assign celloutsig_0_26z = celloutsig_0_5z ^ celloutsig_0_6z;
  assign celloutsig_0_32z = celloutsig_0_17z ^ celloutsig_0_4z;
  reg [17:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_3z[2])
    if (celloutsig_1_3z[2]) _23_ <= 18'h00000;
    else _23_ <= { celloutsig_0_2z[4:1], celloutsig_0_13z, celloutsig_0_0z };
  assign { _04_[17:8], _00_, _04_[6:5], _02_, _04_[3:0] } = _23_;
  assign celloutsig_0_3z = { in_data[87:71], celloutsig_0_0z } >>> { in_data[89:73], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_2z[5:2], celloutsig_0_25z } >>> { celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_11z };
  assign celloutsig_0_60z = { _04_[16:8], _00_, _04_[6:5], _02_, _04_[3:0], celloutsig_0_40z, celloutsig_0_29z } >>> { celloutsig_0_3z[15:3], celloutsig_0_2z, celloutsig_0_57z };
  assign celloutsig_0_70z = { celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_40z } >>> { _04_[14:8], _00_, _04_[6:5], _02_, _04_[3:2] };
  assign celloutsig_0_71z = celloutsig_0_34z >>> celloutsig_0_60z[13:9];
  assign celloutsig_1_0z = in_data[168:163] >>> in_data[186:181];
  assign celloutsig_1_1z = celloutsig_1_0z[4:0] >>> celloutsig_1_0z[5:1];
  assign celloutsig_1_3z = in_data[153:149] >>> celloutsig_1_1z;
  assign celloutsig_0_9z = { celloutsig_0_3z[7:3], celloutsig_0_8z, celloutsig_0_8z } >>> celloutsig_0_3z[10:4];
  assign celloutsig_0_11z = { celloutsig_0_2z[4:3], celloutsig_0_4z } >>> celloutsig_0_2z[3:1];
  assign celloutsig_0_12z = { celloutsig_0_9z[6:2], celloutsig_0_6z, celloutsig_0_4z } >>> { celloutsig_0_3z[11:6], celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[9:1], celloutsig_0_8z, celloutsig_0_11z } >>> { celloutsig_0_10z, 1'h0, celloutsig_0_2z, celloutsig_0_10z, 1'h0 };
  assign celloutsig_0_14z = { celloutsig_0_13z[9:8], celloutsig_0_5z, celloutsig_0_0z } >>> celloutsig_0_2z[6:3];
  assign celloutsig_0_19z = { celloutsig_0_2z[6:5], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z } >>> { in_data[15:10], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[67:59] >>> in_data[17:9];
  assign celloutsig_0_29z = { _00_, _04_[6:5], celloutsig_0_17z, celloutsig_0_4z } >>> { _04_[5], _02_, _04_[3:2], celloutsig_0_5z };
  assign { _03_[9], _03_[0] } = { _01_, 1'h0 };
  assign { _04_[7], _04_[4] } = { _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[44:32], out_data[4:0] } = { celloutsig_1_3z[2], celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
