<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU_EU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_EU_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_EU_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_EU_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457581243" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457581243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457583264" xil_pn:in_ck="-6403211067814733620" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457583264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab 1/Lab1_Mux2to1_32bit/Mux2to1_32bit.v"/>
      <outfile xil_pn:name="../../Lab 3/Lab3Xilinx/ALU.v"/>
      <outfile xil_pn:name="../../Lab 3/Lab3Xilinx/ALU_Control.v"/>
      <outfile xil_pn:name="../../Lab 4/RegisterFile/RegFile32.v"/>
      <outfile xil_pn:name="ALU_Ctl_Test.v"/>
      <outfile xil_pn:name="AluTest.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="CPU_EU_Test.v"/>
      <outfile xil_pn:name="Mux2to1_5bit.v"/>
      <outfile xil_pn:name="SignExtend_16to32.v"/>
    </transform>
    <transform xil_pn:end_ts="1457581243" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8581889877709615551" xil_pn:start_ts="1457581243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457583264" xil_pn:in_ck="-6403211067814733620" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457583264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Lab 1/Lab1_Mux2to1_32bit/Mux2to1_32bit.v"/>
      <outfile xil_pn:name="../../Lab 3/Lab3Xilinx/ALU.v"/>
      <outfile xil_pn:name="../../Lab 3/Lab3Xilinx/ALU_Control.v"/>
      <outfile xil_pn:name="../../Lab 4/RegisterFile/RegFile32.v"/>
      <outfile xil_pn:name="ALU_Ctl_Test.v"/>
      <outfile xil_pn:name="AluTest.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="CPU_EU_Test.v"/>
      <outfile xil_pn:name="Mux2to1_5bit.v"/>
      <outfile xil_pn:name="SignExtend_16to32.v"/>
    </transform>
    <transform xil_pn:end_ts="1457583267" xil_pn:in_ck="-6403211067814733620" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2049285509029750871" xil_pn:start_ts="1457583264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_EU_Test_beh.prj"/>
      <outfile xil_pn:name="CPU_EU_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457583267" xil_pn:in_ck="2788682635430736207" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4458925481075697484" xil_pn:start_ts="1457583267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_EU_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
