{
  "module_name": "pinctrl-spear1310.c",
  "hash_id": "2c80811d2be3d966b7cb7cbec1c0354d856e236a8a9a5ca086e41cb927633708",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/spear/pinctrl-spear1310.c",
  "human_readable_source": " \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include \"pinctrl-spear.h\"\n\n#define DRIVER_NAME \"spear1310-pinmux\"\n\n \nstatic const struct pinctrl_pin_desc spear1310_pins[] = {\n\tSPEAR_PIN_0_TO_101,\n\tSPEAR_PIN_102_TO_245,\n};\n\n \n#define PERIP_CFG\t\t\t\t\t0x3B0\n\t#define MCIF_SEL_SHIFT\t\t\t\t5\n\t#define MCIF_SEL_SD\t\t\t\t(0x1 << MCIF_SEL_SHIFT)\n\t#define MCIF_SEL_CF\t\t\t\t(0x2 << MCIF_SEL_SHIFT)\n\t#define MCIF_SEL_XD\t\t\t\t(0x3 << MCIF_SEL_SHIFT)\n\t#define MCIF_SEL_MASK\t\t\t\t(0x3 << MCIF_SEL_SHIFT)\n\n#define PCIE_SATA_CFG\t\t\t\t\t0x3A4\n\t#define PCIE_SATA2_SEL_PCIE\t\t\t(0 << 31)\n\t#define PCIE_SATA1_SEL_PCIE\t\t\t(0 << 30)\n\t#define PCIE_SATA0_SEL_PCIE\t\t\t(0 << 29)\n\t#define PCIE_SATA2_SEL_SATA\t\t\t(1 << 31)\n\t#define PCIE_SATA1_SEL_SATA\t\t\t(1 << 30)\n\t#define PCIE_SATA0_SEL_SATA\t\t\t(1 << 29)\n\t#define SATA2_CFG_TX_CLK_EN\t\t\t(1 << 27)\n\t#define SATA2_CFG_RX_CLK_EN\t\t\t(1 << 26)\n\t#define SATA2_CFG_POWERUP_RESET\t\t\t(1 << 25)\n\t#define SATA2_CFG_PM_CLK_EN\t\t\t(1 << 24)\n\t#define SATA1_CFG_TX_CLK_EN\t\t\t(1 << 23)\n\t#define SATA1_CFG_RX_CLK_EN\t\t\t(1 << 22)\n\t#define SATA1_CFG_POWERUP_RESET\t\t\t(1 << 21)\n\t#define SATA1_CFG_PM_CLK_EN\t\t\t(1 << 20)\n\t#define SATA0_CFG_TX_CLK_EN\t\t\t(1 << 19)\n\t#define SATA0_CFG_RX_CLK_EN\t\t\t(1 << 18)\n\t#define SATA0_CFG_POWERUP_RESET\t\t\t(1 << 17)\n\t#define SATA0_CFG_PM_CLK_EN\t\t\t(1 << 16)\n\t#define PCIE2_CFG_DEVICE_PRESENT\t\t(1 << 11)\n\t#define PCIE2_CFG_POWERUP_RESET\t\t\t(1 << 10)\n\t#define PCIE2_CFG_CORE_CLK_EN\t\t\t(1 << 9)\n\t#define PCIE2_CFG_AUX_CLK_EN\t\t\t(1 << 8)\n\t#define PCIE1_CFG_DEVICE_PRESENT\t\t(1 << 7)\n\t#define PCIE1_CFG_POWERUP_RESET\t\t\t(1 << 6)\n\t#define PCIE1_CFG_CORE_CLK_EN\t\t\t(1 << 5)\n\t#define PCIE1_CFG_AUX_CLK_EN\t\t\t(1 << 4)\n\t#define PCIE0_CFG_DEVICE_PRESENT\t\t(1 << 3)\n\t#define PCIE0_CFG_POWERUP_RESET\t\t\t(1 << 2)\n\t#define PCIE0_CFG_CORE_CLK_EN\t\t\t(1 << 1)\n\t#define PCIE0_CFG_AUX_CLK_EN\t\t\t(1 << 0)\n\n#define PAD_FUNCTION_EN_0\t\t\t\t0x650\n\t#define PMX_UART0_MASK\t\t\t\t(1 << 1)\n\t#define PMX_I2C0_MASK\t\t\t\t(1 << 2)\n\t#define PMX_I2S0_MASK\t\t\t\t(1 << 3)\n\t#define PMX_SSP0_MASK\t\t\t\t(1 << 4)\n\t#define PMX_CLCD1_MASK\t\t\t\t(1 << 5)\n\t#define PMX_EGPIO00_MASK\t\t\t(1 << 6)\n\t#define PMX_EGPIO01_MASK\t\t\t(1 << 7)\n\t#define PMX_EGPIO02_MASK\t\t\t(1 << 8)\n\t#define PMX_EGPIO03_MASK\t\t\t(1 << 9)\n\t#define PMX_EGPIO04_MASK\t\t\t(1 << 10)\n\t#define PMX_EGPIO05_MASK\t\t\t(1 << 11)\n\t#define PMX_EGPIO06_MASK\t\t\t(1 << 12)\n\t#define PMX_EGPIO07_MASK\t\t\t(1 << 13)\n\t#define PMX_EGPIO08_MASK\t\t\t(1 << 14)\n\t#define PMX_EGPIO09_MASK\t\t\t(1 << 15)\n\t#define PMX_SMI_MASK\t\t\t\t(1 << 16)\n\t#define PMX_NAND8_MASK\t\t\t\t(1 << 17)\n\t#define PMX_GMIICLK_MASK\t\t\t(1 << 18)\n\t#define PMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK\t(1 << 19)\n\t#define PMX_RXCLK_RDV_TXEN_D03_MASK\t\t(1 << 20)\n\t#define PMX_GMIID47_MASK\t\t\t(1 << 21)\n\t#define PMX_MDC_MDIO_MASK\t\t\t(1 << 22)\n\t#define PMX_MCI_DATA8_15_MASK\t\t\t(1 << 23)\n\t#define PMX_NFAD23_MASK\t\t\t\t(1 << 24)\n\t#define PMX_NFAD24_MASK\t\t\t\t(1 << 25)\n\t#define PMX_NFAD25_MASK\t\t\t\t(1 << 26)\n\t#define PMX_NFCE3_MASK\t\t\t\t(1 << 27)\n\t#define PMX_NFWPRT3_MASK\t\t\t(1 << 28)\n\t#define PMX_NFRSTPWDWN0_MASK\t\t\t(1 << 29)\n\t#define PMX_NFRSTPWDWN1_MASK\t\t\t(1 << 30)\n\t#define PMX_NFRSTPWDWN2_MASK\t\t\t(1 << 31)\n\n#define PAD_FUNCTION_EN_1\t\t\t\t0x654\n\t#define PMX_NFRSTPWDWN3_MASK\t\t\t(1 << 0)\n\t#define PMX_SMINCS2_MASK\t\t\t(1 << 1)\n\t#define PMX_SMINCS3_MASK\t\t\t(1 << 2)\n\t#define PMX_CLCD2_MASK\t\t\t\t(1 << 3)\n\t#define PMX_KBD_ROWCOL68_MASK\t\t\t(1 << 4)\n\t#define PMX_EGPIO10_MASK\t\t\t(1 << 5)\n\t#define PMX_EGPIO11_MASK\t\t\t(1 << 6)\n\t#define PMX_EGPIO12_MASK\t\t\t(1 << 7)\n\t#define PMX_EGPIO13_MASK\t\t\t(1 << 8)\n\t#define PMX_EGPIO14_MASK\t\t\t(1 << 9)\n\t#define PMX_EGPIO15_MASK\t\t\t(1 << 10)\n\t#define PMX_UART0_MODEM_MASK\t\t\t(1 << 11)\n\t#define PMX_GPT0_TMR0_MASK\t\t\t(1 << 12)\n\t#define PMX_GPT0_TMR1_MASK\t\t\t(1 << 13)\n\t#define PMX_GPT1_TMR0_MASK\t\t\t(1 << 14)\n\t#define PMX_GPT1_TMR1_MASK\t\t\t(1 << 15)\n\t#define PMX_I2S1_MASK\t\t\t\t(1 << 16)\n\t#define PMX_KBD_ROWCOL25_MASK\t\t\t(1 << 17)\n\t#define PMX_NFIO8_15_MASK\t\t\t(1 << 18)\n\t#define PMX_KBD_COL1_MASK\t\t\t(1 << 19)\n\t#define PMX_NFCE1_MASK\t\t\t\t(1 << 20)\n\t#define PMX_KBD_COL0_MASK\t\t\t(1 << 21)\n\t#define PMX_NFCE2_MASK\t\t\t\t(1 << 22)\n\t#define PMX_KBD_ROW1_MASK\t\t\t(1 << 23)\n\t#define PMX_NFWPRT1_MASK\t\t\t(1 << 24)\n\t#define PMX_KBD_ROW0_MASK\t\t\t(1 << 25)\n\t#define PMX_NFWPRT2_MASK\t\t\t(1 << 26)\n\t#define PMX_MCIDATA0_MASK\t\t\t(1 << 27)\n\t#define PMX_MCIDATA1_MASK\t\t\t(1 << 28)\n\t#define PMX_MCIDATA2_MASK\t\t\t(1 << 29)\n\t#define PMX_MCIDATA3_MASK\t\t\t(1 << 30)\n\t#define PMX_MCIDATA4_MASK\t\t\t(1 << 31)\n\n#define PAD_FUNCTION_EN_2\t\t\t\t0x658\n\t#define PMX_MCIDATA5_MASK\t\t\t(1 << 0)\n\t#define PMX_MCIDATA6_MASK\t\t\t(1 << 1)\n\t#define PMX_MCIDATA7_MASK\t\t\t(1 << 2)\n\t#define PMX_MCIDATA1SD_MASK\t\t\t(1 << 3)\n\t#define PMX_MCIDATA2SD_MASK\t\t\t(1 << 4)\n\t#define PMX_MCIDATA3SD_MASK\t\t\t(1 << 5)\n\t#define PMX_MCIADDR0ALE_MASK\t\t\t(1 << 6)\n\t#define PMX_MCIADDR1CLECLK_MASK\t\t\t(1 << 7)\n\t#define PMX_MCIADDR2_MASK\t\t\t(1 << 8)\n\t#define PMX_MCICECF_MASK\t\t\t(1 << 9)\n\t#define PMX_MCICEXD_MASK\t\t\t(1 << 10)\n\t#define PMX_MCICESDMMC_MASK\t\t\t(1 << 11)\n\t#define PMX_MCICDCF1_MASK\t\t\t(1 << 12)\n\t#define PMX_MCICDCF2_MASK\t\t\t(1 << 13)\n\t#define PMX_MCICDXD_MASK\t\t\t(1 << 14)\n\t#define PMX_MCICDSDMMC_MASK\t\t\t(1 << 15)\n\t#define PMX_MCIDATADIR_MASK\t\t\t(1 << 16)\n\t#define PMX_MCIDMARQWP_MASK\t\t\t(1 << 17)\n\t#define PMX_MCIIORDRE_MASK\t\t\t(1 << 18)\n\t#define PMX_MCIIOWRWE_MASK\t\t\t(1 << 19)\n\t#define PMX_MCIRESETCF_MASK\t\t\t(1 << 20)\n\t#define PMX_MCICS0CE_MASK\t\t\t(1 << 21)\n\t#define PMX_MCICFINTR_MASK\t\t\t(1 << 22)\n\t#define PMX_MCIIORDY_MASK\t\t\t(1 << 23)\n\t#define PMX_MCICS1_MASK\t\t\t\t(1 << 24)\n\t#define PMX_MCIDMAACK_MASK\t\t\t(1 << 25)\n\t#define PMX_MCISDCMD_MASK\t\t\t(1 << 26)\n\t#define PMX_MCILEDS_MASK\t\t\t(1 << 27)\n\t#define PMX_TOUCH_XY_MASK\t\t\t(1 << 28)\n\t#define PMX_SSP0_CS0_MASK\t\t\t(1 << 29)\n\t#define PMX_SSP0_CS1_2_MASK\t\t\t(1 << 30)\n\n#define PAD_DIRECTION_SEL_0\t\t\t\t0x65C\n#define PAD_DIRECTION_SEL_1\t\t\t\t0x660\n#define PAD_DIRECTION_SEL_2\t\t\t\t0x664\n\n \n#define PMX_GMII_MASK\t\t(PMX_GMIICLK_MASK |\t\t\t\\\n\t\t\t\tPMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK |\t\\\n\t\t\t\tPMX_RXCLK_RDV_TXEN_D03_MASK |\t\t\\\n\t\t\t\tPMX_GMIID47_MASK | PMX_MDC_MDIO_MASK)\n\n#define PMX_EGPIO_0_GRP_MASK\t(PMX_EGPIO00_MASK | PMX_EGPIO01_MASK |\t\\\n\t\t\t\tPMX_EGPIO02_MASK |\t\t\t\\\n\t\t\t\tPMX_EGPIO03_MASK | PMX_EGPIO04_MASK |\t\\\n\t\t\t\tPMX_EGPIO05_MASK | PMX_EGPIO06_MASK |\t\\\n\t\t\t\tPMX_EGPIO07_MASK | PMX_EGPIO08_MASK |\t\\\n\t\t\t\tPMX_EGPIO09_MASK)\n#define PMX_EGPIO_1_GRP_MASK\t(PMX_EGPIO10_MASK | PMX_EGPIO11_MASK |\t\\\n\t\t\t\tPMX_EGPIO12_MASK | PMX_EGPIO13_MASK |\t\\\n\t\t\t\tPMX_EGPIO14_MASK | PMX_EGPIO15_MASK)\n\n#define PMX_KEYBOARD_6X6_MASK\t(PMX_KBD_ROW0_MASK | PMX_KBD_ROW1_MASK | \\\n\t\t\t\tPMX_KBD_ROWCOL25_MASK | PMX_KBD_COL0_MASK | \\\n\t\t\t\tPMX_KBD_COL1_MASK)\n\n#define PMX_NAND8BIT_0_MASK\t(PMX_NAND8_MASK | PMX_NFAD23_MASK |\t\\\n\t\t\t\tPMX_NFAD24_MASK | PMX_NFAD25_MASK |\t\\\n\t\t\t\tPMX_NFWPRT3_MASK | PMX_NFRSTPWDWN0_MASK | \\\n\t\t\t\tPMX_NFRSTPWDWN1_MASK | PMX_NFRSTPWDWN2_MASK | \\\n\t\t\t\tPMX_NFCE3_MASK)\n#define PMX_NAND8BIT_1_MASK\tPMX_NFRSTPWDWN3_MASK\n\n#define PMX_NAND16BIT_1_MASK\t(PMX_KBD_ROWCOL25_MASK | PMX_NFIO8_15_MASK)\n#define PMX_NAND_4CHIPS_MASK\t(PMX_NFCE1_MASK | PMX_NFCE2_MASK |\t\\\n\t\t\t\tPMX_NFWPRT1_MASK | PMX_NFWPRT2_MASK |\t\\\n\t\t\t\tPMX_KBD_ROW0_MASK | PMX_KBD_ROW1_MASK |\t\\\n\t\t\t\tPMX_KBD_COL0_MASK | PMX_KBD_COL1_MASK)\n\n#define PMX_MCIFALL_1_MASK\t0xF8000000\n#define PMX_MCIFALL_2_MASK\t0x0FFFFFFF\n\n#define PMX_PCI_REG1_MASK\t(PMX_SMINCS2_MASK | PMX_SMINCS3_MASK |\t\\\n\t\t\t\tPMX_CLCD2_MASK | PMX_KBD_ROWCOL68_MASK | \\\n\t\t\t\tPMX_EGPIO_1_GRP_MASK | PMX_GPT0_TMR0_MASK | \\\n\t\t\t\tPMX_GPT0_TMR1_MASK | PMX_GPT1_TMR0_MASK | \\\n\t\t\t\tPMX_GPT1_TMR1_MASK | PMX_I2S1_MASK |\t\\\n\t\t\t\tPMX_NFCE2_MASK)\n#define PMX_PCI_REG2_MASK\t(PMX_TOUCH_XY_MASK | PMX_SSP0_CS0_MASK | \\\n\t\t\t\tPMX_SSP0_CS1_2_MASK)\n\n#define PMX_SMII_0_1_2_MASK\t(PMX_CLCD2_MASK | PMX_KBD_ROWCOL68_MASK)\n#define PMX_RGMII_REG0_MASK\t(PMX_MCI_DATA8_15_MASK |\t\t\\\n\t\t\t\tPMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK |\t\\\n\t\t\t\tPMX_GMIID47_MASK)\n#define PMX_RGMII_REG1_MASK\t(PMX_KBD_ROWCOL68_MASK | PMX_EGPIO_1_GRP_MASK |\\\n\t\t\t\tPMX_KBD_ROW1_MASK | PMX_NFWPRT1_MASK |\t\\\n\t\t\t\tPMX_KBD_ROW0_MASK | PMX_NFWPRT2_MASK)\n#define PMX_RGMII_REG2_MASK\t(PMX_TOUCH_XY_MASK | PMX_SSP0_CS0_MASK | \\\n\t\t\t\tPMX_SSP0_CS1_2_MASK)\n\n#define PCIE_CFG_VAL(x)\t\t(PCIE_SATA##x##_SEL_PCIE |\t\\\n\t\t\t\tPCIE##x##_CFG_AUX_CLK_EN |\t\\\n\t\t\t\tPCIE##x##_CFG_CORE_CLK_EN |\t\\\n\t\t\t\tPCIE##x##_CFG_POWERUP_RESET |\t\\\n\t\t\t\tPCIE##x##_CFG_DEVICE_PRESENT)\n#define SATA_CFG_VAL(x)\t\t(PCIE_SATA##x##_SEL_SATA |\t\\\n\t\t\t\tSATA##x##_CFG_PM_CLK_EN |\t\\\n\t\t\t\tSATA##x##_CFG_POWERUP_RESET |\t\\\n\t\t\t\tSATA##x##_CFG_RX_CLK_EN |\t\\\n\t\t\t\tSATA##x##_CFG_TX_CLK_EN)\n\n \nstatic const unsigned i2c0_pins[] = { 102, 103 };\nstatic struct spear_muxreg i2c0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_I2C0_MASK,\n\t\t.val = PMX_I2C0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_I2C0_MASK,\n\t\t.val = PMX_I2C0_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c0_modemux[] = {\n\t{\n\t\t.muxregs = i2c0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c0_pingroup = {\n\t.name = \"i2c0_grp\",\n\t.pins = i2c0_pins,\n\t.npins = ARRAY_SIZE(i2c0_pins),\n\t.modemuxs = i2c0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c0_modemux),\n};\n\nstatic const char *const i2c0_grps[] = { \"i2c0_grp\" };\nstatic struct spear_function i2c0_function = {\n\t.name = \"i2c0\",\n\t.groups = i2c0_grps,\n\t.ngroups = ARRAY_SIZE(i2c0_grps),\n};\n\n \nstatic const unsigned ssp0_pins[] = { 109, 110, 111, 112 };\nstatic struct spear_muxreg ssp0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_SSP0_MASK,\n\t\t.val = PMX_SSP0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_SSP0_MASK,\n\t\t.val = PMX_SSP0_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_pingroup = {\n\t.name = \"ssp0_grp\",\n\t.pins = ssp0_pins,\n\t.npins = ARRAY_SIZE(ssp0_pins),\n\t.modemuxs = ssp0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_modemux),\n};\n\n \nstatic const unsigned ssp0_cs0_pins[] = { 96 };\nstatic struct spear_muxreg ssp0_cs0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_SSP0_CS0_MASK,\n\t\t.val = PMX_SSP0_CS0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_SSP0_CS0_MASK,\n\t\t.val = PMX_SSP0_CS0_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_cs0_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_cs0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_cs0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_cs0_pingroup = {\n\t.name = \"ssp0_cs0_grp\",\n\t.pins = ssp0_cs0_pins,\n\t.npins = ARRAY_SIZE(ssp0_cs0_pins),\n\t.modemuxs = ssp0_cs0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_cs0_modemux),\n};\n\n \nstatic const unsigned ssp0_cs1_2_pins[] = { 94, 95 };\nstatic struct spear_muxreg ssp0_cs1_2_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_SSP0_CS1_2_MASK,\n\t\t.val = PMX_SSP0_CS1_2_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_SSP0_CS1_2_MASK,\n\t\t.val = PMX_SSP0_CS1_2_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_cs1_2_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_cs1_2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_cs1_2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_cs1_2_pingroup = {\n\t.name = \"ssp0_cs1_2_grp\",\n\t.pins = ssp0_cs1_2_pins,\n\t.npins = ARRAY_SIZE(ssp0_cs1_2_pins),\n\t.modemuxs = ssp0_cs1_2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_cs1_2_modemux),\n};\n\nstatic const char *const ssp0_grps[] = { \"ssp0_grp\", \"ssp0_cs0_grp\",\n\t\"ssp0_cs1_2_grp\" };\nstatic struct spear_function ssp0_function = {\n\t.name = \"ssp0\",\n\t.groups = ssp0_grps,\n\t.ngroups = ARRAY_SIZE(ssp0_grps),\n};\n\n \nstatic const unsigned i2s0_pins[] = { 104, 105, 106, 107, 108 };\nstatic struct spear_muxreg i2s0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_I2S0_MASK,\n\t\t.val = PMX_I2S0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_I2S0_MASK,\n\t\t.val = PMX_I2S0_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2s0_modemux[] = {\n\t{\n\t\t.muxregs = i2s0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2s0_pingroup = {\n\t.name = \"i2s0_grp\",\n\t.pins = i2s0_pins,\n\t.npins = ARRAY_SIZE(i2s0_pins),\n\t.modemuxs = i2s0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2s0_modemux),\n};\n\nstatic const char *const i2s0_grps[] = { \"i2s0_grp\" };\nstatic struct spear_function i2s0_function = {\n\t.name = \"i2s0\",\n\t.groups = i2s0_grps,\n\t.ngroups = ARRAY_SIZE(i2s0_grps),\n};\n\n \nstatic const unsigned i2s1_pins[] = { 0, 1, 2, 3 };\nstatic struct spear_muxreg i2s1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_I2S1_MASK,\n\t\t.val = PMX_I2S1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_I2S1_MASK,\n\t\t.val = PMX_I2S1_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2s1_modemux[] = {\n\t{\n\t\t.muxregs = i2s1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2s1_pingroup = {\n\t.name = \"i2s1_grp\",\n\t.pins = i2s1_pins,\n\t.npins = ARRAY_SIZE(i2s1_pins),\n\t.modemuxs = i2s1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2s1_modemux),\n};\n\nstatic const char *const i2s1_grps[] = { \"i2s1_grp\" };\nstatic struct spear_function i2s1_function = {\n\t.name = \"i2s1\",\n\t.groups = i2s1_grps,\n\t.ngroups = ARRAY_SIZE(i2s1_grps),\n};\n\n \nstatic const unsigned clcd_pins[] = { 113, 114, 115, 116, 117, 118, 119, 120,\n\t121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134,\n\t135, 136, 137, 138, 139, 140, 141, 142 };\nstatic struct spear_muxreg clcd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = PMX_CLCD1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = PMX_CLCD1_MASK,\n\t},\n};\n\nstatic struct spear_modemux clcd_modemux[] = {\n\t{\n\t\t.muxregs = clcd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(clcd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup clcd_pingroup = {\n\t.name = \"clcd_grp\",\n\t.pins = clcd_pins,\n\t.npins = ARRAY_SIZE(clcd_pins),\n\t.modemuxs = clcd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(clcd_modemux),\n};\n\nstatic const unsigned clcd_high_res_pins[] = { 30, 31, 32, 33, 34, 35, 36, 37,\n\t38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 };\nstatic struct spear_muxreg clcd_high_res_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_CLCD2_MASK,\n\t\t.val = PMX_CLCD2_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_CLCD2_MASK,\n\t\t.val = PMX_CLCD2_MASK,\n\t},\n};\n\nstatic struct spear_modemux clcd_high_res_modemux[] = {\n\t{\n\t\t.muxregs = clcd_high_res_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(clcd_high_res_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup clcd_high_res_pingroup = {\n\t.name = \"clcd_high_res_grp\",\n\t.pins = clcd_high_res_pins,\n\t.npins = ARRAY_SIZE(clcd_high_res_pins),\n\t.modemuxs = clcd_high_res_modemux,\n\t.nmodemuxs = ARRAY_SIZE(clcd_high_res_modemux),\n};\n\nstatic const char *const clcd_grps[] = { \"clcd_grp\", \"clcd_high_res_grp\" };\nstatic struct spear_function clcd_function = {\n\t.name = \"clcd\",\n\t.groups = clcd_grps,\n\t.ngroups = ARRAY_SIZE(clcd_grps),\n};\n\nstatic const unsigned arm_gpio_pins[] = { 18, 19, 20, 21, 22, 23, 143, 144, 145,\n\t146, 147, 148, 149, 150, 151, 152 };\nstatic struct spear_muxreg arm_gpio_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_EGPIO_0_GRP_MASK,\n\t\t.val = PMX_EGPIO_0_GRP_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_EGPIO_1_GRP_MASK,\n\t\t.val = PMX_EGPIO_1_GRP_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_EGPIO_0_GRP_MASK,\n\t\t.val = PMX_EGPIO_0_GRP_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_EGPIO_1_GRP_MASK,\n\t\t.val = PMX_EGPIO_1_GRP_MASK,\n\t},\n};\n\nstatic struct spear_modemux arm_gpio_modemux[] = {\n\t{\n\t\t.muxregs = arm_gpio_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(arm_gpio_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup arm_gpio_pingroup = {\n\t.name = \"arm_gpio_grp\",\n\t.pins = arm_gpio_pins,\n\t.npins = ARRAY_SIZE(arm_gpio_pins),\n\t.modemuxs = arm_gpio_modemux,\n\t.nmodemuxs = ARRAY_SIZE(arm_gpio_modemux),\n};\n\nstatic const char *const arm_gpio_grps[] = { \"arm_gpio_grp\" };\nstatic struct spear_function arm_gpio_function = {\n\t.name = \"arm_gpio\",\n\t.groups = arm_gpio_grps,\n\t.ngroups = ARRAY_SIZE(arm_gpio_grps),\n};\n\n \nstatic const unsigned smi_2_chips_pins[] = { 153, 154, 155, 156, 157 };\nstatic struct spear_muxreg smi_2_chips_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = PMX_SMI_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = PMX_SMI_MASK,\n\t},\n};\n\nstatic struct spear_modemux smi_2_chips_modemux[] = {\n\t{\n\t\t.muxregs = smi_2_chips_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(smi_2_chips_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup smi_2_chips_pingroup = {\n\t.name = \"smi_2_chips_grp\",\n\t.pins = smi_2_chips_pins,\n\t.npins = ARRAY_SIZE(smi_2_chips_pins),\n\t.modemuxs = smi_2_chips_modemux,\n\t.nmodemuxs = ARRAY_SIZE(smi_2_chips_modemux),\n};\n\nstatic const unsigned smi_4_chips_pins[] = { 54, 55 };\nstatic struct spear_muxreg smi_4_chips_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = PMX_SMI_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_SMINCS2_MASK | PMX_SMINCS3_MASK,\n\t\t.val = PMX_SMINCS2_MASK | PMX_SMINCS3_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = PMX_SMI_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_SMINCS2_MASK | PMX_SMINCS3_MASK,\n\t\t.val = PMX_SMINCS2_MASK | PMX_SMINCS3_MASK,\n\t},\n};\n\nstatic struct spear_modemux smi_4_chips_modemux[] = {\n\t{\n\t\t.muxregs = smi_4_chips_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(smi_4_chips_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup smi_4_chips_pingroup = {\n\t.name = \"smi_4_chips_grp\",\n\t.pins = smi_4_chips_pins,\n\t.npins = ARRAY_SIZE(smi_4_chips_pins),\n\t.modemuxs = smi_4_chips_modemux,\n\t.nmodemuxs = ARRAY_SIZE(smi_4_chips_modemux),\n};\n\nstatic const char *const smi_grps[] = { \"smi_2_chips_grp\", \"smi_4_chips_grp\" };\nstatic struct spear_function smi_function = {\n\t.name = \"smi\",\n\t.groups = smi_grps,\n\t.ngroups = ARRAY_SIZE(smi_grps),\n};\n\n \nstatic const unsigned gmii_pins[] = { 173, 174, 175, 176, 177, 178, 179, 180,\n\t181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194,\n\t195, 196, 197, 198, 199, 200 };\nstatic struct spear_muxreg gmii_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_GMII_MASK,\n\t\t.val = PMX_GMII_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_GMII_MASK,\n\t\t.val = PMX_GMII_MASK,\n\t},\n};\n\nstatic struct spear_modemux gmii_modemux[] = {\n\t{\n\t\t.muxregs = gmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gmii_pingroup = {\n\t.name = \"gmii_grp\",\n\t.pins = gmii_pins,\n\t.npins = ARRAY_SIZE(gmii_pins),\n\t.modemuxs = gmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gmii_modemux),\n};\n\nstatic const char *const gmii_grps[] = { \"gmii_grp\" };\nstatic struct spear_function gmii_function = {\n\t.name = \"gmii\",\n\t.groups = gmii_grps,\n\t.ngroups = ARRAY_SIZE(gmii_grps),\n};\n\n \nstatic const unsigned rgmii_pins[] = { 18, 19, 20, 21, 22, 23, 24, 25, 26, 27,\n\t28, 29, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 175,\n\t180, 181, 182, 183, 185, 188, 193, 194, 195, 196, 197, 198, 211, 212 };\nstatic struct spear_muxreg rgmii_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_RGMII_REG0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_RGMII_REG1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_RGMII_REG2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_RGMII_REG0_MASK,\n\t\t.val = PMX_RGMII_REG0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_RGMII_REG1_MASK,\n\t\t.val = PMX_RGMII_REG1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_RGMII_REG2_MASK,\n\t\t.val = PMX_RGMII_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux rgmii_modemux[] = {\n\t{\n\t\t.muxregs = rgmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(rgmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup rgmii_pingroup = {\n\t.name = \"rgmii_grp\",\n\t.pins = rgmii_pins,\n\t.npins = ARRAY_SIZE(rgmii_pins),\n\t.modemuxs = rgmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(rgmii_modemux),\n};\n\nstatic const char *const rgmii_grps[] = { \"rgmii_grp\" };\nstatic struct spear_function rgmii_function = {\n\t.name = \"rgmii\",\n\t.groups = rgmii_grps,\n\t.ngroups = ARRAY_SIZE(rgmii_grps),\n};\n\n \nstatic const unsigned smii_0_1_2_pins[] = { 24, 25, 26, 27, 28, 29, 30, 31, 32,\n\t33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50,\n\t51, 52, 53, 54, 55 };\nstatic struct spear_muxreg smii_0_1_2_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_SMII_0_1_2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_SMII_0_1_2_MASK,\n\t\t.val = PMX_SMII_0_1_2_MASK,\n\t},\n};\n\nstatic struct spear_modemux smii_0_1_2_modemux[] = {\n\t{\n\t\t.muxregs = smii_0_1_2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(smii_0_1_2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup smii_0_1_2_pingroup = {\n\t.name = \"smii_0_1_2_grp\",\n\t.pins = smii_0_1_2_pins,\n\t.npins = ARRAY_SIZE(smii_0_1_2_pins),\n\t.modemuxs = smii_0_1_2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(smii_0_1_2_modemux),\n};\n\nstatic const char *const smii_0_1_2_grps[] = { \"smii_0_1_2_grp\" };\nstatic struct spear_function smii_0_1_2_function = {\n\t.name = \"smii_0_1_2\",\n\t.groups = smii_0_1_2_grps,\n\t.ngroups = ARRAY_SIZE(smii_0_1_2_grps),\n};\n\n \nstatic const unsigned ras_mii_txclk_pins[] = { 98, 99 };\nstatic struct spear_muxreg ras_mii_txclk_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_NFCE2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_NFCE2_MASK,\n\t\t.val = PMX_NFCE2_MASK,\n\t},\n};\n\nstatic struct spear_modemux ras_mii_txclk_modemux[] = {\n\t{\n\t\t.muxregs = ras_mii_txclk_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ras_mii_txclk_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ras_mii_txclk_pingroup = {\n\t.name = \"ras_mii_txclk_grp\",\n\t.pins = ras_mii_txclk_pins,\n\t.npins = ARRAY_SIZE(ras_mii_txclk_pins),\n\t.modemuxs = ras_mii_txclk_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ras_mii_txclk_modemux),\n};\n\nstatic const char *const ras_mii_txclk_grps[] = { \"ras_mii_txclk_grp\" };\nstatic struct spear_function ras_mii_txclk_function = {\n\t.name = \"ras_mii_txclk\",\n\t.groups = ras_mii_txclk_grps,\n\t.ngroups = ARRAY_SIZE(ras_mii_txclk_grps),\n};\n\n \nstatic const unsigned nand_8bit_pins[] = { 56, 57, 58, 59, 60, 61, 62, 63, 64,\n\t65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82,\n\t83, 84, 85, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169,\n\t170, 171, 172, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211,\n\t212 };\nstatic struct spear_muxreg nand_8bit_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_NAND8BIT_0_MASK,\n\t\t.val = PMX_NAND8BIT_0_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_NAND8BIT_1_MASK,\n\t\t.val = PMX_NAND8BIT_1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_NAND8BIT_0_MASK,\n\t\t.val = PMX_NAND8BIT_0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_NAND8BIT_1_MASK,\n\t\t.val = PMX_NAND8BIT_1_MASK,\n\t},\n};\n\nstatic struct spear_modemux nand_8bit_modemux[] = {\n\t{\n\t\t.muxregs = nand_8bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(nand_8bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup nand_8bit_pingroup = {\n\t.name = \"nand_8bit_grp\",\n\t.pins = nand_8bit_pins,\n\t.npins = ARRAY_SIZE(nand_8bit_pins),\n\t.modemuxs = nand_8bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(nand_8bit_modemux),\n};\n\n \nstatic const unsigned nand_16bit_pins[] = { 201, 202, 203, 204, 207, 208, 209,\n\t210 };\nstatic struct spear_muxreg nand_16bit_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_NAND16BIT_1_MASK,\n\t\t.val = PMX_NAND16BIT_1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_NAND16BIT_1_MASK,\n\t\t.val = PMX_NAND16BIT_1_MASK,\n\t},\n};\n\nstatic struct spear_modemux nand_16bit_modemux[] = {\n\t{\n\t\t.muxregs = nand_16bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(nand_16bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup nand_16bit_pingroup = {\n\t.name = \"nand_16bit_grp\",\n\t.pins = nand_16bit_pins,\n\t.npins = ARRAY_SIZE(nand_16bit_pins),\n\t.modemuxs = nand_16bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(nand_16bit_modemux),\n};\n\n \nstatic const unsigned nand_4_chips_pins[] = { 205, 206, 211, 212 };\nstatic struct spear_muxreg nand_4_chips_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_NAND_4CHIPS_MASK,\n\t\t.val = PMX_NAND_4CHIPS_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_NAND_4CHIPS_MASK,\n\t\t.val = PMX_NAND_4CHIPS_MASK,\n\t},\n};\n\nstatic struct spear_modemux nand_4_chips_modemux[] = {\n\t{\n\t\t.muxregs = nand_4_chips_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(nand_4_chips_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup nand_4_chips_pingroup = {\n\t.name = \"nand_4_chips_grp\",\n\t.pins = nand_4_chips_pins,\n\t.npins = ARRAY_SIZE(nand_4_chips_pins),\n\t.modemuxs = nand_4_chips_modemux,\n\t.nmodemuxs = ARRAY_SIZE(nand_4_chips_modemux),\n};\n\nstatic const char *const nand_grps[] = { \"nand_8bit_grp\", \"nand_16bit_grp\",\n\t\"nand_4_chips_grp\" };\nstatic struct spear_function nand_function = {\n\t.name = \"nand\",\n\t.groups = nand_grps,\n\t.ngroups = ARRAY_SIZE(nand_grps),\n};\n\n \nstatic const unsigned keyboard_6x6_pins[] = { 201, 202, 203, 204, 205, 206, 207,\n\t208, 209, 210, 211, 212 };\nstatic struct spear_muxreg keyboard_6x6_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_KEYBOARD_6X6_MASK | PMX_NFIO8_15_MASK |\n\t\t\tPMX_NFCE1_MASK | PMX_NFCE2_MASK | PMX_NFWPRT1_MASK |\n\t\t\tPMX_NFWPRT2_MASK,\n\t\t.val = PMX_KEYBOARD_6X6_MASK,\n\t},\n};\n\nstatic struct spear_modemux keyboard_6x6_modemux[] = {\n\t{\n\t\t.muxregs = keyboard_6x6_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(keyboard_6x6_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup keyboard_6x6_pingroup = {\n\t.name = \"keyboard_6x6_grp\",\n\t.pins = keyboard_6x6_pins,\n\t.npins = ARRAY_SIZE(keyboard_6x6_pins),\n\t.modemuxs = keyboard_6x6_modemux,\n\t.nmodemuxs = ARRAY_SIZE(keyboard_6x6_modemux),\n};\n\n \nstatic const unsigned keyboard_rowcol6_8_pins[] = { 24, 25, 26, 27, 28, 29 };\nstatic struct spear_muxreg keyboard_rowcol6_8_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_KBD_ROWCOL68_MASK,\n\t\t.val = PMX_KBD_ROWCOL68_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_KBD_ROWCOL68_MASK,\n\t\t.val = PMX_KBD_ROWCOL68_MASK,\n\t},\n};\n\nstatic struct spear_modemux keyboard_rowcol6_8_modemux[] = {\n\t{\n\t\t.muxregs = keyboard_rowcol6_8_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(keyboard_rowcol6_8_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup keyboard_rowcol6_8_pingroup = {\n\t.name = \"keyboard_rowcol6_8_grp\",\n\t.pins = keyboard_rowcol6_8_pins,\n\t.npins = ARRAY_SIZE(keyboard_rowcol6_8_pins),\n\t.modemuxs = keyboard_rowcol6_8_modemux,\n\t.nmodemuxs = ARRAY_SIZE(keyboard_rowcol6_8_modemux),\n};\n\nstatic const char *const keyboard_grps[] = { \"keyboard_6x6_grp\",\n\t\"keyboard_rowcol6_8_grp\" };\nstatic struct spear_function keyboard_function = {\n\t.name = \"keyboard\",\n\t.groups = keyboard_grps,\n\t.ngroups = ARRAY_SIZE(keyboard_grps),\n};\n\n \nstatic const unsigned uart0_pins[] = { 100, 101 };\nstatic struct spear_muxreg uart0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_UART0_MASK,\n\t\t.val = PMX_UART0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_UART0_MASK,\n\t\t.val = PMX_UART0_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_modemux[] = {\n\t{\n\t\t.muxregs = uart0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart0_pingroup = {\n\t.name = \"uart0_grp\",\n\t.pins = uart0_pins,\n\t.npins = ARRAY_SIZE(uart0_pins),\n\t.modemuxs = uart0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_modemux),\n};\n\n \nstatic const unsigned uart0_modem_pins[] = { 12, 13, 14, 15, 16, 17 };\nstatic struct spear_muxreg uart0_modem_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = PMX_UART0_MODEM_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = PMX_UART0_MODEM_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_modem_modemux[] = {\n\t{\n\t\t.muxregs = uart0_modem_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_modem_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart0_modem_pingroup = {\n\t.name = \"uart0_modem_grp\",\n\t.pins = uart0_modem_pins,\n\t.npins = ARRAY_SIZE(uart0_modem_pins),\n\t.modemuxs = uart0_modem_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_modem_modemux),\n};\n\nstatic const char *const uart0_grps[] = { \"uart0_grp\", \"uart0_modem_grp\" };\nstatic struct spear_function uart0_function = {\n\t.name = \"uart0\",\n\t.groups = uart0_grps,\n\t.ngroups = ARRAY_SIZE(uart0_grps),\n};\n\n \nstatic const unsigned gpt0_tmr0_pins[] = { 10, 11 };\nstatic struct spear_muxreg gpt0_tmr0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_GPT0_TMR0_MASK,\n\t\t.val = PMX_GPT0_TMR0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_GPT0_TMR0_MASK,\n\t\t.val = PMX_GPT0_TMR0_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt0_tmr0_modemux[] = {\n\t{\n\t\t.muxregs = gpt0_tmr0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt0_tmr0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt0_tmr0_pingroup = {\n\t.name = \"gpt0_tmr0_grp\",\n\t.pins = gpt0_tmr0_pins,\n\t.npins = ARRAY_SIZE(gpt0_tmr0_pins),\n\t.modemuxs = gpt0_tmr0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt0_tmr0_modemux),\n};\n\n \nstatic const unsigned gpt0_tmr1_pins[] = { 8, 9 };\nstatic struct spear_muxreg gpt0_tmr1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_GPT0_TMR1_MASK,\n\t\t.val = PMX_GPT0_TMR1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_GPT0_TMR1_MASK,\n\t\t.val = PMX_GPT0_TMR1_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt0_tmr1_modemux[] = {\n\t{\n\t\t.muxregs = gpt0_tmr1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt0_tmr1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt0_tmr1_pingroup = {\n\t.name = \"gpt0_tmr1_grp\",\n\t.pins = gpt0_tmr1_pins,\n\t.npins = ARRAY_SIZE(gpt0_tmr1_pins),\n\t.modemuxs = gpt0_tmr1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt0_tmr1_modemux),\n};\n\nstatic const char *const gpt0_grps[] = { \"gpt0_tmr0_grp\", \"gpt0_tmr1_grp\" };\nstatic struct spear_function gpt0_function = {\n\t.name = \"gpt0\",\n\t.groups = gpt0_grps,\n\t.ngroups = ARRAY_SIZE(gpt0_grps),\n};\n\n \nstatic const unsigned gpt1_tmr0_pins[] = { 6, 7 };\nstatic struct spear_muxreg gpt1_tmr0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_GPT1_TMR0_MASK,\n\t\t.val = PMX_GPT1_TMR0_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_GPT1_TMR0_MASK,\n\t\t.val = PMX_GPT1_TMR0_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt1_tmr0_modemux[] = {\n\t{\n\t\t.muxregs = gpt1_tmr0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt1_tmr0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt1_tmr0_pingroup = {\n\t.name = \"gpt1_tmr0_grp\",\n\t.pins = gpt1_tmr0_pins,\n\t.npins = ARRAY_SIZE(gpt1_tmr0_pins),\n\t.modemuxs = gpt1_tmr0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt1_tmr0_modemux),\n};\n\n \nstatic const unsigned gpt1_tmr1_pins[] = { 4, 5 };\nstatic struct spear_muxreg gpt1_tmr1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_GPT1_TMR1_MASK,\n\t\t.val = PMX_GPT1_TMR1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_GPT1_TMR1_MASK,\n\t\t.val = PMX_GPT1_TMR1_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt1_tmr1_modemux[] = {\n\t{\n\t\t.muxregs = gpt1_tmr1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt1_tmr1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt1_tmr1_pingroup = {\n\t.name = \"gpt1_tmr1_grp\",\n\t.pins = gpt1_tmr1_pins,\n\t.npins = ARRAY_SIZE(gpt1_tmr1_pins),\n\t.modemuxs = gpt1_tmr1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt1_tmr1_modemux),\n};\n\nstatic const char *const gpt1_grps[] = { \"gpt1_tmr1_grp\", \"gpt1_tmr0_grp\" };\nstatic struct spear_function gpt1_function = {\n\t.name = \"gpt1\",\n\t.groups = gpt1_grps,\n\t.ngroups = ARRAY_SIZE(gpt1_grps),\n};\n\n \nstatic const unsigned mcif_pins[] = { 86, 87, 88, 89, 90, 91, 92, 93, 213, 214,\n\t215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228,\n\t229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242,\n\t243, 244, 245 };\n#define MCIF_MUXREG\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_0,\t\t\t\\\n\t\t.mask = PMX_MCI_DATA8_15_MASK,\t\t\t\\\n\t\t.val = PMX_MCI_DATA8_15_MASK,\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_1,\t\t\t\\\n\t\t.mask = PMX_MCIFALL_1_MASK | PMX_NFWPRT1_MASK |\t\\\n\t\t\tPMX_NFWPRT2_MASK,\t\t\t\\\n\t\t.val = PMX_MCIFALL_1_MASK,\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_2,\t\t\t\\\n\t\t.mask = PMX_MCIFALL_2_MASK,\t\t\t\\\n\t\t.val = PMX_MCIFALL_2_MASK,\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_DIRECTION_SEL_0,\t\t\t\\\n\t\t.mask = PMX_MCI_DATA8_15_MASK,\t\t\t\\\n\t\t.val = PMX_MCI_DATA8_15_MASK,\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_DIRECTION_SEL_1,\t\t\t\\\n\t\t.mask = PMX_MCIFALL_1_MASK | PMX_NFWPRT1_MASK |\t\\\n\t\t\tPMX_NFWPRT2_MASK,\t\t\t\\\n\t\t.val = PMX_MCIFALL_1_MASK | PMX_NFWPRT1_MASK |  \\\n\t\t\tPMX_NFWPRT2_MASK,\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_DIRECTION_SEL_2,\t\t\t\\\n\t\t.mask = PMX_MCIFALL_2_MASK,\t\t\t\\\n\t\t.val = PMX_MCIFALL_2_MASK,\t\t\t\\\n\t}\n\n \nstatic struct spear_muxreg sdhci_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_SD,\n\t},\n};\n\nstatic struct spear_modemux sdhci_modemux[] = {\n\t{\n\t\t.muxregs = sdhci_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sdhci_pingroup = {\n\t.name = \"sdhci_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = sdhci_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sdhci_modemux),\n};\n\nstatic const char *const sdhci_grps[] = { \"sdhci_grp\" };\nstatic struct spear_function sdhci_function = {\n\t.name = \"sdhci\",\n\t.groups = sdhci_grps,\n\t.ngroups = ARRAY_SIZE(sdhci_grps),\n};\n\n \nstatic struct spear_muxreg cf_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_CF,\n\t},\n};\n\nstatic struct spear_modemux cf_modemux[] = {\n\t{\n\t\t.muxregs = cf_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cf_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cf_pingroup = {\n\t.name = \"cf_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = cf_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cf_modemux),\n};\n\nstatic const char *const cf_grps[] = { \"cf_grp\" };\nstatic struct spear_function cf_function = {\n\t.name = \"cf\",\n\t.groups = cf_grps,\n\t.ngroups = ARRAY_SIZE(cf_grps),\n};\n\n \nstatic struct spear_muxreg xd_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_XD,\n\t},\n};\n\nstatic struct spear_modemux xd_modemux[] = {\n\t{\n\t\t.muxregs = xd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(xd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup xd_pingroup = {\n\t.name = \"xd_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = xd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(xd_modemux),\n};\n\nstatic const char *const xd_grps[] = { \"xd_grp\" };\nstatic struct spear_function xd_function = {\n\t.name = \"xd\",\n\t.groups = xd_grps,\n\t.ngroups = ARRAY_SIZE(xd_grps),\n};\n\n \nstatic const unsigned touch_xy_pins[] = { 97 };\nstatic struct spear_muxreg touch_xy_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_TOUCH_XY_MASK,\n\t\t.val = PMX_TOUCH_XY_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_TOUCH_XY_MASK,\n\t\t.val = PMX_TOUCH_XY_MASK,\n\t},\n};\n\nstatic struct spear_modemux touch_xy_modemux[] = {\n\t{\n\t\t.muxregs = touch_xy_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(touch_xy_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup touch_xy_pingroup = {\n\t.name = \"touch_xy_grp\",\n\t.pins = touch_xy_pins,\n\t.npins = ARRAY_SIZE(touch_xy_pins),\n\t.modemuxs = touch_xy_modemux,\n\t.nmodemuxs = ARRAY_SIZE(touch_xy_modemux),\n};\n\nstatic const char *const touch_xy_grps[] = { \"touch_xy_grp\" };\nstatic struct spear_function touch_xy_function = {\n\t.name = \"touchscreen\",\n\t.groups = touch_xy_grps,\n\t.ngroups = ARRAY_SIZE(touch_xy_grps),\n};\n\n \n \nstatic const unsigned uart1_dis_i2c_pins[] = { 102, 103 };\nstatic struct spear_muxreg uart1_dis_i2c_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_I2C0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_I2C0_MASK,\n\t\t.val = PMX_I2C0_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart1_dis_i2c_modemux[] = {\n\t{\n\t\t.muxregs = uart1_dis_i2c_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_dis_i2c_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart_1_dis_i2c_pingroup = {\n\t.name = \"uart1_disable_i2c_grp\",\n\t.pins = uart1_dis_i2c_pins,\n\t.npins = ARRAY_SIZE(uart1_dis_i2c_pins),\n\t.modemuxs = uart1_dis_i2c_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart1_dis_i2c_modemux),\n};\n\n \nstatic const unsigned uart1_dis_sd_pins[] = { 214, 215 };\nstatic struct spear_muxreg uart1_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_MCIDATA1_MASK |\n\t\t\tPMX_MCIDATA2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_MCIDATA1_MASK |\n\t\t\tPMX_MCIDATA2_MASK,\n\t\t.val = PMX_MCIDATA1_MASK |\n\t\t\tPMX_MCIDATA2_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart1_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = uart1_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart_1_dis_sd_pingroup = {\n\t.name = \"uart1_disable_sd_grp\",\n\t.pins = uart1_dis_sd_pins,\n\t.npins = ARRAY_SIZE(uart1_dis_sd_pins),\n\t.modemuxs = uart1_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart1_dis_sd_modemux),\n};\n\nstatic const char *const uart1_grps[] = { \"uart1_disable_i2c_grp\",\n\t\"uart1_disable_sd_grp\" };\nstatic struct spear_function uart1_function = {\n\t.name = \"uart1\",\n\t.groups = uart1_grps,\n\t.ngroups = ARRAY_SIZE(uart1_grps),\n};\n\n \nstatic const unsigned uart2_3_pins[] = { 104, 105, 106, 107 };\nstatic struct spear_muxreg uart2_3_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_I2S0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_I2S0_MASK,\n\t\t.val = PMX_I2S0_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart2_3_modemux[] = {\n\t{\n\t\t.muxregs = uart2_3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart2_3_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart_2_3_pingroup = {\n\t.name = \"uart2_3_grp\",\n\t.pins = uart2_3_pins,\n\t.npins = ARRAY_SIZE(uart2_3_pins),\n\t.modemuxs = uart2_3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart2_3_modemux),\n};\n\nstatic const char *const uart2_3_grps[] = { \"uart2_3_grp\" };\nstatic struct spear_function uart2_3_function = {\n\t.name = \"uart2_3\",\n\t.groups = uart2_3_grps,\n\t.ngroups = ARRAY_SIZE(uart2_3_grps),\n};\n\n \nstatic const unsigned uart4_pins[] = { 108, 113 };\nstatic struct spear_muxreg uart4_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_I2S0_MASK | PMX_CLCD1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_I2S0_MASK | PMX_CLCD1_MASK,\n\t\t.val = PMX_I2S0_MASK | PMX_CLCD1_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart4_modemux[] = {\n\t{\n\t\t.muxregs = uart4_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart4_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart_4_pingroup = {\n\t.name = \"uart4_grp\",\n\t.pins = uart4_pins,\n\t.npins = ARRAY_SIZE(uart4_pins),\n\t.modemuxs = uart4_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart4_modemux),\n};\n\nstatic const char *const uart4_grps[] = { \"uart4_grp\" };\nstatic struct spear_function uart4_function = {\n\t.name = \"uart4\",\n\t.groups = uart4_grps,\n\t.ngroups = ARRAY_SIZE(uart4_grps),\n};\n\n \nstatic const unsigned uart5_pins[] = { 114, 115 };\nstatic struct spear_muxreg uart5_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = PMX_CLCD1_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart5_modemux[] = {\n\t{\n\t\t.muxregs = uart5_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart5_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart_5_pingroup = {\n\t.name = \"uart5_grp\",\n\t.pins = uart5_pins,\n\t.npins = ARRAY_SIZE(uart5_pins),\n\t.modemuxs = uart5_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart5_modemux),\n};\n\nstatic const char *const uart5_grps[] = { \"uart5_grp\" };\nstatic struct spear_function uart5_function = {\n\t.name = \"uart5\",\n\t.groups = uart5_grps,\n\t.ngroups = ARRAY_SIZE(uart5_grps),\n};\n\n \nstatic const unsigned rs485_0_1_tdm_0_1_pins[] = { 116, 117, 118, 119, 120, 121,\n\t122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135,\n\t136, 137 };\nstatic struct spear_muxreg rs485_0_1_tdm_0_1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = PMX_CLCD1_MASK,\n\t},\n};\n\nstatic struct spear_modemux rs485_0_1_tdm_0_1_modemux[] = {\n\t{\n\t\t.muxregs = rs485_0_1_tdm_0_1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(rs485_0_1_tdm_0_1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup rs485_0_1_tdm_0_1_pingroup = {\n\t.name = \"rs485_0_1_tdm_0_1_grp\",\n\t.pins = rs485_0_1_tdm_0_1_pins,\n\t.npins = ARRAY_SIZE(rs485_0_1_tdm_0_1_pins),\n\t.modemuxs = rs485_0_1_tdm_0_1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(rs485_0_1_tdm_0_1_modemux),\n};\n\nstatic const char *const rs485_0_1_tdm_0_1_grps[] = { \"rs485_0_1_tdm_0_1_grp\" };\nstatic struct spear_function rs485_0_1_tdm_0_1_function = {\n\t.name = \"rs485_0_1_tdm_0_1\",\n\t.groups = rs485_0_1_tdm_0_1_grps,\n\t.ngroups = ARRAY_SIZE(rs485_0_1_tdm_0_1_grps),\n};\n\n \nstatic const unsigned i2c_1_2_pins[] = { 138, 139, 140, 141 };\nstatic struct spear_muxreg i2c_1_2_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_CLCD1_MASK,\n\t\t.val = PMX_CLCD1_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c_1_2_modemux[] = {\n\t{\n\t\t.muxregs = i2c_1_2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c_1_2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c_1_2_pingroup = {\n\t.name = \"i2c_1_2_grp\",\n\t.pins = i2c_1_2_pins,\n\t.npins = ARRAY_SIZE(i2c_1_2_pins),\n\t.modemuxs = i2c_1_2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c_1_2_modemux),\n};\n\nstatic const char *const i2c_1_2_grps[] = { \"i2c_1_2_grp\" };\nstatic struct spear_function i2c_1_2_function = {\n\t.name = \"i2c_1_2\",\n\t.groups = i2c_1_2_grps,\n\t.ngroups = ARRAY_SIZE(i2c_1_2_grps),\n};\n\n \n \nstatic const unsigned i2c3_dis_smi_clcd_pins[] = { 142, 153 };\nstatic struct spear_muxreg i2c3_dis_smi_clcd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_CLCD1_MASK | PMX_SMI_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_CLCD1_MASK | PMX_SMI_MASK,\n\t\t.val = PMX_CLCD1_MASK | PMX_SMI_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c3_dis_smi_clcd_modemux[] = {\n\t{\n\t\t.muxregs = i2c3_dis_smi_clcd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c3_dis_smi_clcd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c3_dis_smi_clcd_pingroup = {\n\t.name = \"i2c3_dis_smi_clcd_grp\",\n\t.pins = i2c3_dis_smi_clcd_pins,\n\t.npins = ARRAY_SIZE(i2c3_dis_smi_clcd_pins),\n\t.modemuxs = i2c3_dis_smi_clcd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c3_dis_smi_clcd_modemux),\n};\n\n \n \nstatic const unsigned i2c3_dis_sd_i2s0_pins[] = { 0, 216 };\nstatic struct spear_muxreg i2c3_dis_sd_i2s0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_I2S1_MASK | PMX_MCIDATA3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_I2S1_MASK | PMX_MCIDATA3_MASK,\n\t\t.val = PMX_I2S1_MASK | PMX_MCIDATA3_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c3_dis_sd_i2s0_modemux[] = {\n\t{\n\t\t.muxregs = i2c3_dis_sd_i2s0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c3_dis_sd_i2s0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c3_dis_sd_i2s0_pingroup = {\n\t.name = \"i2c3_dis_sd_i2s0_grp\",\n\t.pins = i2c3_dis_sd_i2s0_pins,\n\t.npins = ARRAY_SIZE(i2c3_dis_sd_i2s0_pins),\n\t.modemuxs = i2c3_dis_sd_i2s0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c3_dis_sd_i2s0_modemux),\n};\n\nstatic const char *const i2c3_grps[] = { \"i2c3_dis_smi_clcd_grp\",\n\t\"i2c3_dis_sd_i2s0_grp\" };\nstatic struct spear_function i2c3_unction = {\n\t.name = \"i2c3_i2s1\",\n\t.groups = i2c3_grps,\n\t.ngroups = ARRAY_SIZE(i2c3_grps),\n};\n\n \n \nstatic const unsigned i2c_4_5_dis_smi_pins[] = { 154, 155, 156, 157 };\nstatic struct spear_muxreg i2c_4_5_dis_smi_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_SMI_MASK,\n\t\t.val = PMX_SMI_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c_4_5_dis_smi_modemux[] = {\n\t{\n\t\t.muxregs = i2c_4_5_dis_smi_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c_4_5_dis_smi_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c_4_5_dis_smi_pingroup = {\n\t.name = \"i2c_4_5_dis_smi_grp\",\n\t.pins = i2c_4_5_dis_smi_pins,\n\t.npins = ARRAY_SIZE(i2c_4_5_dis_smi_pins),\n\t.modemuxs = i2c_4_5_dis_smi_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c_4_5_dis_smi_modemux),\n};\n\n \n \nstatic const unsigned i2c4_dis_sd_pins[] = { 217, 218 };\nstatic struct spear_muxreg i2c4_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_MCIDATA4_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCIDATA5_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_MCIDATA4_MASK,\n\t\t.val = PMX_MCIDATA4_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCIDATA5_MASK,\n\t\t.val = PMX_MCIDATA5_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c4_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = i2c4_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c4_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c4_dis_sd_pingroup = {\n\t.name = \"i2c4_dis_sd_grp\",\n\t.pins = i2c4_dis_sd_pins,\n\t.npins = ARRAY_SIZE(i2c4_dis_sd_pins),\n\t.modemuxs = i2c4_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c4_dis_sd_modemux),\n};\n\n \n \nstatic const unsigned i2c5_dis_sd_pins[] = { 219, 220 };\nstatic struct spear_muxreg i2c5_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCIDATA6_MASK |\n\t\t\tPMX_MCIDATA7_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCIDATA6_MASK |\n\t\t\tPMX_MCIDATA7_MASK,\n\t\t.val = PMX_MCIDATA6_MASK |\n\t\t\tPMX_MCIDATA7_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c5_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = i2c5_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c5_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c5_dis_sd_pingroup = {\n\t.name = \"i2c5_dis_sd_grp\",\n\t.pins = i2c5_dis_sd_pins,\n\t.npins = ARRAY_SIZE(i2c5_dis_sd_pins),\n\t.modemuxs = i2c5_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c5_dis_sd_modemux),\n};\n\nstatic const char *const i2c_4_5_grps[] = { \"i2c5_dis_sd_grp\",\n\t\"i2c4_dis_sd_grp\", \"i2c_4_5_dis_smi_grp\" };\nstatic struct spear_function i2c_4_5_function = {\n\t.name = \"i2c_4_5\",\n\t.groups = i2c_4_5_grps,\n\t.ngroups = ARRAY_SIZE(i2c_4_5_grps),\n};\n\n \n \nstatic const unsigned i2c_6_7_dis_kbd_pins[] = { 207, 208, 209, 210 };\nstatic struct spear_muxreg i2c_6_7_dis_kbd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK,\n\t\t.val = PMX_KBD_ROWCOL25_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c_6_7_dis_kbd_modemux[] = {\n\t{\n\t\t.muxregs = i2c_6_7_dis_kbd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c_6_7_dis_kbd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c_6_7_dis_kbd_pingroup = {\n\t.name = \"i2c_6_7_dis_kbd_grp\",\n\t.pins = i2c_6_7_dis_kbd_pins,\n\t.npins = ARRAY_SIZE(i2c_6_7_dis_kbd_pins),\n\t.modemuxs = i2c_6_7_dis_kbd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c_6_7_dis_kbd_modemux),\n};\n\n \n \nstatic const unsigned i2c6_dis_sd_pins[] = { 236, 237 };\nstatic struct spear_muxreg i2c6_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCIIORDRE_MASK |\n\t\t\tPMX_MCIIOWRWE_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCIIORDRE_MASK |\n\t\t\tPMX_MCIIOWRWE_MASK,\n\t\t.val = PMX_MCIIORDRE_MASK |\n\t\t\tPMX_MCIIOWRWE_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c6_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = i2c6_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c6_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c6_dis_sd_pingroup = {\n\t.name = \"i2c6_dis_sd_grp\",\n\t.pins = i2c6_dis_sd_pins,\n\t.npins = ARRAY_SIZE(i2c6_dis_sd_pins),\n\t.modemuxs = i2c6_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c6_dis_sd_modemux),\n};\n\n \nstatic const unsigned i2c7_dis_sd_pins[] = { 238, 239 };\nstatic struct spear_muxreg i2c7_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCIRESETCF_MASK |\n\t\t\tPMX_MCICS0CE_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCIRESETCF_MASK |\n\t\t\tPMX_MCICS0CE_MASK,\n\t\t.val = PMX_MCIRESETCF_MASK |\n\t\t\tPMX_MCICS0CE_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c7_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = i2c7_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c7_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c7_dis_sd_pingroup = {\n\t.name = \"i2c7_dis_sd_grp\",\n\t.pins = i2c7_dis_sd_pins,\n\t.npins = ARRAY_SIZE(i2c7_dis_sd_pins),\n\t.modemuxs = i2c7_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c7_dis_sd_modemux),\n};\n\nstatic const char *const i2c_6_7_grps[] = { \"i2c6_dis_sd_grp\",\n\t\"i2c7_dis_sd_grp\", \"i2c_6_7_dis_kbd_grp\" };\nstatic struct spear_function i2c_6_7_function = {\n\t.name = \"i2c_6_7\",\n\t.groups = i2c_6_7_grps,\n\t.ngroups = ARRAY_SIZE(i2c_6_7_grps),\n};\n\n \n \nstatic const unsigned can0_dis_nor_pins[] = { 56, 57 };\nstatic struct spear_muxreg can0_dis_nor_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_NFRSTPWDWN2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_NFRSTPWDWN3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_NFRSTPWDWN2_MASK,\n\t\t.val = PMX_NFRSTPWDWN2_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_NFRSTPWDWN3_MASK,\n\t\t.val = PMX_NFRSTPWDWN3_MASK,\n\t},\n};\n\nstatic struct spear_modemux can0_dis_nor_modemux[] = {\n\t{\n\t\t.muxregs = can0_dis_nor_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can0_dis_nor_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can0_dis_nor_pingroup = {\n\t.name = \"can0_dis_nor_grp\",\n\t.pins = can0_dis_nor_pins,\n\t.npins = ARRAY_SIZE(can0_dis_nor_pins),\n\t.modemuxs = can0_dis_nor_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can0_dis_nor_modemux),\n};\n\n \n \nstatic const unsigned can0_dis_sd_pins[] = { 240, 241 };\nstatic struct spear_muxreg can0_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCICFINTR_MASK | PMX_MCIIORDY_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCICFINTR_MASK | PMX_MCIIORDY_MASK,\n\t\t.val = PMX_MCICFINTR_MASK | PMX_MCIIORDY_MASK,\n\t},\n};\n\nstatic struct spear_modemux can0_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = can0_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can0_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can0_dis_sd_pingroup = {\n\t.name = \"can0_dis_sd_grp\",\n\t.pins = can0_dis_sd_pins,\n\t.npins = ARRAY_SIZE(can0_dis_sd_pins),\n\t.modemuxs = can0_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can0_dis_sd_modemux),\n};\n\nstatic const char *const can0_grps[] = { \"can0_dis_nor_grp\", \"can0_dis_sd_grp\"\n};\nstatic struct spear_function can0_function = {\n\t.name = \"can0\",\n\t.groups = can0_grps,\n\t.ngroups = ARRAY_SIZE(can0_grps),\n};\n\n \n \nstatic const unsigned can1_dis_sd_pins[] = { 242, 243 };\nstatic struct spear_muxreg can1_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCICS1_MASK | PMX_MCIDMAACK_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCICS1_MASK | PMX_MCIDMAACK_MASK,\n\t\t.val = PMX_MCICS1_MASK | PMX_MCIDMAACK_MASK,\n\t},\n};\n\nstatic struct spear_modemux can1_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = can1_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can1_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can1_dis_sd_pingroup = {\n\t.name = \"can1_dis_sd_grp\",\n\t.pins = can1_dis_sd_pins,\n\t.npins = ARRAY_SIZE(can1_dis_sd_pins),\n\t.modemuxs = can1_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can1_dis_sd_modemux),\n};\n\n \n \nstatic const unsigned can1_dis_kbd_pins[] = { 201, 202 };\nstatic struct spear_muxreg can1_dis_kbd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK,\n\t\t.val = PMX_KBD_ROWCOL25_MASK,\n\t},\n};\n\nstatic struct spear_modemux can1_dis_kbd_modemux[] = {\n\t{\n\t\t.muxregs = can1_dis_kbd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(can1_dis_kbd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup can1_dis_kbd_pingroup = {\n\t.name = \"can1_dis_kbd_grp\",\n\t.pins = can1_dis_kbd_pins,\n\t.npins = ARRAY_SIZE(can1_dis_kbd_pins),\n\t.modemuxs = can1_dis_kbd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(can1_dis_kbd_modemux),\n};\n\nstatic const char *const can1_grps[] = { \"can1_dis_sd_grp\", \"can1_dis_kbd_grp\"\n};\nstatic struct spear_function can1_function = {\n\t.name = \"can1\",\n\t.groups = can1_grps,\n\t.ngroups = ARRAY_SIZE(can1_grps),\n};\n\n \nstatic const unsigned pci_pins[] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 18,\n\t19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36,\n\t37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54,\n\t55, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99 };\n\nstatic struct spear_muxreg pci_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_0,\n\t\t.mask = PMX_MCI_DATA8_15_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_PCI_REG1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_PCI_REG2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_0,\n\t\t.mask = PMX_MCI_DATA8_15_MASK,\n\t\t.val = PMX_MCI_DATA8_15_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_PCI_REG1_MASK,\n\t\t.val = PMX_PCI_REG1_MASK,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_PCI_REG2_MASK,\n\t\t.val = PMX_PCI_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux pci_modemux[] = {\n\t{\n\t\t.muxregs = pci_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pci_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pci_pingroup = {\n\t.name = \"pci_grp\",\n\t.pins = pci_pins,\n\t.npins = ARRAY_SIZE(pci_pins),\n\t.modemuxs = pci_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pci_modemux),\n};\n\nstatic const char *const pci_grps[] = { \"pci_grp\" };\nstatic struct spear_function pci_function = {\n\t.name = \"pci\",\n\t.groups = pci_grps,\n\t.ngroups = ARRAY_SIZE(pci_grps),\n};\n\n \nstatic struct spear_muxreg pcie0_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = PCIE_CFG_VAL(0),\n\t\t.val = PCIE_CFG_VAL(0),\n\t},\n};\n\nstatic struct spear_modemux pcie0_modemux[] = {\n\t{\n\t\t.muxregs = pcie0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pcie0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pcie0_pingroup = {\n\t.name = \"pcie0_grp\",\n\t.modemuxs = pcie0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pcie0_modemux),\n};\n\n \nstatic struct spear_muxreg pcie1_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = PCIE_CFG_VAL(1),\n\t\t.val = PCIE_CFG_VAL(1),\n\t},\n};\n\nstatic struct spear_modemux pcie1_modemux[] = {\n\t{\n\t\t.muxregs = pcie1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pcie1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pcie1_pingroup = {\n\t.name = \"pcie1_grp\",\n\t.modemuxs = pcie1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pcie1_modemux),\n};\n\n \nstatic struct spear_muxreg pcie2_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = PCIE_CFG_VAL(2),\n\t\t.val = PCIE_CFG_VAL(2),\n\t},\n};\n\nstatic struct spear_modemux pcie2_modemux[] = {\n\t{\n\t\t.muxregs = pcie2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pcie2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pcie2_pingroup = {\n\t.name = \"pcie2_grp\",\n\t.modemuxs = pcie2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pcie2_modemux),\n};\n\nstatic const char *const pcie_grps[] = { \"pcie0_grp\", \"pcie1_grp\", \"pcie2_grp\"\n};\nstatic struct spear_function pcie_function = {\n\t.name = \"pci_express\",\n\t.groups = pcie_grps,\n\t.ngroups = ARRAY_SIZE(pcie_grps),\n};\n\n \nstatic struct spear_muxreg sata0_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = SATA_CFG_VAL(0),\n\t\t.val = SATA_CFG_VAL(0),\n\t},\n};\n\nstatic struct spear_modemux sata0_modemux[] = {\n\t{\n\t\t.muxregs = sata0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sata0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sata0_pingroup = {\n\t.name = \"sata0_grp\",\n\t.modemuxs = sata0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sata0_modemux),\n};\n\n \nstatic struct spear_muxreg sata1_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = SATA_CFG_VAL(1),\n\t\t.val = SATA_CFG_VAL(1),\n\t},\n};\n\nstatic struct spear_modemux sata1_modemux[] = {\n\t{\n\t\t.muxregs = sata1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sata1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sata1_pingroup = {\n\t.name = \"sata1_grp\",\n\t.modemuxs = sata1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sata1_modemux),\n};\n\n \nstatic struct spear_muxreg sata2_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = SATA_CFG_VAL(2),\n\t\t.val = SATA_CFG_VAL(2),\n\t},\n};\n\nstatic struct spear_modemux sata2_modemux[] = {\n\t{\n\t\t.muxregs = sata2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sata2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sata2_pingroup = {\n\t.name = \"sata2_grp\",\n\t.modemuxs = sata2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sata2_modemux),\n};\n\nstatic const char *const sata_grps[] = { \"sata0_grp\", \"sata1_grp\", \"sata2_grp\"\n};\nstatic struct spear_function sata_function = {\n\t.name = \"sata\",\n\t.groups = sata_grps,\n\t.ngroups = ARRAY_SIZE(sata_grps),\n};\n\n \nstatic const unsigned ssp1_dis_kbd_pins[] = { 203, 204, 205, 206 };\nstatic struct spear_muxreg ssp1_dis_kbd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK | PMX_KBD_COL1_MASK |\n\t\t\tPMX_KBD_COL0_MASK | PMX_NFIO8_15_MASK | PMX_NFCE1_MASK |\n\t\t\tPMX_NFCE2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_1,\n\t\t.mask = PMX_KBD_ROWCOL25_MASK | PMX_KBD_COL1_MASK |\n\t\t\tPMX_KBD_COL0_MASK | PMX_NFIO8_15_MASK | PMX_NFCE1_MASK |\n\t\t\tPMX_NFCE2_MASK,\n\t\t.val = PMX_KBD_ROWCOL25_MASK | PMX_KBD_COL1_MASK |\n\t\t\tPMX_KBD_COL0_MASK | PMX_NFIO8_15_MASK | PMX_NFCE1_MASK |\n\t\t\tPMX_NFCE2_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp1_dis_kbd_modemux[] = {\n\t{\n\t\t.muxregs = ssp1_dis_kbd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_dis_kbd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp1_dis_kbd_pingroup = {\n\t.name = \"ssp1_dis_kbd_grp\",\n\t.pins = ssp1_dis_kbd_pins,\n\t.npins = ARRAY_SIZE(ssp1_dis_kbd_pins),\n\t.modemuxs = ssp1_dis_kbd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp1_dis_kbd_modemux),\n};\n\n \nstatic const unsigned ssp1_dis_sd_pins[] = { 224, 226, 227, 228 };\nstatic struct spear_muxreg ssp1_dis_sd_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCIADDR0ALE_MASK | PMX_MCIADDR2_MASK |\n\t\t\tPMX_MCICECF_MASK | PMX_MCICEXD_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCIADDR0ALE_MASK | PMX_MCIADDR2_MASK |\n\t\t\tPMX_MCICECF_MASK | PMX_MCICEXD_MASK,\n\t\t.val = PMX_MCIADDR0ALE_MASK | PMX_MCIADDR2_MASK |\n\t\t\tPMX_MCICECF_MASK | PMX_MCICEXD_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp1_dis_sd_modemux[] = {\n\t{\n\t\t.muxregs = ssp1_dis_sd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp1_dis_sd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp1_dis_sd_pingroup = {\n\t.name = \"ssp1_dis_sd_grp\",\n\t.pins = ssp1_dis_sd_pins,\n\t.npins = ARRAY_SIZE(ssp1_dis_sd_pins),\n\t.modemuxs = ssp1_dis_sd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp1_dis_sd_modemux),\n};\n\nstatic const char *const ssp1_grps[] = { \"ssp1_dis_kbd_grp\",\n\t\"ssp1_dis_sd_grp\" };\nstatic struct spear_function ssp1_function = {\n\t.name = \"ssp1\",\n\t.groups = ssp1_grps,\n\t.ngroups = ARRAY_SIZE(ssp1_grps),\n};\n\n \nstatic const unsigned gpt64_pins[] = { 230, 231, 232, 245 };\nstatic struct spear_muxreg gpt64_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PMX_MCICDCF1_MASK | PMX_MCICDCF2_MASK | PMX_MCICDXD_MASK\n\t\t\t| PMX_MCILEDS_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_DIRECTION_SEL_2,\n\t\t.mask = PMX_MCICDCF1_MASK | PMX_MCICDCF2_MASK | PMX_MCICDXD_MASK\n\t\t\t| PMX_MCILEDS_MASK,\n\t\t.val = PMX_MCICDCF1_MASK | PMX_MCICDCF2_MASK | PMX_MCICDXD_MASK\n\t\t\t| PMX_MCILEDS_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt64_modemux[] = {\n\t{\n\t\t.muxregs = gpt64_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt64_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt64_pingroup = {\n\t.name = \"gpt64_grp\",\n\t.pins = gpt64_pins,\n\t.npins = ARRAY_SIZE(gpt64_pins),\n\t.modemuxs = gpt64_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt64_modemux),\n};\n\nstatic const char *const gpt64_grps[] = { \"gpt64_grp\" };\nstatic struct spear_function gpt64_function = {\n\t.name = \"gpt64\",\n\t.groups = gpt64_grps,\n\t.ngroups = ARRAY_SIZE(gpt64_grps),\n};\n\n \nstatic struct spear_pingroup *spear1310_pingroups[] = {\n\t&i2c0_pingroup,\n\t&ssp0_pingroup,\n\t&i2s0_pingroup,\n\t&i2s1_pingroup,\n\t&clcd_pingroup,\n\t&clcd_high_res_pingroup,\n\t&arm_gpio_pingroup,\n\t&smi_2_chips_pingroup,\n\t&smi_4_chips_pingroup,\n\t&gmii_pingroup,\n\t&rgmii_pingroup,\n\t&smii_0_1_2_pingroup,\n\t&ras_mii_txclk_pingroup,\n\t&nand_8bit_pingroup,\n\t&nand_16bit_pingroup,\n\t&nand_4_chips_pingroup,\n\t&keyboard_6x6_pingroup,\n\t&keyboard_rowcol6_8_pingroup,\n\t&uart0_pingroup,\n\t&uart0_modem_pingroup,\n\t&gpt0_tmr0_pingroup,\n\t&gpt0_tmr1_pingroup,\n\t&gpt1_tmr0_pingroup,\n\t&gpt1_tmr1_pingroup,\n\t&sdhci_pingroup,\n\t&cf_pingroup,\n\t&xd_pingroup,\n\t&touch_xy_pingroup,\n\t&ssp0_cs0_pingroup,\n\t&ssp0_cs1_2_pingroup,\n\t&uart_1_dis_i2c_pingroup,\n\t&uart_1_dis_sd_pingroup,\n\t&uart_2_3_pingroup,\n\t&uart_4_pingroup,\n\t&uart_5_pingroup,\n\t&rs485_0_1_tdm_0_1_pingroup,\n\t&i2c_1_2_pingroup,\n\t&i2c3_dis_smi_clcd_pingroup,\n\t&i2c3_dis_sd_i2s0_pingroup,\n\t&i2c_4_5_dis_smi_pingroup,\n\t&i2c4_dis_sd_pingroup,\n\t&i2c5_dis_sd_pingroup,\n\t&i2c_6_7_dis_kbd_pingroup,\n\t&i2c6_dis_sd_pingroup,\n\t&i2c7_dis_sd_pingroup,\n\t&can0_dis_nor_pingroup,\n\t&can0_dis_sd_pingroup,\n\t&can1_dis_sd_pingroup,\n\t&can1_dis_kbd_pingroup,\n\t&pci_pingroup,\n\t&pcie0_pingroup,\n\t&pcie1_pingroup,\n\t&pcie2_pingroup,\n\t&sata0_pingroup,\n\t&sata1_pingroup,\n\t&sata2_pingroup,\n\t&ssp1_dis_kbd_pingroup,\n\t&ssp1_dis_sd_pingroup,\n\t&gpt64_pingroup,\n};\n\n \nstatic struct spear_function *spear1310_functions[] = {\n\t&i2c0_function,\n\t&ssp0_function,\n\t&i2s0_function,\n\t&i2s1_function,\n\t&clcd_function,\n\t&arm_gpio_function,\n\t&smi_function,\n\t&gmii_function,\n\t&rgmii_function,\n\t&smii_0_1_2_function,\n\t&ras_mii_txclk_function,\n\t&nand_function,\n\t&keyboard_function,\n\t&uart0_function,\n\t&gpt0_function,\n\t&gpt1_function,\n\t&sdhci_function,\n\t&cf_function,\n\t&xd_function,\n\t&touch_xy_function,\n\t&uart1_function,\n\t&uart2_3_function,\n\t&uart4_function,\n\t&uart5_function,\n\t&rs485_0_1_tdm_0_1_function,\n\t&i2c_1_2_function,\n\t&i2c3_unction,\n\t&i2c_4_5_function,\n\t&i2c_6_7_function,\n\t&can0_function,\n\t&can1_function,\n\t&pci_function,\n\t&pcie_function,\n\t&sata_function,\n\t&ssp1_function,\n\t&gpt64_function,\n};\n\nstatic const unsigned pin18[] = { 18, };\nstatic const unsigned pin19[] = { 19, };\nstatic const unsigned pin20[] = { 20, };\nstatic const unsigned pin21[] = { 21, };\nstatic const unsigned pin22[] = { 22, };\nstatic const unsigned pin23[] = { 23, };\nstatic const unsigned pin54[] = { 54, };\nstatic const unsigned pin55[] = { 55, };\nstatic const unsigned pin56[] = { 56, };\nstatic const unsigned pin57[] = { 57, };\nstatic const unsigned pin58[] = { 58, };\nstatic const unsigned pin59[] = { 59, };\nstatic const unsigned pin60[] = { 60, };\nstatic const unsigned pin61[] = { 61, };\nstatic const unsigned pin62[] = { 62, };\nstatic const unsigned pin63[] = { 63, };\nstatic const unsigned pin143[] = { 143, };\nstatic const unsigned pin144[] = { 144, };\nstatic const unsigned pin145[] = { 145, };\nstatic const unsigned pin146[] = { 146, };\nstatic const unsigned pin147[] = { 147, };\nstatic const unsigned pin148[] = { 148, };\nstatic const unsigned pin149[] = { 149, };\nstatic const unsigned pin150[] = { 150, };\nstatic const unsigned pin151[] = { 151, };\nstatic const unsigned pin152[] = { 152, };\nstatic const unsigned pin205[] = { 205, };\nstatic const unsigned pin206[] = { 206, };\nstatic const unsigned pin211[] = { 211, };\nstatic const unsigned pin212[] = { 212, };\nstatic const unsigned pin213[] = { 213, };\nstatic const unsigned pin214[] = { 214, };\nstatic const unsigned pin215[] = { 215, };\nstatic const unsigned pin216[] = { 216, };\nstatic const unsigned pin217[] = { 217, };\nstatic const unsigned pin218[] = { 218, };\nstatic const unsigned pin219[] = { 219, };\nstatic const unsigned pin220[] = { 220, };\nstatic const unsigned pin221[] = { 221, };\nstatic const unsigned pin222[] = { 222, };\nstatic const unsigned pin223[] = { 223, };\nstatic const unsigned pin224[] = { 224, };\nstatic const unsigned pin225[] = { 225, };\nstatic const unsigned pin226[] = { 226, };\nstatic const unsigned pin227[] = { 227, };\nstatic const unsigned pin228[] = { 228, };\nstatic const unsigned pin229[] = { 229, };\nstatic const unsigned pin230[] = { 230, };\nstatic const unsigned pin231[] = { 231, };\nstatic const unsigned pin232[] = { 232, };\nstatic const unsigned pin233[] = { 233, };\nstatic const unsigned pin234[] = { 234, };\nstatic const unsigned pin235[] = { 235, };\nstatic const unsigned pin236[] = { 236, };\nstatic const unsigned pin237[] = { 237, };\nstatic const unsigned pin238[] = { 238, };\nstatic const unsigned pin239[] = { 239, };\nstatic const unsigned pin240[] = { 240, };\nstatic const unsigned pin241[] = { 241, };\nstatic const unsigned pin242[] = { 242, };\nstatic const unsigned pin243[] = { 243, };\nstatic const unsigned pin244[] = { 244, };\nstatic const unsigned pin245[] = { 245, };\n\nstatic const unsigned pin_grp0[] = { 173, 174, };\nstatic const unsigned pin_grp1[] = { 175, 185, 188, 197, 198, };\nstatic const unsigned pin_grp2[] = { 176, 177, 178, 179, 184, 186, 187, 189,\n\t190, 191, 192, };\nstatic const unsigned pin_grp3[] = { 180, 181, 182, 183, 193, 194, 195, 196, };\nstatic const unsigned pin_grp4[] = { 199, 200, };\nstatic const unsigned pin_grp5[] = { 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74,\n\t75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, };\nstatic const unsigned pin_grp6[] = { 86, 87, 88, 89, 90, 91, 92, 93, };\nstatic const unsigned pin_grp7[] = { 98, 99, };\nstatic const unsigned pin_grp8[] = { 158, 159, 160, 161, 162, 163, 164, 165,\n\t166, 167, 168, 169, 170, 171, 172, };\n\n \nDEFINE_2_MUXREG(i2c0_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_I2C0_MASK, 0, 1);\nDEFINE_2_MUXREG(ssp0_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_SSP0_MASK, 0, 1);\nDEFINE_2_MUXREG(ssp0_cs0_pins, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_SSP0_CS0_MASK, 0, 1);\nDEFINE_2_MUXREG(ssp0_cs1_2_pins, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_SSP0_CS1_2_MASK, 0, 1);\nDEFINE_2_MUXREG(i2s0_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_I2S0_MASK, 0, 1);\nDEFINE_2_MUXREG(i2s1_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_I2S1_MASK, 0, 1);\nDEFINE_2_MUXREG(clcd_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_CLCD1_MASK, 0, 1);\nDEFINE_2_MUXREG(clcd_high_res_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_CLCD2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin18, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO15_MASK, 0, 1);\nDEFINE_2_MUXREG(pin19, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO14_MASK, 0, 1);\nDEFINE_2_MUXREG(pin20, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO13_MASK, 0, 1);\nDEFINE_2_MUXREG(pin21, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO12_MASK, 0, 1);\nDEFINE_2_MUXREG(pin22, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO11_MASK, 0, 1);\nDEFINE_2_MUXREG(pin23, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO10_MASK, 0, 1);\nDEFINE_2_MUXREG(pin143, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO00_MASK, 0, 1);\nDEFINE_2_MUXREG(pin144, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO01_MASK, 0, 1);\nDEFINE_2_MUXREG(pin145, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO02_MASK, 0, 1);\nDEFINE_2_MUXREG(pin146, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO03_MASK, 0, 1);\nDEFINE_2_MUXREG(pin147, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO04_MASK, 0, 1);\nDEFINE_2_MUXREG(pin148, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO05_MASK, 0, 1);\nDEFINE_2_MUXREG(pin149, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO06_MASK, 0, 1);\nDEFINE_2_MUXREG(pin150, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO07_MASK, 0, 1);\nDEFINE_2_MUXREG(pin151, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO08_MASK, 0, 1);\nDEFINE_2_MUXREG(pin152, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_EGPIO09_MASK, 0, 1);\nDEFINE_2_MUXREG(smi_2_chips_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_SMI_MASK, 0, 1);\nDEFINE_2_MUXREG(pin54, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_SMINCS3_MASK, 0, 1);\nDEFINE_2_MUXREG(pin55, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_SMINCS2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin56, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_NFRSTPWDWN3_MASK, 0, 1);\nDEFINE_2_MUXREG(pin57, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFRSTPWDWN2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin58, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFRSTPWDWN1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin59, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFRSTPWDWN0_MASK, 0, 1);\nDEFINE_2_MUXREG(pin60, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFWPRT3_MASK, 0, 1);\nDEFINE_2_MUXREG(pin61, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFCE3_MASK, 0, 1);\nDEFINE_2_MUXREG(pin62, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFAD25_MASK, 0, 1);\nDEFINE_2_MUXREG(pin63, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFAD24_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp0, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_GMIICLK_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp1, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp2, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_RXCLK_RDV_TXEN_D03_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp3, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_GMIID47_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp4, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_MDC_MDIO_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp5, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_NFAD23_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp6, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_MCI_DATA8_15_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp7, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_NFCE2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin_grp8, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_NAND8_MASK, 0, 1);\nDEFINE_2_MUXREG(nand_16bit_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_NAND16BIT_1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin205, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_KBD_COL1_MASK | PMX_NFCE1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin206, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_KBD_COL0_MASK | PMX_NFCE2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin211, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_KBD_ROW1_MASK | PMX_NFWPRT1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin212, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_KBD_ROW0_MASK | PMX_NFWPRT2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin213, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_MCIDATA0_MASK, 0, 1);\nDEFINE_2_MUXREG(pin214, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_MCIDATA1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin215, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_MCIDATA2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin216, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_MCIDATA3_MASK, 0, 1);\nDEFINE_2_MUXREG(pin217, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_MCIDATA4_MASK, 0, 1);\nDEFINE_2_MUXREG(pin218, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA5_MASK, 0, 1);\nDEFINE_2_MUXREG(pin219, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA6_MASK, 0, 1);\nDEFINE_2_MUXREG(pin220, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA7_MASK, 0, 1);\nDEFINE_2_MUXREG(pin221, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA1SD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin222, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA2SD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin223, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATA3SD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin224, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIADDR0ALE_MASK, 0, 1);\nDEFINE_2_MUXREG(pin225, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIADDR1CLECLK_MASK, 0, 1);\nDEFINE_2_MUXREG(pin226, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIADDR2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin227, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICECF_MASK, 0, 1);\nDEFINE_2_MUXREG(pin228, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICEXD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin229, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICESDMMC_MASK, 0, 1);\nDEFINE_2_MUXREG(pin230, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICDCF1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin231, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICDCF2_MASK, 0, 1);\nDEFINE_2_MUXREG(pin232, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICDXD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin233, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICDSDMMC_MASK, 0, 1);\nDEFINE_2_MUXREG(pin234, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDATADIR_MASK, 0, 1);\nDEFINE_2_MUXREG(pin235, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDMARQWP_MASK, 0, 1);\nDEFINE_2_MUXREG(pin236, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIIORDRE_MASK, 0, 1);\nDEFINE_2_MUXREG(pin237, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIIOWRWE_MASK, 0, 1);\nDEFINE_2_MUXREG(pin238, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIRESETCF_MASK, 0, 1);\nDEFINE_2_MUXREG(pin239, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICS0CE_MASK, 0, 1);\nDEFINE_2_MUXREG(pin240, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICFINTR_MASK, 0, 1);\nDEFINE_2_MUXREG(pin241, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIIORDY_MASK, 0, 1);\nDEFINE_2_MUXREG(pin242, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCICS1_MASK, 0, 1);\nDEFINE_2_MUXREG(pin243, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCIDMAACK_MASK, 0, 1);\nDEFINE_2_MUXREG(pin244, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCISDCMD_MASK, 0, 1);\nDEFINE_2_MUXREG(pin245, PAD_FUNCTION_EN_2, PAD_DIRECTION_SEL_2, PMX_MCILEDS_MASK, 0, 1);\nDEFINE_2_MUXREG(keyboard_rowcol6_8_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_KBD_ROWCOL68_MASK, 0, 1);\nDEFINE_2_MUXREG(uart0_pins, PAD_FUNCTION_EN_0, PAD_DIRECTION_SEL_0, PMX_UART0_MASK, 0, 1);\nDEFINE_2_MUXREG(uart0_modem_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_UART0_MODEM_MASK, 0, 1);\nDEFINE_2_MUXREG(gpt0_tmr0_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_GPT0_TMR0_MASK, 0, 1);\nDEFINE_2_MUXREG(gpt0_tmr1_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_GPT0_TMR1_MASK, 0, 1);\nDEFINE_2_MUXREG(gpt1_tmr0_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_GPT1_TMR0_MASK, 0, 1);\nDEFINE_2_MUXREG(gpt1_tmr1_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_GPT1_TMR1_MASK, 0, 1);\nDEFINE_2_MUXREG(touch_xy_pins, PAD_FUNCTION_EN_1, PAD_DIRECTION_SEL_1, PMX_TOUCH_XY_MASK, 0, 1);\n\nstatic struct spear_gpio_pingroup spear1310_gpio_pingroup[] = {\n\tGPIO_PINGROUP(i2c0_pins),\n\tGPIO_PINGROUP(ssp0_pins),\n\tGPIO_PINGROUP(ssp0_cs0_pins),\n\tGPIO_PINGROUP(ssp0_cs1_2_pins),\n\tGPIO_PINGROUP(i2s0_pins),\n\tGPIO_PINGROUP(i2s1_pins),\n\tGPIO_PINGROUP(clcd_pins),\n\tGPIO_PINGROUP(clcd_high_res_pins),\n\tGPIO_PINGROUP(pin18),\n\tGPIO_PINGROUP(pin19),\n\tGPIO_PINGROUP(pin20),\n\tGPIO_PINGROUP(pin21),\n\tGPIO_PINGROUP(pin22),\n\tGPIO_PINGROUP(pin23),\n\tGPIO_PINGROUP(pin143),\n\tGPIO_PINGROUP(pin144),\n\tGPIO_PINGROUP(pin145),\n\tGPIO_PINGROUP(pin146),\n\tGPIO_PINGROUP(pin147),\n\tGPIO_PINGROUP(pin148),\n\tGPIO_PINGROUP(pin149),\n\tGPIO_PINGROUP(pin150),\n\tGPIO_PINGROUP(pin151),\n\tGPIO_PINGROUP(pin152),\n\tGPIO_PINGROUP(smi_2_chips_pins),\n\tGPIO_PINGROUP(pin54),\n\tGPIO_PINGROUP(pin55),\n\tGPIO_PINGROUP(pin56),\n\tGPIO_PINGROUP(pin57),\n\tGPIO_PINGROUP(pin58),\n\tGPIO_PINGROUP(pin59),\n\tGPIO_PINGROUP(pin60),\n\tGPIO_PINGROUP(pin61),\n\tGPIO_PINGROUP(pin62),\n\tGPIO_PINGROUP(pin63),\n\tGPIO_PINGROUP(pin_grp0),\n\tGPIO_PINGROUP(pin_grp1),\n\tGPIO_PINGROUP(pin_grp2),\n\tGPIO_PINGROUP(pin_grp3),\n\tGPIO_PINGROUP(pin_grp4),\n\tGPIO_PINGROUP(pin_grp5),\n\tGPIO_PINGROUP(pin_grp6),\n\tGPIO_PINGROUP(pin_grp7),\n\tGPIO_PINGROUP(pin_grp8),\n\tGPIO_PINGROUP(nand_16bit_pins),\n\tGPIO_PINGROUP(pin205),\n\tGPIO_PINGROUP(pin206),\n\tGPIO_PINGROUP(pin211),\n\tGPIO_PINGROUP(pin212),\n\tGPIO_PINGROUP(pin213),\n\tGPIO_PINGROUP(pin214),\n\tGPIO_PINGROUP(pin215),\n\tGPIO_PINGROUP(pin216),\n\tGPIO_PINGROUP(pin217),\n\tGPIO_PINGROUP(pin218),\n\tGPIO_PINGROUP(pin219),\n\tGPIO_PINGROUP(pin220),\n\tGPIO_PINGROUP(pin221),\n\tGPIO_PINGROUP(pin222),\n\tGPIO_PINGROUP(pin223),\n\tGPIO_PINGROUP(pin224),\n\tGPIO_PINGROUP(pin225),\n\tGPIO_PINGROUP(pin226),\n\tGPIO_PINGROUP(pin227),\n\tGPIO_PINGROUP(pin228),\n\tGPIO_PINGROUP(pin229),\n\tGPIO_PINGROUP(pin230),\n\tGPIO_PINGROUP(pin231),\n\tGPIO_PINGROUP(pin232),\n\tGPIO_PINGROUP(pin233),\n\tGPIO_PINGROUP(pin234),\n\tGPIO_PINGROUP(pin235),\n\tGPIO_PINGROUP(pin236),\n\tGPIO_PINGROUP(pin237),\n\tGPIO_PINGROUP(pin238),\n\tGPIO_PINGROUP(pin239),\n\tGPIO_PINGROUP(pin240),\n\tGPIO_PINGROUP(pin241),\n\tGPIO_PINGROUP(pin242),\n\tGPIO_PINGROUP(pin243),\n\tGPIO_PINGROUP(pin244),\n\tGPIO_PINGROUP(pin245),\n\tGPIO_PINGROUP(keyboard_rowcol6_8_pins),\n\tGPIO_PINGROUP(uart0_pins),\n\tGPIO_PINGROUP(uart0_modem_pins),\n\tGPIO_PINGROUP(gpt0_tmr0_pins),\n\tGPIO_PINGROUP(gpt0_tmr1_pins),\n\tGPIO_PINGROUP(gpt1_tmr0_pins),\n\tGPIO_PINGROUP(gpt1_tmr1_pins),\n\tGPIO_PINGROUP(touch_xy_pins),\n};\n\nstatic struct spear_pinctrl_machdata spear1310_machdata = {\n\t.pins = spear1310_pins,\n\t.npins = ARRAY_SIZE(spear1310_pins),\n\t.groups = spear1310_pingroups,\n\t.ngroups = ARRAY_SIZE(spear1310_pingroups),\n\t.functions = spear1310_functions,\n\t.nfunctions = ARRAY_SIZE(spear1310_functions),\n\t.gpio_pingroups = spear1310_gpio_pingroup,\n\t.ngpio_pingroups = ARRAY_SIZE(spear1310_gpio_pingroup),\n\t.modes_supported = false,\n};\n\nstatic const struct of_device_id spear1310_pinctrl_of_match[] = {\n\t{\n\t\t.compatible = \"st,spear1310-pinmux\",\n\t},\n\t{},\n};\n\nstatic int spear1310_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn spear_pinctrl_probe(pdev, &spear1310_machdata);\n}\n\nstatic struct platform_driver spear1310_pinctrl_driver = {\n\t.driver = {\n\t\t.name = DRIVER_NAME,\n\t\t.of_match_table = spear1310_pinctrl_of_match,\n\t},\n\t.probe = spear1310_pinctrl_probe,\n};\n\nstatic int __init spear1310_pinctrl_init(void)\n{\n\treturn platform_driver_register(&spear1310_pinctrl_driver);\n}\narch_initcall(spear1310_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}