--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34533 paths analyzed, 4235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.886ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_0 (SLICE_X4Y54.C2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 to eI2C_SLAVE/sOSHW_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
    SLICE_X11Y58.A2      net (fanout=4)        1.472   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
    SLICE_X11Y58.A       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X8Y61.A5       net (fanout=3)        0.811   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X8Y61.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT39
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>51
    SLICE_X4Y57.B2       net (fanout=16)       2.025   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>5
    SLICE_X4Y57.B        Tilo                  0.235   eI2C_SLAVE/sREG_DEC<7>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>3
    SLICE_X4Y54.C2       net (fanout=1)        1.623   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>2
    SLICE_X4Y54.CLK      Tas                   0.433   eI2C_SLAVE/sOSHW_REG<0>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15_G
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15
                                                       eI2C_SLAVE/sOSHW_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (1.592ns logic, 5.931ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.720 - 0.769)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.BQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y58.A1      net (fanout=11)       1.338   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y58.A       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X8Y61.A5       net (fanout=3)        0.811   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X8Y61.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT39
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>51
    SLICE_X4Y57.B2       net (fanout=16)       2.025   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>5
    SLICE_X4Y57.B        Tilo                  0.235   eI2C_SLAVE/sREG_DEC<7>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>3
    SLICE_X4Y54.C2       net (fanout=1)        1.623   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>2
    SLICE_X4Y54.CLK      Tas                   0.433   eI2C_SLAVE/sOSHW_REG<0>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15_G
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15
                                                       eI2C_SLAVE/sOSHW_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (1.592ns logic, 5.797ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.072ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y63.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X11Y58.A5      net (fanout=10)       1.021   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X11Y58.A       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X8Y61.A5       net (fanout=3)        0.811   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X8Y61.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT39
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>51
    SLICE_X4Y57.B2       net (fanout=16)       2.025   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>5
    SLICE_X4Y57.B        Tilo                  0.235   eI2C_SLAVE/sREG_DEC<7>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>3
    SLICE_X4Y54.C2       net (fanout=1)        1.623   eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>2
    SLICE_X4Y54.CLK      Tas                   0.433   eI2C_SLAVE/sOSHW_REG<0>
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15_G
                                                       eI2C_SLAVE/sCURRENT_STATE_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT<0>15
                                                       eI2C_SLAVE/sOSHW_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (1.592ns logic, 5.480ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_4 (SLICE_X9Y57.C1), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_1_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_1_1 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.476   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X12Y58.A1      net (fanout=4)        1.356   eI2C_SLAVE/sADDR_REG_1_1
    SLICE_X12Y58.A       Tilo                  0.235   eI2C_SLAVE/sMODE_FF_1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1331
    SLICE_X6Y58.A4       net (fanout=3)        1.072   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>133
    SLICE_X6Y58.A        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT410
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>171
    SLICE_X3Y58.A4       net (fanout=16)       1.009   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>17
    SLICE_X3Y58.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT44
    SLICE_X8Y59.A4       net (fanout=1)        1.105   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT43
    SLICE_X8Y59.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT47
    SLICE_X9Y57.C1       net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT46
    SLICE_X9Y57.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (1.832ns logic, 5.547ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.164ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
    SLICE_X11Y58.A2      net (fanout=4)        1.472   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd1_1
    SLICE_X11Y58.A       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X9Y58.B6       net (fanout=3)        0.362   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X9Y58.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X3Y58.A2       net (fanout=16)       1.405   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X3Y58.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT44
    SLICE_X8Y59.A4       net (fanout=1)        1.105   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT43
    SLICE_X8Y59.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT47
    SLICE_X9Y57.C1       net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT46
    SLICE_X9Y57.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (1.815ns logic, 5.349ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.720 - 0.769)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.BQ      Tcko                  0.430   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y58.A1      net (fanout=11)       1.338   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X11Y58.A       Tilo                  0.259   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>12
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1211
    SLICE_X9Y58.B6       net (fanout=3)        0.362   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>121
    SLICE_X9Y58.B        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>161
    SLICE_X3Y58.A2       net (fanout=16)       1.405   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>16
    SLICE_X3Y58.A        Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT33
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT44
    SLICE_X8Y59.A4       net (fanout=1)        1.105   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT43
    SLICE_X8Y59.A        Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT42
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT47
    SLICE_X9Y57.C1       net (fanout=1)        1.005   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT46
    SLICE_X9Y57.CLK      Tas                   0.373   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_78_OUT415
                                                       eI2C_SLAVE/sOSHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (1.815ns logic, 5.215ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6 (SLICE_X15Y74.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sEMPTY (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.631 - 0.651)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sEMPTY to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.CQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sEMPTY
                                                       eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sEMPTY
    SLICE_X34Y69.C3      net (fanout=18)       1.776   eUART_I2C_BRIDGE/eUART/eRECV_FIFO/sEMPTY
    SLICE_X34Y69.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd20-In
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC21
    SLICE_X23Y73.A2      net (fanout=2)        1.461   eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC2
    SLICE_X23Y73.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0272_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC22
    SLICE_X16Y77.C5      net (fanout=18)       1.395   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sREG_DEC<2>
    SLICE_X16Y77.C       Tilo                  0.235   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv1
    SLICE_X15Y74.CE      net (fanout=2)        1.090   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
    SLICE_X15Y74.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (1.587ns logic, 5.722ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.631 - 0.644)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
    SLICE_X34Y69.C1      net (fanout=16)       0.809   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd26
    SLICE_X34Y69.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd20-In
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC21
    SLICE_X23Y73.A2      net (fanout=2)        1.461   eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC2
    SLICE_X23Y73.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0272_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC22
    SLICE_X16Y77.C5      net (fanout=18)       1.395   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sREG_DEC<2>
    SLICE_X16Y77.C       Tilo                  0.235   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv1
    SLICE_X15Y74.CE      net (fanout=2)        1.090   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
    SLICE_X15Y74.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (1.633ns logic, 4.755ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd27 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.631 - 0.647)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd27 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd28
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd27
    SLICE_X34Y69.C4      net (fanout=15)       0.564   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd27
    SLICE_X34Y69.C       Tilo                  0.255   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd20-In
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC21
    SLICE_X23Y73.A2      net (fanout=2)        1.461   eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC2
    SLICE_X23Y73.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0272_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mmux_sREG_DEC22
    SLICE_X16Y77.C5      net (fanout=18)       1.395   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sREG_DEC<2>
    SLICE_X16Y77.C       Tilo                  0.235   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv1
    SLICE_X15Y74.CE      net (fanout=2)        1.090   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/_n0260_inv
    SLICE_X15Y74.CLK     Tceck                 0.408   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sFIFO_1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (1.587ns logic, 4.510ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eLCD_DRIVER/sBYTE_EN_CNT_2 (SLICE_X40Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eLCD_DRIVER/sBYTE_EN_CNT_1 (FF)
  Destination:          eLCD_DRIVER/sBYTE_EN_CNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eLCD_DRIVER/sBYTE_EN_CNT_1 to eLCD_DRIVER/sBYTE_EN_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y57.CQ      Tcko                  0.200   eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eLCD_DRIVER/sBYTE_EN_CNT_1
    SLICE_X40Y57.C5      net (fanout=1)        0.061   eLCD_DRIVER/sBYTE_EN_CNT<1>
    SLICE_X40Y57.CLK     Tah         (-Th)    -0.121   eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eLCD_DRIVER/Mcount_sBYTE_EN_CNT_xor<2>11
                                                       eLCD_DRIVER/sBYTE_EN_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sISHW_REG_3 (SLICE_X16Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/sISHW_REG_2 (FF)
  Destination:          eI2C_SLAVE/sISHW_REG_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/sISHW_REG_2 to eI2C_SLAVE/sISHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y63.CQ      Tcko                  0.200   eI2C_SLAVE/sISHW_REG<3>
                                                       eI2C_SLAVE/sISHW_REG_2
    SLICE_X16Y63.DX      net (fanout=20)       0.146   eI2C_SLAVE/sISHW_REG<2>
    SLICE_X16Y63.CLK     Tckdi       (-Th)    -0.048   eI2C_SLAVE/sISHW_REG<3>
                                                       eI2C_SLAVE/sISHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (SLICE_X20Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y73.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6
    SLICE_X20Y73.DX      net (fanout=2)        0.146   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<6>
    SLICE_X20Y73.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG_8/CK
  Location pin: SLICE_X2Y57.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG<11>/SR
  Logical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG_8/SR
  Location pin: SLICE_X2Y57.SR
  Clock network: eI2C_SLAVE/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_SLAVE/reg_gen[11].eSLAVE_REG/sREG_0/CK
  Location pin: SLICE_X2Y57.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.886|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34533 paths, 0 nets, and 6147 connections

Design statistics:
   Minimum period:   7.886ns{1}   (Maximum frequency: 126.807MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 05 13:59:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



