Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Aug 17 12:47:13 2016
| Host         : Mimas running 64-bit Debian GNU/Linux 8.4 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -108.325   -19578.100                    523                 7067        0.055        0.000                      0                 7067        2.000        0.000                       0                  3175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 24.414}       48.828          20.480          
  clkfbout_design_1_clk_wiz_0_0  {0.000 44.000}       88.000          11.364          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             0.102        0.000                      0                 5764        0.062        0.000                      0                 5764        4.020        0.000                       0                  2410  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -60.956    -9190.311                    160                  945        0.063        0.000                      0                  945       23.914        0.000                       0                   761  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   12.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                         -10.034     -996.369                    198                  198        0.055        0.000                      0                  198  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0     -108.325   -17080.533                    165                  165        1.301        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0      -10.001    -1501.196                    160                  160        1.950        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 1.450ns (15.339%)  route 8.003ns (84.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          8.003    12.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X8Y68          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.487    12.679    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y68          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)       -0.013    12.628    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 1.450ns (15.365%)  route 7.987ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          7.987    12.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X8Y65          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.491    12.683    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y65          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X8Y65          FDRE (Setup_fdre_C_D)       -0.031    12.614    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.450ns (15.375%)  route 7.981ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          7.981    12.504    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X12Y68         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.487    12.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y68         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                         clock pessimism              0.116    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)       -0.028    12.613    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 1.450ns (15.591%)  route 7.850ns (84.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          7.850    12.373    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X9Y74          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.480    12.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y74          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)       -0.103    12.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 1.450ns (15.560%)  route 7.869ns (84.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          7.869    12.391    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X26Y85         FDRE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.484    12.676    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y85         FDRE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X26Y85         FDRE (Setup_fdre_C_D)       -0.058    12.580    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 1.450ns (15.826%)  route 7.712ns (84.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          7.712    12.235    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X9Y76          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.482    12.674    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y76          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)       -0.067    12.569    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.450ns (15.816%)  route 7.718ns (84.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          7.718    12.241    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X9Y64          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.492    12.684    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y64          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.043    12.603    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.450ns (15.834%)  route 7.707ns (84.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=32, routed)          7.707    12.230    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X8Y66          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.490    12.682    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y66          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)       -0.045    12.599    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 1.326ns (14.323%)  route 7.932ns (85.677%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.717     3.025    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=85, routed)          2.402     5.883    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X20Y66         LUT4 (Prop_lut4_I0_O)        0.150     6.033 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_3/O
                         net (fo=27, routed)          1.494     7.527    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_3_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I0_O)        0.348     7.875 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_5/O
                         net (fo=1, routed)           0.943     8.818    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_5_n_0
    SLICE_X28Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.942 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3/O
                         net (fo=1, routed)           1.279    10.221    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.345 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           1.814    12.159    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[11]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.124    12.283 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    12.283    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X9Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.507    12.699    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.031    12.692    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 1.312ns (14.192%)  route 7.933ns (85.808%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.717     3.025    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=105, routed)         2.942     6.423    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X28Y75         LUT4 (Prop_lut4_I2_O)        0.153     6.576 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_5/O
                         net (fo=24, routed)          1.050     7.625    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.331     7.956 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_5/O
                         net (fo=1, routed)           0.773     8.730    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_5_n_0
    SLICE_X26Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.854 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_3/O
                         net (fo=1, routed)           1.066     9.920    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_3_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.044 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]_i_1/O
                         net (fo=2, routed)           2.102    12.146    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[28]
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.124    12.270 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000    12.270    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X9Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.507    12.699    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.031    12.692    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.559     0.900    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=1, routed)           0.231     1.272    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.317 r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X22Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.828     1.198    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.564     0.905    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X16Y47         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.179    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.831     1.201    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y46         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.455%)  route 0.261ns (55.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.562     0.903    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y50         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=1, routed)           0.261     1.328    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.373 r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X34Y49         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.833     1.203    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y49         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.121     1.295    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.582%)  route 0.261ns (58.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.590     0.931    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y45         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.261     1.333    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0[21]
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.378 r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X36Y54         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.858     1.228    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y54         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.029     1.199    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.092     1.291    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.146%)  route 0.234ns (52.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.554     0.895    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y65         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=1, routed)           0.234     1.293    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg3[1]
    SLICE_X22Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.338 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X22Y62         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.823     1.193    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y62         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.091     1.250    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.926%)  route 0.268ns (59.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.585     0.926    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/Q
                         net (fo=10, routed)          0.268     1.335    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[18]
    SLICE_X2Y52          LUT6 (Prop_lut6_I1_O)        0.045     1.380 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[9]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[9]
    SLICE_X2Y52          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.853     1.223    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.567     0.908    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.176     1.225    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X12Y46         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.284%)  route 0.253ns (54.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.253     1.341    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.386 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.851     1.221    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.227ns (46.067%)  route 0.266ns (53.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.564     0.905    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y48         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.266     1.298    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0[27]
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.099     1.397 r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X36Y50         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.859     1.229    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.092     1.292    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.563     0.904    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=1, routed)           0.054     1.099    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg3[12]
    SLICE_X28Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.144 r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X28Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.831     1.201    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.284     0.917    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X17Y55   design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X14Y58   design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y68   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y61   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X25Y62   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y66   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X25Y73   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y68   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y71   design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y46   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          160  Failing Endpoints,  Worst Slack      -60.956ns,  Total Violation    -9190.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -60.956ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.519ns  (logic 63.292ns (57.791%)  route 46.227ns (42.209%))
  Logic Levels:           313  (CARRY4=274 LUT2=1 LUT4=2 LUT5=30 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 47.491 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124   100.236    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367   100.603 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000   100.603    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.004 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.243 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947   102.190    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328   102.518 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674   103.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348   103.540 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975   104.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124   104.639 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614   105.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124   105.378 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632   106.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124   106.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001   107.135    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124   107.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000   107.259    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   107.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.530   108.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[30]
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.303   108.827 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000   108.827    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[30]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495    47.491    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/C
                         clock pessimism              0.622    48.112    
                         clock uncertainty           -0.321    47.791    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.079    47.870    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         47.870    
                         arrival time                        -108.827    
  -------------------------------------------------------------------
                         slack                                -60.956    

Slack (VIOLATED) :        -60.892ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.369ns  (logic 63.176ns (57.764%)  route 46.193ns (42.236%))
  Logic Levels:           313  (CARRY4=274 LUT2=1 LUT4=2 LUT5=30 LUT6=6)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 47.490 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124   100.236    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367   100.603 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000   100.603    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.004 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.243 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947   102.190    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328   102.518 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674   103.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348   103.540 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975   104.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124   104.639 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614   105.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124   105.378 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632   106.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124   106.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001   107.135    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124   107.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000   107.259    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   107.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   107.882 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.496   108.378    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[29]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.299   108.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000   108.677    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[29]
    SLICE_X7Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494    47.490    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/C
                         clock pessimism              0.588    48.077    
                         clock uncertainty           -0.321    47.756    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.029    47.785    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                        -108.677    
  -------------------------------------------------------------------
                         slack                                -60.892    

Slack (VIOLATED) :        -60.754ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.314ns  (logic 63.196ns (57.811%)  route 46.118ns (42.189%))
  Logic Levels:           313  (CARRY4=274 LUT2=2 LUT4=2 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 47.491 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124   100.236    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367   100.603 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000   100.603    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   101.004 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   101.243 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947   102.190    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328   102.518 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674   103.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348   103.540 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975   104.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124   104.639 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614   105.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124   105.378 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632   106.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124   106.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001   107.135    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124   107.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000   107.259    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   107.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.421   108.320    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter1[0]
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.302   108.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[31]_i_1/O
                         net (fo=1, routed)           0.000   108.622    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter0[31]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495    47.491    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/C
                         clock pessimism              0.622    48.112    
                         clock uncertainty           -0.321    47.791    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.077    47.868    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         47.868    
                         arrival time                        -108.622    
  -------------------------------------------------------------------
                         slack                                -60.754    

Slack (VIOLATED) :        -60.696ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.172ns  (logic 63.276ns (57.960%)  route 45.896ns (42.040%))
  Logic Levels:           312  (CARRY4=274 LUT2=1 LUT3=1 LUT4=1 LUT5=31 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 47.489 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   107.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.456   108.174    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[24]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.306   108.480 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000   108.480    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[24]
    SLICE_X7Y96          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.493    47.489    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X7Y96          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[24]/C
                         clock pessimism              0.588    48.076    
                         clock uncertainty           -0.321    47.755    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)        0.029    47.784    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         47.784    
                         arrival time                        -108.480    
  -------------------------------------------------------------------
                         slack                                -60.696    

Slack (VIOLATED) :        -60.676ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.205ns  (logic 63.312ns (57.975%)  route 45.893ns (42.025%))
  Logic Levels:           313  (CARRY4=275 LUT2=1 LUT4=1 LUT5=31 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 47.490 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.519 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.519    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.758 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.453   108.211    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[27]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.302   108.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000   108.513    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[27]
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494    47.490    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/C
                         clock pessimism              0.588    48.077    
                         clock uncertainty           -0.321    47.756    
    SLICE_X6Y97          FDCE (Setup_fdce_C_D)        0.081    47.837    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         47.837    
                         arrival time                        -108.513    
  -------------------------------------------------------------------
                         slack                                -60.676    

Slack (VIOLATED) :        -60.615ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.140ns  (logic 63.021ns (57.743%)  route 46.120ns (42.257%))
  Logic Levels:           311  (CARRY4=274 LUT2=1 LUT3=1 LUT4=1 LUT5=30 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 47.490 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           1.309   106.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124   106.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[16]_i_4/O
                         net (fo=1, routed)           0.000   106.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[16]_i_4_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   107.248 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.248    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[16]_i_2_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   107.561 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.582   108.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[20]
    SLICE_X6Y98          LUT3 (Prop_lut3_I0_O)        0.306   108.449 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000   108.449    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[20]
    SLICE_X6Y98          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494    47.490    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y98          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[20]/C
                         clock pessimism              0.588    48.077    
                         clock uncertainty           -0.321    47.756    
    SLICE_X6Y98          FDCE (Setup_fdce_C_D)        0.077    47.833    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         47.833    
                         arrival time                        -108.449    
  -------------------------------------------------------------------
                         slack                                -60.615    

Slack (VIOLATED) :        -60.615ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.092ns  (logic 63.178ns (57.913%)  route 45.914ns (42.087%))
  Logic Levels:           312  (CARRY4=274 LUT2=1 LUT3=1 LUT4=1 LUT5=31 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 47.490 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   107.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.474   108.101    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[21]
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.299   108.400 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000   108.400    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[21]
    SLICE_X7Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494    47.490    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X7Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[21]/C
                         clock pessimism              0.588    48.077    
                         clock uncertainty           -0.321    47.756    
    SLICE_X7Y97          FDCE (Setup_fdce_C_D)        0.029    47.785    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         47.785    
                         arrival time                        -108.400    
  -------------------------------------------------------------------
                         slack                                -60.615    

Slack (VIOLATED) :        -60.591ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.155ns  (logic 63.408ns (58.090%)  route 45.747ns (41.910%))
  Logic Levels:           313  (CARRY4=275 LUT2=1 LUT4=1 LUT5=31 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 47.491 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.519 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.519    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.853 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.307   108.160    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[26]
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.303   108.463 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000   108.463    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[26]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495    47.491    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[26]/C
                         clock pessimism              0.622    48.112    
                         clock uncertainty           -0.321    47.791    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.081    47.872    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         47.872    
                         arrival time                        -108.463    
  -------------------------------------------------------------------
                         slack                                -60.591    

Slack (VIOLATED) :        -60.574ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.136ns  (logic 63.390ns (58.083%)  route 45.747ns (41.917%))
  Logic Levels:           313  (CARRY4=275 LUT2=1 LUT4=1 LUT5=31 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 47.491 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.519 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.519    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   107.832 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.307   108.139    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[28]
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.306   108.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000   108.445    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[28]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495    47.491    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[28]/C
                         clock pessimism              0.622    48.112    
                         clock uncertainty           -0.321    47.791    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.079    47.870    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         47.870    
                         arrival time                        -108.445    
  -------------------------------------------------------------------
                         slack                                -60.574    

Slack (VIOLATED) :        -60.541ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.828ns  (clk_out1_design_1_clk_wiz_0_0 rise@48.828ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        109.066ns  (logic 63.198ns (57.945%)  route 45.868ns (42.055%))
  Logic Levels:           312  (CARRY4=274 LUT2=1 LUT4=1 LUT5=31 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 47.490 - 48.828 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.321ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.667    -0.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y94          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDCE (Prop_fdce_C_Q)         0.518    -0.174 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[5]/Q
                         net (fo=3, routed)           2.634     2.460    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[5]
    SLICE_X4Y64          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.097 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.097    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_30_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.214 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.214    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_25_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_20_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.448    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_15_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.565 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.565    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_10_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.880 f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4/O[3]
                         net (fo=5, routed)           1.381     5.261    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]_i_4_n_4
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.307     5.568 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28/O
                         net (fo=1, routed)           0.000     5.568    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[6]_i_28_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_16/CO[3]
                         net (fo=60, routed)          4.043     9.991    design_1_i/IP_PWM_Struct_1/U0/PWM_2/CO[0]
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    10.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1275/O
                         net (fo=1, routed)           0.000    10.115    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000    10.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    11.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    11.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.331    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.445 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221    12.667    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124    12.791 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000    12.791    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.324 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000    13.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000    13.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    13.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    13.792    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.909 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    13.909    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    14.026    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.143 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    14.143    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.397 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105    15.502    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367    15.869 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000    15.869    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    16.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    16.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    16.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    16.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    16.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.989 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000    16.989    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.103 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    17.103    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.217 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    17.217    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105    18.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373    18.967 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000    18.967    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000    19.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.631 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000    19.631    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.745 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    19.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    20.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    20.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    20.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.586 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846    21.431    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373    21.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000    21.804    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    22.337    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.454 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    22.454    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.571 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    22.571    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.688 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    22.688    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.805 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    22.805    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.922 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    22.922    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.039 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    23.039    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.156 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    23.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904    24.314    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367    24.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000    24.681    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000    25.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000    25.345    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000    25.459    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.573 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000    25.573    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.687 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000    25.687    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000    25.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.915 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000    25.915    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000    26.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943    27.243    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373    27.616 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000    27.616    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.166 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000    28.166    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000    28.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000    28.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000    28.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000    28.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000    28.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001    28.850    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000    28.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.235 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084    30.319    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373    30.692 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000    30.692    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.242 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000    31.242    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.356 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000    31.356    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.470 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000    31.470    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000    31.584    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000    31.698    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.812 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000    31.812    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001    31.927    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.041 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000    32.041    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214    33.526    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373    33.899 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000    33.899    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.279 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000    34.279    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.396 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000    34.396    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.513 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000    34.513    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000    34.630    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.747 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000    34.747    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.864 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000    34.864    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.981 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000    34.981    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.098 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000    35.098    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704    36.056    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367    36.423 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000    36.423    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000    36.973    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000    37.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.201 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000    37.201    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000    37.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.429 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001    37.429    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000    37.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000    37.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000    37.771    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686    38.728    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373    39.101 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000    39.101    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000    39.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.751 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000    39.751    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.868 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000    39.868    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000    39.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000    40.102    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.219 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000    40.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.453 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.453    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.707 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952    41.659    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367    42.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000    42.026    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.576 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000    42.576    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.690 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000    42.690    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.804    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.918 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.918    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.032 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.032    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000    43.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.260 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000    43.260    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000    43.374    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.645 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169    44.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373    45.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000    45.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000    45.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000    45.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000    45.965    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.079 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000    46.079    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000    46.193    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.307 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000    46.307    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.421 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000    46.421    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.535 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000    46.535    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889    47.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373    48.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000    48.068    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.601 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000    48.601    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.718 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000    48.718    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.835 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000    48.835    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.952 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000    48.952    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.069 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000    49.069    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000    49.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000    49.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.420 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000    49.420    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.674 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306    50.979    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367    51.346 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000    51.346    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.896 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000    52.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.124 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000    52.124    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.238 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000    52.238    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.352 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000    52.352    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000    52.466    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000    52.580    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000    52.694    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.965 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068    54.034    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373    54.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000    54.407    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000    54.957    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.071 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000    55.071    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.185 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000    55.185    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    55.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.413 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000    55.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.527 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000    55.527    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.641 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000    55.641    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000    55.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026    57.052    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373    57.425 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000    57.425    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000    57.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000    58.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000    58.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.309 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000    58.309    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.426 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000    58.426    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.543 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000    58.543    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.660 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000    58.660    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.777 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000    58.777    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.031 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799    59.830    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367    60.197 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000    60.197    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.730 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000    60.730    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.847 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000    60.847    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000    60.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.081 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000    61.081    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.198 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000    61.198    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.315 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000    61.315    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000    61.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000    61.549    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.803 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892    62.695    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367    63.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000    63.062    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.612 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000    63.612    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.726 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000    63.726    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.840 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000    63.840    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.954 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000    63.954    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.068 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000    64.068    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.182 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000    64.182    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000    64.296    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.410 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000    64.410    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.681 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048    65.729    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373    66.102 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000    66.102    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.652 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000    66.652    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000    66.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000    66.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000    66.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000    67.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000    67.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000    67.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.450 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000    67.450    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113    68.834    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373    69.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000    69.207    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.757 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000    69.757    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000    69.871    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.985 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000    69.985    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.099 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000    70.099    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.213 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000    70.213    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.327 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000    70.327    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.441 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000    70.441    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.555 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000    70.555    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.826 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027    71.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373    72.226 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000    72.226    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.624 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000    72.624    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.738 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000    72.738    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.852 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000    72.852    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000    72.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.080 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000    73.080    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.194 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000    73.194    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.308 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000    73.308    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000    73.422    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270    74.963    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373    75.336 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000    75.336    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.886 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000    75.886    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000    76.000    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000    76.114    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.228 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000    76.228    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000    76.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000    76.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.727 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140    77.867    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373    78.240 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000    78.240    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000    78.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.904 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000    78.904    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.018 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000    79.018    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.132 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000    79.132    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.246 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000    79.246    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.360 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000    79.360    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.474 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000    79.474    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.588 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000    79.588    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.859 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296    81.156    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373    81.529 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000    81.529    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.042 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000    82.042    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.159 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000    82.159    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.276 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000    82.276    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.393 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000    82.393    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.510 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000    82.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.627 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000    82.627    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.744 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000    82.744    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    82.998 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300    84.297    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367    84.664 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000    84.664    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    85.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.161 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000    85.161    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000    85.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.395 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000    85.395    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000    85.512    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    85.629    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.746 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000    85.746    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.000 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412    87.413    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367    87.780 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000    87.780    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.330 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    88.330    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.444 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.444    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.558 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000    88.558    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.672 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000    88.672    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    88.786    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    88.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.014 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    89.014    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641    90.926    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373    91.299 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000    91.299    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    91.831 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.945 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    91.945    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.059 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.059    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000    92.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000    92.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.401 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    92.401    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.515 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    92.515    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.786 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993    93.779    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373    94.152 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000    94.152    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    94.702    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.816 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.816    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.930 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.930    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.044 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.044    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.158 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.158    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.386 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    95.386    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.500 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.500    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.771 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515    97.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373    97.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000    97.658    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    98.038 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.038    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.155 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.155    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.272 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.623 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.623    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.740 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.740    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.857 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.857    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    99.111 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.179   100.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y88          LUT5 (Prop_lut5_I3_O)        0.367   100.657 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9/O
                         net (fo=1, routed)           0.000   100.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_9_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000   101.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   101.541 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/O[1]
                         net (fo=12, routed)          1.462   103.004    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_6
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.303   103.307 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11/O
                         net (fo=1, routed)           0.843   104.149    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_11_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7/O
                         net (fo=7, routed)           1.017   105.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_7_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.124   105.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.577   105.991    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124   106.115 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.634   106.749    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124   106.873 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000   106.873    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000   107.405    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.644 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.428   108.072    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[23]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.302   108.374 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000   108.374    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[23]
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     48.828    48.828 r  
    L16                                               0.000    48.828 r  sys_clock (IN)
                         net (fo=0)                   0.000    48.828    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    50.249 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.411    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    44.503 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    45.905    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.996 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494    47.490    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/C
                         clock pessimism              0.588    48.077    
                         clock uncertainty           -0.321    47.756    
    SLICE_X6Y97          FDCE (Setup_fdce_C_D)        0.077    47.833    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         47.833    
                         arrival time                        -108.374    
  -------------------------------------------------------------------
                         slack                                -60.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/Encoder_2/prev_Pos_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.589    -0.472    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[26]/Q
                         net (fo=17, routed)          0.267    -0.064    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/p_0_in48_in
    SLICE_X40Y49         FDCE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/prev_Pos_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.864    -0.699    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X40Y49         FDCE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/prev_Pos_reg[26]/C
                         clock pessimism              0.503    -0.196    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.070    -0.126    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/prev_Pos_reg[26]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.254%)  route 0.296ns (67.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.555    -0.506    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X18Y85         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.365 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[28]/Q
                         net (fo=13, routed)          0.296    -0.069    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in52_in
    SLICE_X25Y85         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.820    -0.743    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X25Y85         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[28]/C
                         clock pessimism              0.498    -0.245    
    SLICE_X25Y85         FDCE (Hold_fdce_C_D)         0.070    -0.175    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[28]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.401%)  route 0.294ns (67.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.552    -0.509    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X21Y86         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/Q
                         net (fo=15, routed)          0.294    -0.074    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in42_in
    SLICE_X24Y84         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y84         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[23]/C
                         clock pessimism              0.498    -0.246    
    SLICE_X24Y84         FDCE (Hold_fdce_C_D)         0.063    -0.183    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[23]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.674%)  route 0.245ns (62.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.550    -0.511    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X20Y82         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y82         FDCE (Prop_fdce_C_Q)         0.148    -0.363 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[4]/Q
                         net (fo=13, routed)          0.245    -0.118    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in4_in
    SLICE_X25Y82         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.817    -0.746    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X25Y82         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[4]/C
                         clock pessimism              0.498    -0.248    
    SLICE_X25Y82         FDCE (Hold_fdce_C_D)         0.019    -0.229    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.719%)  route 0.304ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.594    -0.467    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X43Y46         FDCE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[15]/Q
                         net (fo=11, routed)          0.304    -0.022    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/p_0_in26_in
    SLICE_X38Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.856    -0.707    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[15]/C
                         clock pessimism              0.503    -0.204    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.059    -0.145    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[15]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.769%)  route 0.282ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.551    -0.510    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X20Y83         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.346 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[19]/Q
                         net (fo=13, routed)          0.282    -0.064    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in34_in
    SLICE_X22Y82         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.817    -0.746    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X22Y82         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[19]/C
                         clock pessimism              0.498    -0.248    
    SLICE_X22Y82         FDRE (Hold_fdre_C_D)         0.060    -0.188    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[19]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.712%)  route 0.334ns (70.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.552    -0.509    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X21Y84         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[27]/Q
                         net (fo=15, routed)          0.334    -0.034    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in50_in
    SLICE_X24Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.815    -0.748    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/C
                         clock pessimism              0.498    -0.250    
    SLICE_X24Y80         FDRE (Hold_fdre_C_D)         0.090    -0.160    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.915%)  route 0.301ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.552    -0.509    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X21Y86         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[20]/Q
                         net (fo=11, routed)          0.301    -0.067    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in36_in
    SLICE_X24Y83         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.818    -0.745    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y83         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[20]/C
                         clock pessimism              0.498    -0.247    
    SLICE_X24Y83         FDCE (Hold_fdce_C_D)         0.052    -0.195    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[20]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.635%)  route 0.310ns (65.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.595    -0.466    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X42Y49         FDCE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_Int_reg[24]/Q
                         net (fo=13, routed)          0.310     0.008    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/p_0_in44_in
    SLICE_X40Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.858    -0.705    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X40Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[24]/C
                         clock pessimism              0.503    -0.202    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.070    -0.132    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[24]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.957%)  route 0.295ns (56.043%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.552    -0.509    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X21Y86         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.368 f  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[23]/Q
                         net (fo=15, routed)          0.241    -0.127    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/p_0_in42_in
    SLICE_X24Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.082 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int[25]_i_2/O
                         net (fo=1, routed)           0.054    -0.028    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int[25]_i_2_n_0
    SLICE_X24Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.017 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int[25]_i_1/O
                         net (fo=1, routed)           0.000     0.017    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int[25]_i_1_n_0
    SLICE_X24Y86         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.820    -0.743    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y86         FDCE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[25]/C
                         clock pessimism              0.498    -0.245    
    SLICE_X24Y86         FDCE (Hold_fdce_C_D)         0.121    -0.124    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[25]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 24.414 }
Period(ns):         48.828
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         48.828      46.673     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         48.828      47.579     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X33Y57     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X31Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X34Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X30Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X34Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X33Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X31Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         48.828      47.828     SLICE_X32Y49     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       48.828      164.532    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X33Y57     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X31Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X34Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X30Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X34Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X33Y58     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X31Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X31Y59     design_1_i/IP_PWM_Struct_0/U0/PWM_2/counter_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X4Y82      design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X10Y78     design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X22Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X22Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X22Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_Int_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X24Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X24Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X24Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X24Y84     design_1_i/IP_Enc_Struct_7/U0/Encoder_2/prev_Pos_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X7Y94      design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X6Y95      design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         24.414      23.914     SLICE_X7Y95      design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 44.000 }
Period(ns):         88.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         88.000      85.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         88.000      86.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         88.000      86.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       88.000      12.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       88.000      125.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          198  Failing Endpoints,  Worst Slack      -10.034ns,  Total Violation     -996.369ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.034ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        12.396ns  (logic 0.456ns (3.679%)  route 11.940ns (96.321%))
  Logic Levels:           0  
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 5422.682 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 5419.228 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.661  5419.228    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X29Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456  5419.684 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[15]/Q
                         net (fo=1, routed)          11.940  5431.624    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[15]
    SLICE_X28Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.490  5422.682    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.000  5422.682    
                         clock uncertainty           -1.034  5421.647    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)       -0.058  5421.589    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                       5421.589    
                         arrival time                       -5431.624    
  -------------------------------------------------------------------
                         slack                                -10.034    

Slack (VIOLATED) :        -9.811ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        12.203ns  (logic 0.456ns (3.737%)  route 11.747ns (96.263%))
  Logic Levels:           0  
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 5422.682 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 5419.228 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.661  5419.228    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X35Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456  5419.684 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[30]/Q
                         net (fo=1, routed)          11.747  5431.431    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[30]
    SLICE_X30Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.490  5422.682    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.000  5422.682    
                         clock uncertainty           -1.034  5421.647    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)       -0.028  5421.619    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                       5421.619    
                         arrival time                       -5431.431    
  -------------------------------------------------------------------
                         slack                                 -9.811    

Slack (VIOLATED) :        -9.584ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        11.822ns  (logic 0.478ns (4.043%)  route 11.344ns (95.957%))
  Logic Levels:           0  
  Clock Path Skew:        3.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 5422.666 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 5419.209 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.643  5419.210    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.478  5419.688 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[31]/Q
                         net (fo=1, routed)          11.344  5431.032    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[31]
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.474  5422.666    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.000  5422.666    
                         clock uncertainty           -1.034  5421.631    
    SLICE_X24Y79         FDRE (Setup_fdre_C_D)       -0.184  5421.447    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                       5421.447    
                         arrival time                       -5431.032    
  -------------------------------------------------------------------
                         slack                                 -9.584    

Slack (VIOLATED) :        -9.385ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        11.758ns  (logic 0.518ns (4.406%)  route 11.240ns (95.594%))
  Logic Levels:           0  
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 5422.682 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 5419.228 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.661  5419.228    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X34Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.518  5419.746 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[17]/Q
                         net (fo=1, routed)          11.240  5430.986    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[17]
    SLICE_X30Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.490  5422.682    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.000  5422.682    
                         clock uncertainty           -1.034  5421.647    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)       -0.047  5421.600    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                       5421.600    
                         arrival time                       -5430.985    
  -------------------------------------------------------------------
                         slack                                 -9.385    

Slack (VIOLATED) :        -9.353ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        11.687ns  (logic 0.456ns (3.902%)  route 11.231ns (96.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 5422.747 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.628ns = ( 5419.297 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.731  5419.298    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X43Y82         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.456  5419.754 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[12]/Q
                         net (fo=1, routed)          11.231  5430.985    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[12]
    SLICE_X41Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.555  5422.747    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.000  5422.747    
                         clock uncertainty           -1.034  5421.712    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.081  5421.631    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                       5421.631    
                         arrival time                       -5430.984    
  -------------------------------------------------------------------
                         slack                                 -9.353    

Slack (VIOLATED) :        -9.054ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        11.407ns  (logic 0.456ns (3.998%)  route 10.951ns (96.002%))
  Logic Levels:           0  
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 5422.682 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 5419.228 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.661  5419.228    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X29Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456  5419.684 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[29]/Q
                         net (fo=1, routed)          10.951  5430.635    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[29]
    SLICE_X26Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.490  5422.682    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.000  5422.682    
                         clock uncertainty           -1.034  5421.647    
    SLICE_X26Y99         FDRE (Setup_fdre_C_D)       -0.067  5421.580    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                       5421.580    
                         arrival time                       -5430.635    
  -------------------------------------------------------------------
                         slack                                 -9.054    

Slack (VIOLATED) :        -8.934ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        11.309ns  (logic 0.456ns (4.032%)  route 10.853ns (95.968%))
  Logic Levels:           0  
  Clock Path Skew:        3.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 5422.666 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.716ns = ( 5419.209 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.643  5419.210    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X25Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.456  5419.666 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[14]/Q
                         net (fo=1, routed)          10.853  5430.519    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[14]
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.474  5422.666    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.000  5422.666    
                         clock uncertainty           -1.034  5421.631    
    SLICE_X24Y79         FDRE (Setup_fdre_C_D)       -0.047  5421.584    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                       5421.584    
                         arrival time                       -5430.518    
  -------------------------------------------------------------------
                         slack                                 -8.934    

Slack (VIOLATED) :        -8.265ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        10.629ns  (logic 0.456ns (4.290%)  route 10.173ns (95.710%))
  Logic Levels:           0  
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5422.678 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 5419.223 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.656  5419.223    design_1_i/IP_Enc_Struct_11/U0/Encoder_2/clk
    SLICE_X25Y97         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDRE (Prop_fdre_C_Q)         0.456  5419.679 r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[10]/Q
                         net (fo=1, routed)          10.173  5429.852    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[10]
    SLICE_X24Y97         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.486  5422.678    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y97         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.000  5422.678    
                         clock uncertainty           -1.034  5421.643    
    SLICE_X24Y97         FDRE (Setup_fdre_C_D)       -0.056  5421.587    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                       5421.587    
                         arrival time                       -5429.852    
  -------------------------------------------------------------------
                         slack                                 -8.265    

Slack (VIOLATED) :        -8.250ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        10.568ns  (logic 0.518ns (4.902%)  route 10.050ns (95.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 5422.683 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 5419.228 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.661  5419.228    design_1_i/IP_Enc_Struct_9/U0/Encoder_2/clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518  5419.746 r  design_1_i/IP_Enc_Struct_9/U0/Encoder_2/Pos_reg[22]/Q
                         net (fo=1, routed)          10.050  5429.796    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[22]
    SLICE_X33Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.491  5422.683    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.000  5422.683    
                         clock uncertainty           -1.034  5421.648    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)       -0.103  5421.545    design_1_i/IP_Enc_Struct_9/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                       5421.545    
                         arrival time                       -5429.795    
  -------------------------------------------------------------------
                         slack                                 -8.250    

Slack (VIOLATED) :        -8.165ns  (required time - arrival time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.075ns  (clk_fpga_0 rise@5420.000ns - clk_out1_design_1_clk_wiz_0_0 rise@5419.925ns)
  Data Path Delay:        10.518ns  (logic 0.456ns (4.335%)  route 10.062ns (95.665%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 5422.770 - 5420.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 5419.324 - 5419.925 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   5419.925  5419.925 r  
    L16                                               0.000  5419.925 r  sys_clock (IN)
                         net (fo=0)                   0.000  5419.925    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  5421.417 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  5422.702    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780  5415.922 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544  5417.466    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5417.567 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.757  5419.324    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456  5419.780 r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[9]/Q
                         net (fo=1, routed)          10.062  5429.842    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[9]
    SLICE_X41Y47         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5420.000  5420.000 r  
    PS7_X0Y0             PS7                          0.000  5420.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  5421.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5421.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.577  5422.770    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y47         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.000  5422.770    
                         clock uncertainty           -1.034  5421.735    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.058  5421.677    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                       5421.677    
                         arrival time                       -5429.842    
  -------------------------------------------------------------------
                         slack                                 -8.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.367ns (6.515%)  route 5.266ns (93.485%))
  Logic Levels:           0  
  Clock Path Skew:        4.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.498    -1.334    design_1_i/IP_Enc_Struct_8/U0/Encoder_2/clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[26]/Q
                         net (fo=1, routed)           5.266     4.299    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[26]
    SLICE_X24Y45         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.669     2.977    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            1.034     4.011    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.233     4.244    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.141ns (4.913%)  route 2.729ns (95.087%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.562    -0.499    design_1_i/IP_Enc_Struct_11/U0/Encoder_2/clk
    SLICE_X13Y96         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[0]/Q
                         net (fo=1, routed)           2.729     2.371    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[0]
    SLICE_X14Y96         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.830     1.200    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y96         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            1.034     2.234    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.063     2.297    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.367ns (6.490%)  route 5.288ns (93.510%))
  Logic Levels:           0  
  Clock Path Skew:        4.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.502    -1.330    design_1_i/IP_Enc_Struct_8/U0/Encoder_2/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.963 r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[18]/Q
                         net (fo=1, routed)           5.288     4.325    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[18]
    SLICE_X30Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.674     2.982    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            1.034     4.016    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.234     4.250    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.250    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 0.418ns (7.380%)  route 5.246ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        4.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.471    -1.361    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X24Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.418    -0.943 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[27]/Q
                         net (fo=1, routed)           5.246     4.303    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[27]
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.645     2.953    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y79         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.000     2.953    
                         clock uncertainty            1.034     3.987    
    SLICE_X24Y79         FDRE (Hold_fdre_C_D)         0.234     4.221    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           4.303    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.367ns (6.473%)  route 5.303ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        4.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.498    -1.334    design_1_i/IP_Enc_Struct_8/U0/Encoder_2/clk
    SLICE_X25Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.967 r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[8]/Q
                         net (fo=1, routed)           5.303     4.336    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[8]
    SLICE_X28Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.674     2.982    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y44         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            1.034     4.016    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.236     4.252    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_6/U0/Encoder_2/Pos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.418ns (7.381%)  route 5.245ns (92.619%))
  Logic Levels:           0  
  Clock Path Skew:        4.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.503    -1.329    design_1_i/IP_Enc_Struct_6/U0/Encoder_2/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/Encoder_2/Pos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.418    -0.911 r  design_1_i/IP_Enc_Struct_6/U0/Encoder_2/Pos_reg[20]/Q
                         net (fo=1, routed)           5.245     4.334    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[20]
    SLICE_X34Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.663     2.971    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            1.034     4.005    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.243     4.248    design_1_i/IP_Enc_Struct_6/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.248    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 0.418ns (7.407%)  route 5.225ns (92.593%))
  Logic Levels:           0  
  Clock Path Skew:        4.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    -1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.562    -1.270    design_1_i/IP_Enc_Struct_10/U0/Encoder_2/clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.418    -0.852 r  design_1_i/IP_Enc_Struct_10/U0/Encoder_2/Pos_reg[20]/Q
                         net (fo=1, routed)           5.225     4.373    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[20]
    SLICE_X37Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.741     3.049    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y53         FDRE                                         r  design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.000     3.049    
                         clock uncertainty            1.034     4.083    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.196     4.279    design_1_i/IP_Enc_Struct_10/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.141ns (4.878%)  route 2.750ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.555    -0.506    design_1_i/IP_Enc_Struct_11/U0/Encoder_2/clk
    SLICE_X15Y86         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  design_1_i/IP_Enc_Struct_11/U0/Encoder_2/Pos_reg[24]/Q
                         net (fo=1, routed)           2.750     2.385    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[24]
    SLICE_X15Y84         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.824     1.194    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y84         FDRE                                         r  design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            1.034     2.228    
    SLICE_X15Y84         FDRE (Hold_fdre_C_D)         0.061     2.289    design_1_i/IP_Enc_Struct_11/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.367ns (6.509%)  route 5.271ns (93.491%))
  Logic Levels:           0  
  Clock Path Skew:        4.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.501    -1.331    design_1_i/IP_Enc_Struct_8/U0/Encoder_2/clk
    SLICE_X26Y41         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  design_1_i/IP_Enc_Struct_8/U0/Encoder_2/Pos_reg[13]/Q
                         net (fo=1, routed)           5.271     4.307    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[13]
    SLICE_X29Y41         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.673     2.981    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y41         FDRE                                         r  design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            1.034     4.015    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.196     4.211    design_1_i/IP_Enc_Struct_8/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.211    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Destination:            design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.367ns (6.471%)  route 5.304ns (93.529%))
  Logic Levels:           0  
  Clock Path Skew:        4.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    -4.325 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.471    -1.361    design_1_i/IP_Enc_Struct_7/U0/Encoder_2/clk
    SLICE_X25Y80         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.367    -0.994 r  design_1_i/IP_Enc_Struct_7/U0/Encoder_2/Pos_reg[20]/Q
                         net (fo=1, routed)           5.304     4.310    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/Q[20]
    SLICE_X24Y78         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.644     2.952    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y78         FDRE                                         r  design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.000     2.952    
                         clock uncertainty            1.034     3.986    
    SLICE_X24Y78         FDRE (Hold_fdre_C_D)         0.222     4.208    design_1_i/IP_Enc_Struct_7/U0/ENC_AXI_IP/enc_axi_v2_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.208    
                         arrival time                           4.310    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          165  Failing Endpoints,  Worst Slack     -108.325ns,  Total Violation   -17080.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -108.325ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        103.060ns  (logic 63.265ns (61.386%)  route 39.796ns (38.614%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=2 LUT4=1 LUT5=28 LUT6=5)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 6248.654 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6349.076 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[0]
                         net (fo=6, routed)           1.120  6350.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_7
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299  6350.495 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14/O
                         net (fo=2, routed)           0.579  6351.074    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.124  6351.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6/O
                         net (fo=5, routed)           0.773  6351.972    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.124  6352.096 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.350  6352.446    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124  6352.570 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.653  6353.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I2_O)        0.124  6353.347 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2/O
                         net (fo=3, routed)           0.721  6354.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124  6354.192 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5/O
                         net (fo=1, routed)           0.000  6354.192    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6354.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  6354.903 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.799  6355.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[28]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.306  6356.008 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000  6356.008    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[28]
    SLICE_X10Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.483  6248.655    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/C
                         clock pessimism              0.000  6248.655    
                         clock uncertainty           -1.034  6247.620    
    SLICE_X10Y80         FDCE (Setup_fdce_C_D)        0.081  6247.701    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                       6247.701    
                         arrival time                       -6356.026    
  -------------------------------------------------------------------
                         slack                               -108.325    

Slack (VIOLATED) :        -108.141ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.827ns  (logic 63.397ns (61.654%)  route 39.431ns (38.346%))
  Logic Levels:           316  (CARRY4=279 LUT2=1 LUT3=2 LUT4=1 LUT5=28 LUT6=5)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 6248.654 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6349.076 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[0]
                         net (fo=6, routed)           1.120  6350.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_7
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299  6350.495 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14/O
                         net (fo=2, routed)           0.579  6351.074    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.124  6351.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6/O
                         net (fo=5, routed)           0.773  6351.972    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.124  6352.096 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.350  6352.446    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124  6352.570 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.653  6353.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I2_O)        0.124  6353.347 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2/O
                         net (fo=3, routed)           0.721  6354.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124  6354.192 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5/O
                         net (fo=1, routed)           0.000  6354.192    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6354.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6354.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6355.038 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.434  6355.472    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[30]
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.303  6355.775 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000  6355.775    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[30]
    SLICE_X13Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.483  6248.655    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]/C
                         clock pessimism              0.000  6248.655    
                         clock uncertainty           -1.034  6247.620    
    SLICE_X13Y79         FDCE (Setup_fdce_C_D)        0.032  6247.652    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                       6247.652    
                         arrival time                       -6355.793    
  -------------------------------------------------------------------
                         slack                               -108.141    

Slack (VIOLATED) :        -108.106ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.783ns  (logic 61.880ns (60.204%)  route 40.903ns (39.796%))
  Logic Levels:           308  (CARRY4=269 LUT2=1 LUT3=1 LUT4=1 LUT5=30 LUT6=6)
  Clock Path Skew:        -4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 6248.667 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 6253.034 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.726  6253.034    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456  6253.490 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=38, routed)          1.187  6254.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124  6254.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116/O
                         net (fo=1, routed)           0.000  6254.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.548  6257.097    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I1_O)        0.124  6257.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267/O
                         net (fo=1, routed)           0.000  6257.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6257.753 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.753    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.867 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.867    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.980 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.980    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.094 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6258.094    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.208 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6258.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6258.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.436 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221  6259.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124  6259.781 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000  6259.781    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6260.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000  6260.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.548 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.548    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.666 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.666    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.783 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.783    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6261.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6261.134    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6261.388 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105  6262.494    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367  6262.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.861    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6263.411 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6263.411    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.638 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.638    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.752 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.752    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.866 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.866    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.979 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.979    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.093 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6264.093    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6264.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6264.478 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105  6265.583    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373  6265.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.957    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6266.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6266.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.620 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6266.620    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.734 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.734    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.848 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.848    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.961 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.961    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6267.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.189 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6267.189    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6267.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6267.574 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846  6268.419    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373  6268.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.792    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6269.326 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6269.326    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.443 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.443    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.560 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.560    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.794 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.794    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.912 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6270.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6270.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6270.400 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904  6271.304    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367  6271.671 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.671    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6272.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6272.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.676 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.676    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6273.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6273.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6273.288 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943  6274.231    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373  6274.604 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.604    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6275.154 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.154    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.268 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.268    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.381 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.381    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.495 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.495    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.609 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.609    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.836 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001  6275.837    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.951 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.951    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6276.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084  6277.306    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373  6277.679 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000  6277.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6278.229 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.229    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.570 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.570    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.684 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.684    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.797 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.797    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.911 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001  6278.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6279.025 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6279.025    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214  6280.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373  6280.883 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000  6280.883    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6281.263 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.263    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.380 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.380    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.498 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.498    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.615 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.615    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.732 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.732    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.849 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.849    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6282.083 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6282.083    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6282.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704  6283.042    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367  6283.409 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000  6283.409    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6283.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6283.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.072 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.072    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.300    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001  6284.414    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.528 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.528    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6284.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6284.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6285.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686  6285.712    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373  6286.085 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.085    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6286.619 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6286.619    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6286.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.853 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6286.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.970 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6286.970    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.205 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.205    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.439 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6287.439    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6287.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952  6288.645    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367  6289.012 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.012    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6289.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6289.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6289.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6289.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6289.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6290.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.358 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6290.358    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6290.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169  6291.798    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373  6292.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.171    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6292.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6292.721    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.834 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6292.834    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6292.948    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.062    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.176 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.176    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.403 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6293.403    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6293.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6293.788 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889  6294.677    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373  6295.050 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.050    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6295.583 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000  6295.583    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6295.701    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.818 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6295.818    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.935 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6295.935    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.052 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.052    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.169 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6296.169    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6296.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.404 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6296.404    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6296.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306  6297.963    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367  6298.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6298.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6298.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6298.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6298.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000  6298.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6299.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.335 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6299.335    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.449 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6299.449    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.563 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6299.563    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6299.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6299.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068  6301.016    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373  6301.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6301.389    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6301.939 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6301.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.053 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.053    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.167 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000  6302.167    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6302.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6302.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6302.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6302.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.735 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6302.735    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6303.006 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026  6304.032    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373  6304.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6304.405    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6304.938 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6304.938    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.056 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6305.056    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6305.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6305.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6305.407    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6305.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6305.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000  6305.759    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6306.013 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799  6306.812    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367  6307.179 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6307.179    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6307.712 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6307.712    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6307.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.947 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6307.947    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.064 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6308.064    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.181 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6308.181    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.298 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6308.298    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.416 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000  6308.416    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6308.787 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892  6309.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367  6310.046 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6310.046    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6310.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6310.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.709 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6310.709    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.823 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6310.823    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.937 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6310.937    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.051 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6311.051    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.165 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000  6311.165    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6311.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.392 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6311.392    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6311.663 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048  6312.711    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373  6313.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6313.084    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6313.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6313.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.748 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6313.748    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6313.861    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.975 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6313.975    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.089 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6314.089    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.203 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6314.203    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.316 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6314.316    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.430 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6314.430    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6314.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113  6315.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373  6316.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6316.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6316.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6316.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6316.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6316.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.078 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6317.078    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6317.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6317.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6317.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000  6317.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6317.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027  6318.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373  6319.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000  6319.204    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6319.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6319.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.716 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6319.716    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6319.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.943 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6319.943    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.057 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6320.057    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6320.171    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6320.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.398 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6320.398    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6320.669 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270  6321.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373  6322.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6322.862 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6322.862    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6322.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.090 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6323.090    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000  6323.204    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.317 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6323.317    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6323.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6323.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140  6324.843    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373  6325.216 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6325.216    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6325.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000  6325.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.879 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6325.879    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.993 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6325.993    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.107 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6326.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6326.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6326.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6326.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6326.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6326.833 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296  6328.129    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373  6328.502 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000  6328.502    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6329.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6329.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.133 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6329.133    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.250 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6329.250    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.367 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6329.367    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.484 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000  6329.484    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6329.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.719 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6329.719    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6329.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300  6331.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367  6331.640 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000  6331.640    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6332.020 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6332.020    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.137 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6332.137    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.254 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6332.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.371 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6332.371    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6332.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.605 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000  6332.605    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6332.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6332.977 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412  6334.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367  6334.756 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000  6334.756    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6335.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6335.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6335.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6335.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6335.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6335.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6335.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.988 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6335.988    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6336.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641  6337.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373  6338.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000  6338.273    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6338.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6338.806    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6338.919 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6338.919    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.033 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.033    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.147 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000  6339.147    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.261 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6339.261    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.375 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6339.375    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6339.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6339.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993  6340.752    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373  6341.125 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6341.125    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6341.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6341.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6341.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.902 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6341.902    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6342.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.357 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6342.357    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.471 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6342.471    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6342.742 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515  6344.257    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373  6344.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000  6344.630    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6345.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.127 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.127    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.361 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.361    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.479 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.479    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.713 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6345.713    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124  6347.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367  6347.575 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000  6347.575    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6347.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6347.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6348.215 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947  6349.162    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328  6349.490 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674  6350.164    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348  6350.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975  6351.487    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124  6351.611 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614  6352.226    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124  6352.350 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632  6352.982    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124  6353.106 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001  6354.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124  6354.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000  6354.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6354.632 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.632    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6354.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.530  6355.496    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[30]
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.303  6355.799 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000  6355.799    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[30]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495  6248.667    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]/C
                         clock pessimism              0.000  6248.667    
                         clock uncertainty           -1.034  6247.632    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.079  6247.711    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                       6247.711    
                         arrival time                       -6355.817    
  -------------------------------------------------------------------
                         slack                               -108.106    

Slack (VIOLATED) :        -108.092ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.775ns  (logic 63.097ns (61.393%)  route 39.678ns (38.607%))
  Logic Levels:           314  (CARRY4=277 LUT2=2 LUT3=2 LUT4=1 LUT5=27 LUT6=5)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 6248.654 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6349.076 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[0]
                         net (fo=6, routed)           1.120  6350.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_7
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299  6350.495 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14/O
                         net (fo=2, routed)           0.579  6351.074    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.124  6351.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6/O
                         net (fo=5, routed)           0.773  6351.972    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.124  6352.096 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.350  6352.446    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124  6352.570 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.836  6353.405    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.124  6353.529 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           0.789  6354.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.124  6354.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[31]_i_9/O
                         net (fo=1, routed)           0.000  6354.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[31]_i_9_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547  6354.989 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.431  6355.421    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter1[0]
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.302  6355.723 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[31]_i_1/O
                         net (fo=1, routed)           0.000  6355.723    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter0[31]
    SLICE_X13Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.483  6248.655    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X13Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[31]/C
                         clock pessimism              0.000  6248.655    
                         clock uncertainty           -1.034  6247.620    
    SLICE_X13Y79         FDCE (Setup_fdce_C_D)        0.029  6247.649    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                       6247.649    
                         arrival time                       -6355.741    
  -------------------------------------------------------------------
                         slack                               -108.092    

Slack (VIOLATED) :        -108.007ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.633ns  (logic 61.764ns (60.179%)  route 40.870ns (39.821%))
  Logic Levels:           308  (CARRY4=269 LUT2=1 LUT3=1 LUT4=1 LUT5=30 LUT6=6)
  Clock Path Skew:        -4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 6248.666 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 6253.034 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.726  6253.034    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456  6253.490 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=38, routed)          1.187  6254.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124  6254.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116/O
                         net (fo=1, routed)           0.000  6254.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.548  6257.097    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I1_O)        0.124  6257.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267/O
                         net (fo=1, routed)           0.000  6257.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6257.753 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.753    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.867 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.867    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.980 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.980    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.094 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6258.094    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.208 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6258.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6258.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.436 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221  6259.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124  6259.781 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000  6259.781    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6260.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000  6260.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.548 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.548    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.666 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.666    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.783 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.783    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6261.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6261.134    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6261.388 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105  6262.494    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367  6262.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.861    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6263.411 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6263.411    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.638 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.638    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.752 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.752    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.866 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.866    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.979 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.979    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.093 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6264.093    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6264.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6264.478 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105  6265.583    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373  6265.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.957    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6266.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6266.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.620 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6266.620    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.734 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.734    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.848 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.848    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.961 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.961    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6267.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.189 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6267.189    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6267.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6267.574 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846  6268.419    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373  6268.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.792    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6269.326 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6269.326    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.443 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.443    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.560 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.560    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.794 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.794    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.912 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6270.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6270.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6270.400 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904  6271.304    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367  6271.671 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.671    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6272.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6272.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.676 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.676    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6273.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6273.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6273.288 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943  6274.231    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373  6274.604 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.604    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6275.154 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.154    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.268 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.268    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.381 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.381    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.495 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.495    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.609 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.609    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.836 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001  6275.837    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.951 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.951    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6276.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084  6277.306    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373  6277.679 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000  6277.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6278.229 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.229    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.570 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.570    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.684 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.684    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.797 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.797    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.911 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001  6278.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6279.025 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6279.025    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214  6280.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373  6280.883 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000  6280.883    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6281.263 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.263    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.380 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.380    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.498 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.498    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.615 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.615    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.732 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.732    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.849 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.849    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6282.083 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6282.083    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6282.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704  6283.042    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367  6283.409 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000  6283.409    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6283.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6283.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.072 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.072    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.300    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001  6284.414    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.528 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.528    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6284.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6284.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6285.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686  6285.712    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373  6286.085 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.085    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6286.619 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6286.619    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6286.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.853 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6286.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.970 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6286.970    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.205 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.205    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.439 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6287.439    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6287.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952  6288.645    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367  6289.012 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.012    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6289.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6289.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6289.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6289.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6289.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6290.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.358 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6290.358    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6290.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169  6291.798    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373  6292.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.171    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6292.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6292.721    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.834 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6292.834    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6292.948    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.062    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.176 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.176    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.403 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6293.403    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6293.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6293.788 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889  6294.677    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373  6295.050 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.050    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6295.583 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000  6295.583    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6295.701    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.818 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6295.818    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.935 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6295.935    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.052 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.052    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.169 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6296.169    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6296.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.404 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6296.404    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6296.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306  6297.963    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367  6298.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6298.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6298.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6298.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6298.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000  6298.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6299.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.335 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6299.335    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.449 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6299.449    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.563 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6299.563    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6299.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6299.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068  6301.016    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373  6301.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6301.389    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6301.939 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6301.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.053 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.053    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.167 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000  6302.167    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6302.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6302.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6302.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6302.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.735 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6302.735    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6303.006 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026  6304.032    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373  6304.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6304.405    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6304.938 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6304.938    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.056 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6305.056    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6305.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6305.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6305.407    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6305.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6305.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000  6305.759    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6306.013 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799  6306.812    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367  6307.179 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6307.179    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6307.712 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6307.712    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6307.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.947 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6307.947    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.064 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6308.064    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.181 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6308.181    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.298 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6308.298    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.416 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000  6308.416    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6308.787 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892  6309.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367  6310.046 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6310.046    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6310.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6310.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.709 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6310.709    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.823 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6310.823    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.937 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6310.937    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.051 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6311.051    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.165 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000  6311.165    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6311.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.392 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6311.392    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6311.663 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048  6312.711    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373  6313.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6313.084    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6313.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6313.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.748 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6313.748    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6313.861    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.975 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6313.975    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.089 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6314.089    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.203 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6314.203    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.316 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6314.316    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.430 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6314.430    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6314.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113  6315.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373  6316.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6316.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6316.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6316.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6316.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6316.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.078 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6317.078    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6317.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6317.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6317.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000  6317.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6317.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027  6318.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373  6319.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000  6319.204    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6319.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6319.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.716 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6319.716    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6319.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.943 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6319.943    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.057 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6320.057    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6320.171    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6320.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.398 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6320.398    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6320.669 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270  6321.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373  6322.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6322.862 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6322.862    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6322.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.090 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6323.090    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000  6323.204    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.317 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6323.317    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6323.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6323.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140  6324.843    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373  6325.216 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6325.216    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6325.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000  6325.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.879 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6325.879    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.993 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6325.993    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.107 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6326.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6326.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6326.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6326.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6326.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6326.833 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296  6328.129    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373  6328.502 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000  6328.502    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6329.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6329.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.133 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6329.133    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.250 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6329.250    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.367 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6329.367    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.484 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000  6329.484    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6329.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.719 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6329.719    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6329.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300  6331.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367  6331.640 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000  6331.640    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6332.020 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6332.020    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.137 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6332.137    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.254 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6332.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.371 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6332.371    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6332.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.605 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000  6332.605    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6332.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6332.977 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412  6334.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367  6334.756 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000  6334.756    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6335.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6335.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6335.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6335.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6335.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6335.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6335.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.988 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6335.988    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6336.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641  6337.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373  6338.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000  6338.273    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6338.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6338.806    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6338.919 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6338.919    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.033 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.033    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.147 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000  6339.147    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.261 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6339.261    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.375 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6339.375    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6339.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6339.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993  6340.752    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373  6341.125 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6341.125    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6341.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6341.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6341.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.902 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6341.902    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6342.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.357 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6342.357    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.471 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6342.471    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6342.742 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515  6344.257    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373  6344.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000  6344.630    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6345.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.127 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.127    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.361 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.361    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.479 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.479    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.713 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6345.713    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124  6347.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367  6347.575 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000  6347.575    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6347.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6347.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6348.215 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947  6349.162    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328  6349.490 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674  6350.164    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348  6350.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975  6351.487    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124  6351.611 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614  6352.226    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124  6352.350 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632  6352.982    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124  6353.106 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001  6354.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124  6354.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000  6354.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6354.632 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.632    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6354.854 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.496  6355.350    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[29]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.299  6355.649 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000  6355.649    design_1_i/IP_PWM_Struct_1/U0/PWM_2/D[29]
    SLICE_X7Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.494  6248.666    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X7Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]/C
                         clock pessimism              0.000  6248.666    
                         clock uncertainty           -1.034  6247.631    
    SLICE_X7Y99          FDCE (Setup_fdce_C_D)        0.029  6247.660    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                       6247.660    
                         arrival time                       -6355.667    
  -------------------------------------------------------------------
                         slack                               -108.007    

Slack (VIOLATED) :        -107.935ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.617ns  (logic 63.187ns (61.575%)  route 39.430ns (38.425%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=2 LUT4=1 LUT5=28 LUT6=5)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 6248.653 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6349.076 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[0]
                         net (fo=6, routed)           1.120  6350.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_7
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299  6350.495 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14/O
                         net (fo=2, routed)           0.579  6351.074    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.124  6351.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6/O
                         net (fo=5, routed)           0.773  6351.972    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.124  6352.096 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.350  6352.446    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124  6352.570 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.653  6353.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I2_O)        0.124  6353.347 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2/O
                         net (fo=3, routed)           0.721  6354.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124  6354.192 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5/O
                         net (fo=1, routed)           0.000  6354.192    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6354.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6354.829 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.434  6355.263    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[27]
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.302  6355.564 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000  6355.564    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[27]
    SLICE_X9Y78          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.482  6248.654    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/C
                         clock pessimism              0.000  6248.654    
                         clock uncertainty           -1.034  6247.619    
    SLICE_X9Y78          FDCE (Setup_fdce_C_D)        0.029  6247.648    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                       6247.648    
                         arrival time                       -6355.583    
  -------------------------------------------------------------------
                         slack                               -107.935    

Slack (VIOLATED) :        -107.932ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.666ns  (logic 63.293ns (61.649%)  route 39.373ns (38.351%))
  Logic Levels:           314  (CARRY4=278 LUT2=1 LUT3=3 LUT5=28 LUT6=4)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6248.657 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6349.188 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[1]
                         net (fo=8, routed)           0.470  6349.658    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_6
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.303  6349.961 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_5/O
                         net (fo=5, routed)           1.077  6351.038    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_5_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124  6351.162 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_8/O
                         net (fo=2, routed)           1.246  6352.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_8_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124  6352.532 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.617  6353.149    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.124  6353.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.454  6353.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124  6353.852 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000  6353.852    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6354.384 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6354.606 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.709  6355.315    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[21]
    SLICE_X10Y82         LUT3 (Prop_lut3_I1_O)        0.299  6355.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000  6355.614    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[21]
    SLICE_X10Y82         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.486  6248.658    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y82         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[21]/C
                         clock pessimism              0.000  6248.658    
                         clock uncertainty           -1.034  6247.623    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.077  6247.700    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                       6247.700    
                         arrival time                       -6355.632    
  -------------------------------------------------------------------
                         slack                               -107.932    

Slack (VIOLATED) :        -107.904ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.579ns  (logic 61.784ns (60.231%)  route 40.795ns (39.769%))
  Logic Levels:           308  (CARRY4=269 LUT2=2 LUT3=1 LUT4=1 LUT5=30 LUT6=5)
  Clock Path Skew:        -4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 6248.667 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 6253.034 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.726  6253.034    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y39          FDRE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456  6253.490 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=38, routed)          1.187  6254.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[9]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124  6254.801 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116/O
                         net (fo=1, routed)           0.000  6254.801    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_116_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.432 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.432    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.549 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.548  6257.097    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I1_O)        0.124  6257.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267/O
                         net (fo=1, routed)           0.000  6257.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1267_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6257.753 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.753    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.867 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.867    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.980 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.980    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.094 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6258.094    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.208 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6258.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6258.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6258.436 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.221  6259.657    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I1_O)        0.124  6259.781 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213/O
                         net (fo=1, routed)           0.000  6259.781    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1213_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6260.314 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164/CO[3]
                         net (fo=1, routed)           0.000  6260.314    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1164_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.548 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.548    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.666 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.666    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.783 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.783    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6260.900 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6261.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6261.134 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6261.134    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6261.388 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.105  6262.494    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.367  6262.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.861    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6263.411 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6263.411    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.638 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.638    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.752 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.752    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.866 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.866    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6263.979 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.979    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.093 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6264.093    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6264.207 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6264.207    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6264.478 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          1.105  6265.583    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I1_O)        0.373  6265.957 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.957    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6266.506 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6266.506    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.620 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6266.620    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.734 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.734    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.848 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.848    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6266.961 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.961    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.075 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6267.075    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.189 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6267.189    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6267.303 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6267.303    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6267.574 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          0.846  6268.419    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I1_O)        0.373  6268.792 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.792    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6269.326 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6269.326    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.443 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.443    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.560 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.560    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.794 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.794    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.912 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.029 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6270.029    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6270.146 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6270.146    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6270.400 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          0.904  6271.304    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.367  6271.671 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.671    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6272.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6272.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.676 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.676    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.790 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.790    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6273.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6273.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6273.288 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          0.943  6274.231    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.373  6274.604 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.604    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6275.154 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.154    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.268 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.268    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.381 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.381    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.495 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.495    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.609 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.609    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.836 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.001  6275.837    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6275.951 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.951    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6276.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          1.084  6277.306    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.373  6277.679 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953/O
                         net (fo=1, routed)           0.000  6277.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_953_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6278.229 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.229    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.342 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.342    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.456 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.456    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.570 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.570    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.684 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.684    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.797 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.797    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.911 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.001  6278.912    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6279.025 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6279.025    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.296 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.214  6280.510    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_11[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.373  6280.883 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_909/O
                         net (fo=1, routed)           0.000  6280.883    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_5[0]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6281.263 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.263    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.380 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.380    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.498 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.498    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.615 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.615    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.732 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.732    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.849 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.849    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6281.966 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.966    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6282.083 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6282.083    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6282.337 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          0.704  6283.042    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.367  6283.409 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868/O
                         net (fo=1, routed)           0.000  6283.409    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_868_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6283.958 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6283.958    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.072 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.072    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.186 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.186    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.300 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.300    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.414 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.001  6284.414    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.528 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.528    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6284.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6284.755 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6284.755    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6285.026 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.686  6285.712    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.373  6286.085 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.085    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6286.619 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6286.619    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.736 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6286.736    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.853 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6286.853    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6286.970 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6286.970    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.087 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.087    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.205 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.205    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.322 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.322    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6287.439 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6287.439    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6287.693 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          0.952  6288.645    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I1_O)        0.367  6289.012 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.012    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6289.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6289.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6289.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6289.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6289.903 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6289.903    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.017 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.017    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6290.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.358 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6290.358    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6290.629 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.169  6291.798    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.373  6292.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.171    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6292.721 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6292.721    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.834 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6292.834    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6292.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6292.948    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.062 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.062    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.176 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.176    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.403 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6293.403    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.517 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6293.517    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6293.788 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          0.889  6294.677    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.373  6295.050 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.050    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6295.583 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.000  6295.583    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6295.701    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.818 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6295.818    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6295.935 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6295.935    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.052 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.052    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.169 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6296.169    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.287 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6296.287    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6296.404 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6296.404    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6296.658 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.306  6297.963    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.367  6298.331 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6298.331    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6298.880 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6298.880    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6298.994 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.000  6298.994    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.108 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.108    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.222 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6299.222    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.335 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6299.335    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.449 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6299.449    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.563 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6299.563    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.677 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6299.677    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6299.948 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.068  6301.016    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X1Y55          LUT5 (Prop_lut5_I1_O)        0.373  6301.389 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6301.389    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6301.939 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6301.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.053 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.053    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.167 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.000  6302.167    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.280 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6302.280    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.394 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6302.394    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.508 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6302.508    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.622 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6302.622    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6302.735 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6302.735    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6303.006 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.026  6304.032    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.373  6304.405 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6304.405    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6304.938 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6304.938    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.056 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6305.056    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.173 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6305.173    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.290 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6305.290    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.407 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6305.407    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.524 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6305.524    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.642 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6305.642    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6305.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.000  6305.759    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6306.013 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          0.799  6306.812    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.367  6307.179 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6307.179    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6307.712 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6307.712    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6307.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6307.947 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6307.947    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.064 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6308.064    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.181 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6308.181    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.298 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6308.298    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.416 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.000  6308.416    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6308.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6308.787 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          0.892  6309.679    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.367  6310.046 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6310.046    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6310.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6310.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.709 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6310.709    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.823 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6310.823    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6310.937 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6310.937    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.051 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6311.051    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.165 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.000  6311.165    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.278 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6311.278    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6311.392 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6311.392    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6311.663 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          1.048  6312.711    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X2Y66          LUT5 (Prop_lut5_I1_O)        0.373  6313.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6313.084    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6313.634 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6313.634    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.748 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6313.748    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.861 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6313.861    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6313.975 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6313.975    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.089 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6314.089    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.203 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6314.203    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.316 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6314.316    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6314.430 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6314.430    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6314.701 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.113  6315.814    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.373  6316.187 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6316.187    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6316.737 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6316.737    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.851 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6316.851    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6316.964 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6316.964    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.078 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6317.078    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.192 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6317.192    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6317.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6317.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6317.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.000  6317.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6317.804 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.027  6318.831    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_37[0]
    SLICE_X3Y75          LUT5 (Prop_lut5_I3_O)        0.373  6319.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_348/O
                         net (fo=1, routed)           0.000  6319.204    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_18[0]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6319.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6319.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.716 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6319.716    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6319.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.943 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6319.943    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.057 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6320.057    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.171 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6320.171    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.285 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6320.285    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6320.398 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6320.398    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6320.669 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          1.270  6321.939    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_39[0]
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.373  6322.312 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297/O
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_297_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6322.862 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6322.862    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6322.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.090 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6323.090    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.204 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.000  6323.204    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.317 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6323.317    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6323.431 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6323.431    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6323.702 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          1.140  6324.843    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.373  6325.216 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6325.216    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6325.766 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.000  6325.766    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.879 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6325.879    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.993 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6325.993    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.107 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6326.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.221 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6326.221    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.334 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6326.334    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.448 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6326.448    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6326.562 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6326.562    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6326.833 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.296  6328.129    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_43[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I3_O)        0.373  6328.502 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223/O
                         net (fo=1, routed)           0.000  6328.502    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_223_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6329.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6329.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.133 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6329.133    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.250 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6329.250    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.367 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6329.367    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.484 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.000  6329.484    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.602 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6329.602    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6329.719 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6329.719    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6329.973 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.300  6331.272    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_45[0]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.367  6331.640 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32/O
                         net (fo=1, routed)           0.000  6331.640    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_32_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6332.020 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6332.020    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.137 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6332.137    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.254 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6332.254    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.371 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6332.371    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6332.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.605 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000  6332.605    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.723 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6332.723    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6332.977 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.412  6334.389    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_47[0]
    SLICE_X1Y89          LUT5 (Prop_lut5_I3_O)        0.367  6334.756 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29/O
                         net (fo=1, routed)           0.000  6334.756    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_29_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6335.306 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6335.306    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.419 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6335.419    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.533 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6335.533    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.647 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6335.647    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.761 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6335.761    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.875 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6335.875    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6335.988 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6335.988    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6336.259 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          1.641  6337.900    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_49[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373  6338.273 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29/O
                         net (fo=1, routed)           0.000  6338.273    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_29_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6338.806 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6338.806    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6338.919 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6338.919    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.033 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.033    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.147 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.000  6339.147    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.261 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6339.261    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.375 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6339.375    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.488 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6339.488    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6339.759 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          0.993  6340.752    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I1_O)        0.373  6341.125 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6341.125    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6341.675 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6341.675    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.789 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6341.789    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6341.902 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6341.902    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.016 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.016    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.130 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.130    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6342.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.357 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6342.357    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6342.471 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6342.471    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6342.742 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.515  6344.257    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_53[0]
    SLICE_X4Y87          LUT5 (Prop_lut5_I3_O)        0.373  6344.630 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[6]_i_13/O
                         net (fo=1, routed)           0.000  6344.630    design_1_i/IP_PWM_Struct_1/U0/PWM_2/slv_reg1_reg[2]_26[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  6345.010 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.010    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.127 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.127    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.244 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.244    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.361 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.361    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.479 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.479    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.596 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.596    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.713 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6345.713    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.830 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6345.830    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.084 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          1.124  6347.208    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y87          LUT5 (Prop_lut5_I3_O)        0.367  6347.575 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6/O
                         net (fo=1, routed)           0.000  6347.575    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_6_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6347.976 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6347.976    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6348.215 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/O[2]
                         net (fo=6, routed)           0.947  6349.162    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_5
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.328  6349.490 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16/O
                         net (fo=2, routed)           0.674  6350.164    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_16_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.348  6350.512 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10/O
                         net (fo=4, routed)           0.975  6351.487    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_10_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I1_O)        0.124  6351.611 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.614  6352.226    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.124  6352.350 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.632  6352.982    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124  6353.106 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3/O
                         net (fo=3, routed)           1.001  6354.107    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.124  6354.231 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5/O
                         net (fo=1, routed)           0.000  6354.231    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_5_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6354.632 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.632    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  6354.871 r  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.421  6355.292    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter1[0]
    SLICE_X8Y99          LUT2 (Prop_lut2_I1_O)        0.302  6355.594 r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter[31]_i_1/O
                         net (fo=1, routed)           0.000  6355.594    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter0[31]
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.495  6248.667    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X8Y99          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]/C
                         clock pessimism              0.000  6248.667    
                         clock uncertainty           -1.034  6247.632    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)        0.077  6247.709    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                       6247.709    
                         arrival time                       -6355.613    
  -------------------------------------------------------------------
                         slack                               -107.904    

Slack (VIOLATED) :        -107.886ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.617ns  (logic 63.391ns (61.774%)  route 39.226ns (38.226%))
  Logic Levels:           314  (CARRY4=278 LUT2=1 LUT3=3 LUT5=28 LUT6=4)
  Clock Path Skew:        -4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 6248.654 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6349.188 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[1]
                         net (fo=8, routed)           0.470  6349.658    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_6
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.303  6349.961 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_5/O
                         net (fo=5, routed)           1.077  6351.038    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_5_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124  6351.162 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_8/O
                         net (fo=2, routed)           1.246  6352.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_8_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.124  6352.532 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8/O
                         net (fo=7, routed)           0.617  6353.149    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[19]_i_8_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.124  6353.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4/O
                         net (fo=2, routed)           0.454  6353.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[17]_i_4_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124  6353.852 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7/O
                         net (fo=1, routed)           0.000  6353.852    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[20]_i_7_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6354.384 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[20]_i_2_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  6354.697 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.563  6355.259    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[24]
    SLICE_X12Y79         LUT3 (Prop_lut3_I0_O)        0.306  6355.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000  6355.565    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[24]
    SLICE_X12Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.483  6248.655    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X12Y79         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[24]/C
                         clock pessimism              0.000  6248.655    
                         clock uncertainty           -1.034  6247.620    
    SLICE_X12Y79         FDCE (Setup_fdce_C_D)        0.077  6247.697    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                       6247.697    
                         arrival time                       -6355.583    
  -------------------------------------------------------------------
                         slack                               -107.886    

Slack (VIOLATED) :        -107.878ns  (required time - arrival time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        102.616ns  (logic 63.167ns (61.557%)  route 39.449ns (38.443%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=3 LUT4=1 LUT5=28 LUT6=4)
  Clock Path Skew:        -4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 6248.657 - 6250.004 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 6252.966 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.658  6252.966    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456  6253.422 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          1.024  6254.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.124  6254.571 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152/O
                         net (fo=1, routed)           0.000  6254.571    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_152_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6255.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108/CO[3]
                         net (fo=1, routed)           0.000  6255.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_108_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.201 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000  6255.201    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_73_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.318 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37/CO[3]
                         net (fo=1, routed)           0.000  6255.318    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_37_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6255.436 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16/CO[3]
                         net (fo=1043, routed)        1.072  6256.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_16_n_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124  6256.632 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274/O
                         net (fo=1, routed)           0.000  6256.632    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1274_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6257.182 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205/CO[3]
                         net (fo=1, routed)           0.000  6257.182    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1205_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.295 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200/CO[3]
                         net (fo=1, routed)           0.000  6257.295    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1200_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.409 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195/CO[3]
                         net (fo=1, routed)           0.000  6257.409    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1195_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190/CO[3]
                         net (fo=1, routed)           0.000  6257.523    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1190_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185/CO[3]
                         net (fo=1, routed)           0.000  6257.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1185_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180/CO[3]
                         net (fo=1, routed)           0.000  6257.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1180_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175/CO[3]
                         net (fo=1, routed)           0.000  6257.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1175_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6257.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173/CO[3]
                         net (fo=34, routed)          1.406  6259.384    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1173_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I3_O)        0.124  6259.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208/O
                         net (fo=1, routed)           0.000  6259.508    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_1208_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6260.058 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159/CO[3]
                         net (fo=1, routed)           0.000  6260.058    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1159_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.172 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154/CO[3]
                         net (fo=1, routed)           0.000  6260.172    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1154_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.286 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149/CO[3]
                         net (fo=1, routed)           0.000  6260.286    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1149_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.399 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144/CO[3]
                         net (fo=1, routed)           0.000  6260.399    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1144_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.513 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139/CO[3]
                         net (fo=1, routed)           0.000  6260.513    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1139_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.627 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134/CO[3]
                         net (fo=1, routed)           0.000  6260.627    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1134_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6260.741 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133/CO[3]
                         net (fo=1, routed)           0.000  6260.741    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1133_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6261.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1131/CO[0]
                         net (fo=34, routed)          1.064  6262.076    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30][0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.373  6262.449 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172/O
                         net (fo=1, routed)           0.000  6262.449    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1172_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6262.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1118/CO[3]
                         net (fo=1, routed)           0.000  6262.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_0[0]
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.100 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113/CO[3]
                         net (fo=1, routed)           0.000  6263.100    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1113_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.217 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108/CO[3]
                         net (fo=1, routed)           0.000  6263.217    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1108_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.334 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103/CO[3]
                         net (fo=1, routed)           0.000  6263.334    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1103_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098/CO[3]
                         net (fo=1, routed)           0.000  6263.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1098_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093/CO[3]
                         net (fo=1, routed)           0.000  6263.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1093_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.686 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088/CO[3]
                         net (fo=1, routed)           0.000  6263.686    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1088_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6263.803 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087/CO[3]
                         net (fo=1, routed)           0.000  6263.803    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1087_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6264.057 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1085/CO[0]
                         net (fo=34, routed)          0.908  6264.964    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_0[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.367  6265.332 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126/O
                         net (fo=1, routed)           0.000  6265.332    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1126_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6265.865 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1075/CO[3]
                         net (fo=1, routed)           0.000  6265.865    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_1[0]
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6265.982 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070/CO[3]
                         net (fo=1, routed)           0.000  6265.982    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1070_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.099 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065/CO[3]
                         net (fo=1, routed)           0.000  6266.099    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1065_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.216 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060/CO[3]
                         net (fo=1, routed)           0.000  6266.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1060_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.333 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055/CO[3]
                         net (fo=1, routed)           0.000  6266.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1055_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.451 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050/CO[3]
                         net (fo=1, routed)           0.000  6266.451    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1050_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.568 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045/CO[3]
                         net (fo=1, routed)           0.000  6266.568    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1045_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6266.685 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044/CO[3]
                         net (fo=1, routed)           0.000  6266.685    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1044_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6266.939 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1042/CO[0]
                         net (fo=34, routed)          1.075  6268.014    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_1[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.367  6268.381 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083/O
                         net (fo=1, routed)           0.000  6268.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1083_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6268.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_1033/CO[3]
                         net (fo=1, routed)           0.000  6268.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_3[0]
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028/CO[3]
                         net (fo=1, routed)           0.000  6269.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1028_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023/CO[3]
                         net (fo=1, routed)           0.000  6269.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1023_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.266 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018/CO[3]
                         net (fo=1, routed)           0.000  6269.266    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1018_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.383 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013/CO[3]
                         net (fo=1, routed)           0.000  6269.383    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1013_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008/CO[3]
                         net (fo=1, routed)           0.000  6269.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1008_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.617 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003/CO[3]
                         net (fo=1, routed)           0.000  6269.617    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1003_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6269.734 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002/CO[3]
                         net (fo=1, routed)           0.000  6269.734    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1002_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6269.988 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_1000/CO[0]
                         net (fo=34, routed)          1.011  6270.999    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_2[0]
    SLICE_X11Y84         LUT5 (Prop_lut5_I1_O)        0.367  6271.366 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041/O
                         net (fo=1, routed)           0.000  6271.366    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_1041_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6271.916 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_991/CO[3]
                         net (fo=1, routed)           0.000  6271.916    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_5[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.030 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986/CO[3]
                         net (fo=1, routed)           0.000  6272.030    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_986_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.144 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981/CO[3]
                         net (fo=1, routed)           0.000  6272.144    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_981_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976/CO[3]
                         net (fo=1, routed)           0.000  6272.257    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_976_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.371 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971/CO[3]
                         net (fo=1, routed)           0.000  6272.371    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_971_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966/CO[3]
                         net (fo=1, routed)           0.000  6272.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_966_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961/CO[3]
                         net (fo=1, routed)           0.000  6272.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_961_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6272.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960/CO[3]
                         net (fo=1, routed)           0.000  6272.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_960_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6272.983 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_958/CO[0]
                         net (fo=34, routed)          1.266  6274.250    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_3[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.373  6274.623 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999/O
                         net (fo=1, routed)           0.000  6274.623    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_999_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6275.156 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_945/CO[3]
                         net (fo=1, routed)           0.000  6275.156    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_7[0]
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.273 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940/CO[3]
                         net (fo=1, routed)           0.000  6275.273    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_940_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.390 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935/CO[3]
                         net (fo=1, routed)           0.000  6275.390    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_935_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.507 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930/CO[3]
                         net (fo=1, routed)           0.000  6275.507    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_930_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.625 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925/CO[3]
                         net (fo=1, routed)           0.000  6275.625    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_925_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.742 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920/CO[3]
                         net (fo=1, routed)           0.000  6275.742    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_920_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.859 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915/CO[3]
                         net (fo=1, routed)           0.000  6275.859    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_915_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6275.976 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914/CO[3]
                         net (fo=1, routed)           0.000  6275.976    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_914_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6276.230 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_912/CO[0]
                         net (fo=34, routed)          0.959  6277.189    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_4[0]
    SLICE_X13Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823  6278.012 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_902/CO[3]
                         net (fo=1, routed)           0.000  6278.012    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_9[0]
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.126 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897/CO[3]
                         net (fo=1, routed)           0.000  6278.126    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_897_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.240 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892/CO[3]
                         net (fo=1, routed)           0.000  6278.240    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_892_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.354 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887/CO[3]
                         net (fo=1, routed)           0.000  6278.354    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_887_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.467 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882/CO[3]
                         net (fo=1, routed)           0.000  6278.467    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_882_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.581 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877/CO[3]
                         net (fo=1, routed)           0.000  6278.581    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_877_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.695 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872/CO[3]
                         net (fo=1, routed)           0.000  6278.695    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_872_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6278.809 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871/CO[3]
                         net (fo=1, routed)           0.000  6278.809    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_871_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6279.080 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_869/CO[0]
                         net (fo=34, routed)          1.188  6280.267    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_5[0]
    SLICE_X14Y88         LUT5 (Prop_lut5_I1_O)        0.373  6280.640 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910/O
                         net (fo=1, routed)           0.000  6280.640    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_910_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6281.190 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_860/CO[3]
                         net (fo=1, routed)           0.000  6281.190    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_11[0]
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.304 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855/CO[3]
                         net (fo=1, routed)           0.000  6281.304    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_855_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.417 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850/CO[3]
                         net (fo=1, routed)           0.000  6281.417    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_850_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.531 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845/CO[3]
                         net (fo=1, routed)           0.000  6281.531    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_845_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.645 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840/CO[3]
                         net (fo=1, routed)           0.000  6281.645    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_840_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835/CO[3]
                         net (fo=1, routed)           0.000  6281.759    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_835_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830/CO[3]
                         net (fo=1, routed)           0.000  6281.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_830_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6281.986 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829/CO[3]
                         net (fo=1, routed)           0.000  6281.986    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_829_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6282.257 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_827/CO[0]
                         net (fo=34, routed)          1.226  6283.483    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_6[0]
    SLICE_X16Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844  6284.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_818/CO[3]
                         net (fo=1, routed)           0.000  6284.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_13[0]
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813/CO[3]
                         net (fo=1, routed)           0.000  6284.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_813_n_0
    SLICE_X16Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808/CO[3]
                         net (fo=1, routed)           0.000  6284.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_808_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.679 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803/CO[3]
                         net (fo=1, routed)           0.000  6284.679    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_803_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798/CO[3]
                         net (fo=1, routed)           0.000  6284.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_798_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6284.914 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793/CO[3]
                         net (fo=1, routed)           0.000  6284.914    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_793_n_0
    SLICE_X16Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.031 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788/CO[3]
                         net (fo=1, routed)           0.000  6285.031    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_788_n_0
    SLICE_X16Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6285.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787/CO[3]
                         net (fo=1, routed)           0.000  6285.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_787_n_0
    SLICE_X16Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6285.402 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_785/CO[0]
                         net (fo=34, routed)          0.990  6286.392    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_7[0]
    SLICE_X17Y78         LUT5 (Prop_lut5_I1_O)        0.367  6286.759 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826/O
                         net (fo=1, routed)           0.000  6286.759    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_826_n_0
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6287.309 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_772/CO[3]
                         net (fo=1, routed)           0.000  6287.309    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_15[0]
    SLICE_X17Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.422 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767/CO[3]
                         net (fo=1, routed)           0.000  6287.422    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_767_n_0
    SLICE_X17Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.536 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762/CO[3]
                         net (fo=1, routed)           0.000  6287.536    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_762_n_0
    SLICE_X17Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.650 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757/CO[3]
                         net (fo=1, routed)           0.000  6287.650    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_757_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.764 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752/CO[3]
                         net (fo=1, routed)           0.000  6287.764    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_752_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.877 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747/CO[3]
                         net (fo=1, routed)           0.000  6287.877    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_747_n_0
    SLICE_X17Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6287.991 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742/CO[3]
                         net (fo=1, routed)           0.000  6287.991    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_742_n_0
    SLICE_X17Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6288.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741/CO[3]
                         net (fo=1, routed)           0.000  6288.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_741_n_0
    SLICE_X17Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6288.376 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_739/CO[0]
                         net (fo=34, routed)          1.053  6289.429    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_8[0]
    SLICE_X19Y77         LUT5 (Prop_lut5_I1_O)        0.373  6289.802 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780/O
                         net (fo=1, routed)           0.000  6289.802    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_780_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6290.352 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_729/CO[3]
                         net (fo=1, routed)           0.000  6290.352    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_17[0]
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.466 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724/CO[3]
                         net (fo=1, routed)           0.000  6290.466    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_724_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.580 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719/CO[3]
                         net (fo=1, routed)           0.000  6290.580    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_719_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.693 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714/CO[3]
                         net (fo=1, routed)           0.000  6290.693    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_714_n_0
    SLICE_X19Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.807 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709/CO[3]
                         net (fo=1, routed)           0.000  6290.807    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_709_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6290.921 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704/CO[3]
                         net (fo=1, routed)           0.000  6290.921    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_704_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.035 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699/CO[3]
                         net (fo=1, routed)           0.000  6291.035    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_699_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6291.148 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698/CO[3]
                         net (fo=1, routed)           0.000  6291.148    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_698_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6291.419 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_696/CO[0]
                         net (fo=34, routed)          1.044  6292.464    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_9[0]
    SLICE_X18Y75         LUT5 (Prop_lut5_I1_O)        0.373  6292.837 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737/O
                         net (fo=1, routed)           0.000  6292.837    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_737_n_0
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6293.387 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_687/CO[3]
                         net (fo=1, routed)           0.000  6293.387    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_19[0]
    SLICE_X18Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.500 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682/CO[3]
                         net (fo=1, routed)           0.000  6293.500    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_682_n_0
    SLICE_X18Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.614 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677/CO[3]
                         net (fo=1, routed)           0.000  6293.614    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_677_n_0
    SLICE_X18Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672/CO[3]
                         net (fo=1, routed)           0.000  6293.728    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_672_n_0
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.842 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667/CO[3]
                         net (fo=1, routed)           0.000  6293.842    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_667_n_0
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6293.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662/CO[3]
                         net (fo=1, routed)           0.000  6293.956    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_662_n_0
    SLICE_X18Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.069 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657/CO[3]
                         net (fo=1, routed)           0.000  6294.069    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_657_n_0
    SLICE_X18Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6294.183 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656/CO[3]
                         net (fo=1, routed)           0.000  6294.183    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_656_n_0
    SLICE_X18Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6294.454 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_654/CO[0]
                         net (fo=34, routed)          1.061  6295.516    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_10[0]
    SLICE_X22Y74         LUT5 (Prop_lut5_I1_O)        0.373  6295.889 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695/O
                         net (fo=1, routed)           0.000  6295.889    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_695_n_0
    SLICE_X22Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6296.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_645/CO[3]
                         net (fo=1, routed)           0.009  6296.447    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_21[0]
    SLICE_X22Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640/CO[3]
                         net (fo=1, routed)           0.000  6296.561    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_640_n_0
    SLICE_X22Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.675 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635/CO[3]
                         net (fo=1, routed)           0.000  6296.675    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_635_n_0
    SLICE_X22Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.789 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630/CO[3]
                         net (fo=1, routed)           0.000  6296.789    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_630_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6296.902 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625/CO[3]
                         net (fo=1, routed)           0.000  6296.902    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_625_n_0
    SLICE_X22Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.016 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620/CO[3]
                         net (fo=1, routed)           0.000  6297.016    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_620_n_0
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.130 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615/CO[3]
                         net (fo=1, routed)           0.000  6297.130    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_615_n_0
    SLICE_X22Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6297.244 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614/CO[3]
                         net (fo=1, routed)           0.000  6297.244    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_614_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6297.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_612/CO[0]
                         net (fo=34, routed)          1.214  6298.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_11[0]
    SLICE_X21Y73         LUT5 (Prop_lut5_I1_O)        0.373  6299.102 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653/O
                         net (fo=1, routed)           0.000  6299.102    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_653_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6299.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_599/CO[3]
                         net (fo=1, routed)           0.000  6299.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_23[0]
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594/CO[3]
                         net (fo=1, routed)           0.009  6299.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_594_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6299.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589/CO[3]
                         net (fo=1, routed)           0.000  6299.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_589_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.001 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584/CO[3]
                         net (fo=1, routed)           0.000  6300.001    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_584_n_0
    SLICE_X21Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.115 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579/CO[3]
                         net (fo=1, routed)           0.000  6300.115    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_579_n_0
    SLICE_X21Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.229 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574/CO[3]
                         net (fo=1, routed)           0.000  6300.229    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_574_n_0
    SLICE_X21Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.343 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569/CO[3]
                         net (fo=1, routed)           0.000  6300.343    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_569_n_0
    SLICE_X21Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6300.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568/CO[3]
                         net (fo=1, routed)           0.000  6300.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_568_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6300.728 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_566/CO[0]
                         net (fo=34, routed)          1.239  6301.967    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_12[0]
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.373  6302.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607/O
                         net (fo=1, routed)           0.000  6302.340    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_607_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6302.873 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_556/CO[3]
                         net (fo=1, routed)           0.000  6302.873    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_25[0]
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6302.990 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551/CO[3]
                         net (fo=1, routed)           0.000  6302.990    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_551_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.107 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546/CO[3]
                         net (fo=1, routed)           0.009  6303.116    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_546_n_0
    SLICE_X20Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.233 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000  6303.233    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_541_n_0
    SLICE_X20Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.351 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536/CO[3]
                         net (fo=1, routed)           0.000  6303.351    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_536_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.468 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531/CO[3]
                         net (fo=1, routed)           0.000  6303.468    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_531_n_0
    SLICE_X20Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.585 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526/CO[3]
                         net (fo=1, routed)           0.000  6303.585    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_526_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6303.702 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525/CO[3]
                         net (fo=1, routed)           0.000  6303.702    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_525_n_0
    SLICE_X20Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6303.956 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_523/CO[0]
                         net (fo=34, routed)          1.194  6305.150    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_13[0]
    SLICE_X19Y67         LUT5 (Prop_lut5_I1_O)        0.367  6305.517 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564/O
                         net (fo=1, routed)           0.000  6305.517    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_564_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6306.067 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_514/CO[3]
                         net (fo=1, routed)           0.000  6306.067    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_27[0]
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.181 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509/CO[3]
                         net (fo=1, routed)           0.000  6306.181    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_509_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.294 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504/CO[3]
                         net (fo=1, routed)           0.000  6306.294    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_504_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.408 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499/CO[3]
                         net (fo=1, routed)           0.000  6306.408    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_499_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.522 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494/CO[3]
                         net (fo=1, routed)           0.000  6306.522    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_494_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.636 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489/CO[3]
                         net (fo=1, routed)           0.000  6306.636    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_489_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484/CO[3]
                         net (fo=1, routed)           0.000  6306.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_484_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6306.863 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483/CO[3]
                         net (fo=1, routed)           0.009  6306.872    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_483_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6307.143 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_481/CO[0]
                         net (fo=34, routed)          1.016  6308.160    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_14[0]
    SLICE_X17Y68         LUT5 (Prop_lut5_I1_O)        0.373  6308.533 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522/O
                         net (fo=1, routed)           0.000  6308.533    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_522_n_0
    SLICE_X17Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6309.083 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_472/CO[3]
                         net (fo=1, routed)           0.000  6309.083    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_29[0]
    SLICE_X17Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.196 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467/CO[3]
                         net (fo=1, routed)           0.000  6309.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_467_n_0
    SLICE_X17Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.310 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462/CO[3]
                         net (fo=1, routed)           0.000  6309.310    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_462_n_0
    SLICE_X17Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.424 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457/CO[3]
                         net (fo=1, routed)           0.000  6309.424    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_457_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.538 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452/CO[3]
                         net (fo=1, routed)           0.000  6309.538    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_452_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.651 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447/CO[3]
                         net (fo=1, routed)           0.000  6309.651    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_447_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.765 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442/CO[3]
                         net (fo=1, routed)           0.009  6309.774    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_442_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6309.888 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441/CO[3]
                         net (fo=1, routed)           0.000  6309.888    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_441_n_0
    SLICE_X17Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6310.159 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_439/CO[0]
                         net (fo=34, routed)          1.373  6311.532    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_15[0]
    SLICE_X16Y69         LUT5 (Prop_lut5_I1_O)        0.373  6311.905 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480/O
                         net (fo=1, routed)           0.000  6311.905    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_480_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6312.438 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_426/CO[3]
                         net (fo=1, routed)           0.000  6312.438    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_31[0]
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.555 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421/CO[3]
                         net (fo=1, routed)           0.000  6312.555    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_421_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.672 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416/CO[3]
                         net (fo=1, routed)           0.000  6312.672    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_416_n_0
    SLICE_X16Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.790 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411/CO[3]
                         net (fo=1, routed)           0.000  6312.790    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_411_n_0
    SLICE_X16Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6312.907 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406/CO[3]
                         net (fo=1, routed)           0.000  6312.907    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_406_n_0
    SLICE_X16Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401/CO[3]
                         net (fo=1, routed)           0.009  6313.033    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_401_n_0
    SLICE_X16Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.150 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396/CO[3]
                         net (fo=1, routed)           0.000  6313.150    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_396_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6313.267 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395/CO[3]
                         net (fo=1, routed)           0.000  6313.267    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_395_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6313.521 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_393/CO[0]
                         net (fo=34, routed)          0.733  6314.254    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_16[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I1_O)        0.367  6314.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434/O
                         net (fo=1, routed)           0.000  6314.621    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_434_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6315.171 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_383/CO[3]
                         net (fo=1, routed)           0.000  6315.171    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_33[0]
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.285 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378/CO[3]
                         net (fo=1, routed)           0.000  6315.285    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_378_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.398 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373/CO[3]
                         net (fo=1, routed)           0.000  6315.398    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_373_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.512 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368/CO[3]
                         net (fo=1, routed)           0.000  6315.512    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_368_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.626 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363/CO[3]
                         net (fo=1, routed)           0.000  6315.626    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_363_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.740 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358/CO[3]
                         net (fo=1, routed)           0.000  6315.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_358_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353/CO[3]
                         net (fo=1, routed)           0.000  6315.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_353_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6315.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352/CO[3]
                         net (fo=1, routed)           0.000  6315.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_352_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6316.238 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_350/CO[0]
                         net (fo=34, routed)          1.324  6317.562    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_17[0]
    SLICE_X15Y67         LUT5 (Prop_lut5_I1_O)        0.373  6317.935 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391/O
                         net (fo=1, routed)           0.000  6317.935    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_391_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6318.485 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_341/CO[3]
                         net (fo=1, routed)           0.000  6318.485    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_35[0]
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.599 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336/CO[3]
                         net (fo=1, routed)           0.000  6318.599    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_336_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331/CO[3]
                         net (fo=1, routed)           0.000  6318.712    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_331_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.826 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326/CO[3]
                         net (fo=1, routed)           0.000  6318.826    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_326_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6318.940 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321/CO[3]
                         net (fo=1, routed)           0.000  6318.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_321_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316/CO[3]
                         net (fo=1, routed)           0.000  6319.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_316_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.167 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311/CO[3]
                         net (fo=1, routed)           0.000  6319.167    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_311_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6319.281 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310/CO[3]
                         net (fo=1, routed)           0.009  6319.290    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_310_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6319.561 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_308/CO[0]
                         net (fo=34, routed)          1.259  6320.820    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_18[0]
    SLICE_X14Y60         LUT5 (Prop_lut5_I1_O)        0.373  6321.193 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349/O
                         net (fo=1, routed)           0.000  6321.193    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_349_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6321.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_299/CO[3]
                         net (fo=1, routed)           0.000  6321.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_37[0]
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.857 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294/CO[3]
                         net (fo=1, routed)           0.000  6321.857    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_294_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6321.971 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289/CO[3]
                         net (fo=1, routed)           0.000  6321.971    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_289_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284/CO[3]
                         net (fo=1, routed)           0.000  6322.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_284_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279/CO[3]
                         net (fo=1, routed)           0.000  6322.198    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_279_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.312 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274/CO[3]
                         net (fo=1, routed)           0.000  6322.312    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_274_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.426 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269/CO[3]
                         net (fo=1, routed)           0.000  6322.426    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_269_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6322.540 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268/CO[3]
                         net (fo=1, routed)           0.000  6322.540    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_268_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6322.811 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_266/CO[0]
                         net (fo=34, routed)          0.629  6323.440    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_19[0]
    SLICE_X13Y69         LUT5 (Prop_lut5_I1_O)        0.373  6323.813 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307/O
                         net (fo=1, routed)           0.000  6323.813    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_307_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6324.363 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_257/CO[3]
                         net (fo=1, routed)           0.000  6324.363    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_39[0]
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.477 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252/CO[3]
                         net (fo=1, routed)           0.000  6324.477    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_252_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247/CO[3]
                         net (fo=1, routed)           0.000  6324.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_247_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242/CO[3]
                         net (fo=1, routed)           0.000  6324.704    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_242_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.818 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237/CO[3]
                         net (fo=1, routed)           0.000  6324.818    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_237_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6324.932 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232/CO[3]
                         net (fo=1, routed)           0.009  6324.940    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_232_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.054 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227/CO[3]
                         net (fo=1, routed)           0.000  6325.054    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_227_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6325.168 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226/CO[3]
                         net (fo=1, routed)           0.000  6325.168    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_226_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6325.439 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_224/CO[0]
                         net (fo=34, routed)          0.917  6326.356    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_20[0]
    SLICE_X14Y74         LUT5 (Prop_lut5_I1_O)        0.373  6326.729 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265/O
                         net (fo=1, routed)           0.000  6326.729    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[30]_i_265_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6327.279 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[30]_i_219/CO[3]
                         net (fo=1, routed)           0.009  6327.288    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_41[0]
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.401 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214/CO[3]
                         net (fo=1, routed)           0.000  6327.401    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_214_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.515 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209/CO[3]
                         net (fo=1, routed)           0.000  6327.515    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_209_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.629 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204/CO[3]
                         net (fo=1, routed)           0.000  6327.629    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_204_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.743 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199/CO[3]
                         net (fo=1, routed)           0.000  6327.743    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_199_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194/CO[3]
                         net (fo=1, routed)           0.000  6327.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_194_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6327.970 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189/CO[3]
                         net (fo=1, routed)           0.000  6327.970    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_189_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6328.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188/CO[3]
                         net (fo=1, routed)           0.000  6328.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_188_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6328.355 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_186/CO[0]
                         net (fo=34, routed)          1.304  6329.659    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_21[0]
    SLICE_X12Y69         LUT5 (Prop_lut5_I1_O)        0.373  6330.032 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38/O
                         net (fo=1, routed)           0.000  6330.032    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[26]_i_38_n_0
    SLICE_X12Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6330.565 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000  6330.565    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_43[0]
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.683 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181/CO[3]
                         net (fo=1, routed)           0.000  6330.683    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_181_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.800 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176/CO[3]
                         net (fo=1, routed)           0.000  6330.800    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_176_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6330.917 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171/CO[3]
                         net (fo=1, routed)           0.000  6330.917    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_171_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.034 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166/CO[3]
                         net (fo=1, routed)           0.000  6331.034    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_166_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.151 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161/CO[3]
                         net (fo=1, routed)           0.009  6331.160    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_161_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.277 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156/CO[3]
                         net (fo=1, routed)           0.000  6331.277    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_156_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6331.395 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155/CO[3]
                         net (fo=1, routed)           0.000  6331.395    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_155_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6331.648 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_153/CO[0]
                         net (fo=34, routed)          1.072  6332.721    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_22[0]
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.367  6333.088 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34/O
                         net (fo=1, routed)           0.000  6333.088    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[22]_i_34_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6333.621 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000  6333.621    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_45[0]
    SLICE_X10Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.738 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6333.738    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_25_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.855 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140/CO[3]
                         net (fo=1, routed)           0.000  6333.855    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_140_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6333.973 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135/CO[3]
                         net (fo=1, routed)           0.000  6333.973    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_135_n_0
    SLICE_X10Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.090 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000  6334.090    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_130_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.207 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125/CO[3]
                         net (fo=1, routed)           0.000  6334.207    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_125_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.324 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.009  6334.333    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_120_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6334.450 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119/CO[3]
                         net (fo=1, routed)           0.000  6334.450    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_119_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6334.704 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_117/CO[0]
                         net (fo=34, routed)          1.175  6335.879    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_23[0]
    SLICE_X9Y66          LUT5 (Prop_lut5_I1_O)        0.367  6336.247 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33/O
                         net (fo=1, routed)           0.000  6336.247    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[17]_i_33_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.796 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000  6336.796    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_47[0]
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6336.910 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6336.910    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_21_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.024 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6337.024    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_20_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.138 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.000  6337.138    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_100_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.251 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95/CO[3]
                         net (fo=1, routed)           0.000  6337.251    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_95_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.365 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000  6337.365    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_90_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.479 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000  6337.479    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_85_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6337.593 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000  6337.593    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_84_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6337.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_82/CO[0]
                         net (fo=34, routed)          0.850  6338.714    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_24[0]
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.373  6339.087 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30/O
                         net (fo=1, routed)           0.000  6339.087    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[14]_i_30_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.637 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000  6339.637    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_49[0]
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.750 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6339.750    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_20_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.864 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000  6339.864    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_16_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6339.978 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000  6339.978    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_15_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.092 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61/CO[3]
                         net (fo=1, routed)           0.009  6340.101    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_61_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.214 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000  6340.214    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_56_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.328 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000  6340.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_51_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6340.442 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000  6340.442    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_50_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  6340.713 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_48/CO[0]
                         net (fo=34, routed)          1.114  6341.827    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_25[0]
    SLICE_X6Y69          LUT5 (Prop_lut5_I1_O)        0.373  6342.200 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18/O
                         net (fo=1, routed)           0.000  6342.200    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[10]_i_18_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.733 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6342.733    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_51[0]
    SLICE_X6Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.850 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000  6342.850    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_17_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6342.967 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6342.967    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_11_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.084 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000  6343.084    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_11_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.202 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000  6343.202    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_10_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.319 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.009  6343.328    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_26_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.445 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21/CO[3]
                         net (fo=1, routed)           0.000  6343.445    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_21_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6343.562 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000  6343.562    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_20_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6343.816 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_18/CO[0]
                         net (fo=34, routed)          1.029  6344.845    design_1_i/IP_PWM_Struct_2/U0/PWM_2/slv_reg1_reg[30]_26[0]
    SLICE_X4Y72          LUT5 (Prop_lut5_I1_O)        0.367  6345.212 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14/O
                         net (fo=1, routed)           0.000  6345.212    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter[6]_i_14_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6345.745 r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6345.745    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[2]_53[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.862 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6345.862    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_5_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6345.979 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8/CO[3]
                         net (fo=1, routed)           0.009  6345.988    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_8_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.105 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.105    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[17]_i_5_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.223 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000  6346.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[22]_i_6_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.340 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000  6346.340    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[26]_i_5_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.457 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000  6346.457    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_9_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6346.574 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000  6346.574    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_8_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  6346.828 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[30]_i_6/CO[0]
                         net (fo=34, routed)          0.873  6347.701    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_54[0]
    SLICE_X5Y73          LUT3 (Prop_lut3_I1_O)        0.367  6348.068 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8/O
                         net (fo=1, routed)           0.000  6348.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[2]_i_8_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6348.618 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.618    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[2]_i_4_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.731 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.009  6348.740    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[6]_i_4_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6348.854 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000  6348.854    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[10]_i_4_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6349.076 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4/O[0]
                         net (fo=6, routed)           1.120  6350.196    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[14]_i_4_n_7
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299  6350.495 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14/O
                         net (fo=2, routed)           0.579  6351.074    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_14_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I3_O)        0.124  6351.198 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6/O
                         net (fo=5, routed)           0.773  6351.972    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[14]_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I3_O)        0.124  6352.096 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33/O
                         net (fo=4, routed)           0.350  6352.446    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[30]_i_33_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I4_O)        0.124  6352.570 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4/O
                         net (fo=11, routed)          0.653  6353.223    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_4_n_0
    SLICE_X10Y80         LUT5 (Prop_lut5_I2_O)        0.124  6353.347 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2/O
                         net (fo=3, routed)           0.721  6354.068    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[22]_i_2_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I3_O)        0.124  6354.192 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5/O
                         net (fo=1, routed)           0.000  6354.192    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[24]_i_5_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6354.590 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000  6354.590    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[24]_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6354.812 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.452  6355.265    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[25]
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.299  6355.563 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[25]_i_1/O
                         net (fo=1, routed)           0.000  6355.563    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[25]
    SLICE_X10Y82         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.486  6248.658    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y82         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[25]/C
                         clock pessimism              0.000  6248.658    
                         clock uncertainty           -1.034  6247.623    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.081  6247.704    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                       6247.704    
                         arrival time                       -6355.582    
  -------------------------------------------------------------------
                         slack                               -107.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.358ns (43.990%)  route 0.456ns (56.010%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.558     0.899    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y82         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=39, routed)          0.353     1.392    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[26]
    SLICE_X11Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.437 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.502 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.103     1.605    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[26]
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.107     1.712 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     1.712    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[26]
    SLICE_X12Y78         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X12Y78         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]/C
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.034     0.290    
    SLICE_X12Y78         FDCE (Hold_fdce_C_D)         0.121     0.411    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.473ns (57.166%)  route 0.354ns (42.834%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.556     0.897    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y83         FDRE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q
                         net (fo=2, routed)           0.154     1.215    design_1_i/IP_PWM_Struct_4/U0/PWM_2/Width[24]
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.260 r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_i_12/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_i_12_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     1.414 f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_reg_i_5/CO[2]
                         net (fo=1, routed)           0.200     1.614    design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out1
    SLICE_X32Y83         LUT6 (Prop_lut6_I4_O)        0.110     1.724 r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     1.724    design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.821    -0.742    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X32Y83         FDRE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_reg/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            1.034     0.292    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120     0.412    design_1_i/IP_PWM_Struct_4/U0/PWM_2/pulse_out_reg
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.342ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.276ns (33.172%)  route 0.556ns (66.828%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.552     0.893    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y76          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=40, routed)          0.183     1.216    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[14]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.261 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_9/O
                         net (fo=2, routed)           0.217     1.478    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_9_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.523 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_2/O
                         net (fo=1, routed)           0.156     1.680    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_2_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.725    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[15]
    SLICE_X7Y79          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.820    -0.743    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X7Y79          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[15]/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.034     0.291    
    SLICE_X7Y79          FDCE (Hold_fdce_C_D)         0.091     0.382    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.299ns (34.588%)  route 0.565ns (65.412%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.555     0.896    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y79         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=42, routed)          0.264     1.324    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[16]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.369 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[18]_i_3/O
                         net (fo=2, routed)           0.094     1.463    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[18]_i_3_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.508 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[18]_i_2/O
                         net (fo=1, routed)           0.207     1.715    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[18]_i_2_n_0
    SLICE_X10Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.760 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.760    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[18]
    SLICE_X10Y78         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y78         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[18]/C
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.034     0.290    
    SLICE_X10Y78         FDCE (Hold_fdce_C_D)         0.121     0.411    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.524%)  route 0.608ns (72.476%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.556     0.897    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y69         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          0.400     1.437    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X11Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.482 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_2/O
                         net (fo=1, routed)           0.209     1.691    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_2_n_0
    SLICE_X11Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[1]
    SLICE_X11Y70         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.820    -0.743    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X11Y70         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.034     0.291    
    SLICE_X11Y70         FDCE (Hold_fdce_C_D)         0.091     0.382    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.602%)  route 0.637ns (73.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.558     0.899    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y82         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=38, routed)          0.275     1.314    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[28]
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.359 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_4/O
                         net (fo=4, routed)           0.363     1.722    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_4_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     1.767    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[28]
    SLICE_X10Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.821    -0.742    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            1.034     0.292    
    SLICE_X10Y80         FDCE (Hold_fdce_C_D)         0.121     0.413    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_3/U0/PWM_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.556%)  route 0.639ns (73.444%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.585     0.926    design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y62         FDRE                                         r  design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=40, routed)          0.485     1.551    design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/Freq[0]
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.596 f  design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_2/O
                         net (fo=1, routed)           0.154     1.750    design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_2_n_0
    SLICE_X41Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.795 r  design_1_i/IP_PWM_Struct_3/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    design_1_i/IP_PWM_Struct_3/U0/PWM_2/D[1]
    SLICE_X41Y68         FDCE                                         r  design_1_i/IP_PWM_Struct_3/U0/PWM_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.849    -0.714    design_1_i/IP_PWM_Struct_3/U0/PWM_2/clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/IP_PWM_Struct_3/U0/PWM_2/counter_reg[1]/C
                         clock pessimism              0.000    -0.714    
                         clock uncertainty            1.034     0.320    
    SLICE_X41Y68         FDCE (Hold_fdce_C_D)         0.091     0.411    design_1_i/IP_PWM_Struct_3/U0/PWM_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.254ns (27.075%)  route 0.684ns (72.925%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.554     0.895    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y77          FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=41, routed)          0.493     1.552    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[8]
    SLICE_X12Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.597 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.191     1.788    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[8]_i_3_n_0
    SLICE_X10Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.833    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[8]
    SLICE_X10Y77         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.818    -0.745    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X10Y77         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[8]/C
                         clock pessimism              0.000    -0.745    
                         clock uncertainty            1.034     0.289    
    SLICE_X10Y77         FDCE (Hold_fdce_C_D)         0.121     0.410    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.502ns (52.459%)  route 0.455ns (47.541%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.558     0.899    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y82         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=39, routed)          0.353     1.392    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[26]
    SLICE_X11Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.437 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.592 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.592    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.646 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.102     1.749    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[29]
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.107     1.856 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     1.856    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[29]
    SLICE_X12Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.821    -0.742    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X12Y80         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[29]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            1.034     0.292    
    SLICE_X12Y80         FDCE (Hold_fdce_C_D)         0.121     0.413    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.446ns (46.340%)  route 0.516ns (53.660%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.558     0.899    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y82         FDRE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=39, routed)          0.353     1.392    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/int_freq[26]
    SLICE_X11Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.437 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[28]_i_7_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.589 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.164     1.753    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/PWM_2/counter1[27]
    SLICE_X9Y78          LUT6 (Prop_lut6_I0_O)        0.108     1.861 r  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.861    design_1_i/IP_PWM_Struct_2/U0/PWM_2/D[27]
    SLICE_X9Y78          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X9Y78          FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]/C
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.034     0.290    
    SLICE_X9Y78          FDCE (Hold_fdce_C_D)         0.091     0.381    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  1.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          160  Failing Endpoints,  Worst Slack      -10.001ns,  Total Violation    -1501.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.271ns  (logic 0.580ns (13.580%)  route 3.691ns (86.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 6248.733 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.177  6257.295    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X41Y91         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.562  6248.733    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X41Y91         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[29]/C
                         clock pessimism              0.000  6248.733    
                         clock uncertainty           -1.034  6247.699    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405  6247.294    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                       6247.294    
                         arrival time                       -6257.295    
  -------------------------------------------------------------------
                         slack                                -10.001    

Slack (VIOLATED) :        -9.993ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.261ns  (logic 0.580ns (13.611%)  route 3.681ns (86.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 6248.731 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.167  6257.285    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X40Y88         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.560  6248.731    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X40Y88         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[22]/C
                         clock pessimism              0.000  6248.731    
                         clock uncertainty           -1.034  6247.697    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.405  6247.292    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                       6247.292    
                         arrival time                       -6257.285    
  -------------------------------------------------------------------
                         slack                                 -9.993    

Slack (VIOLATED) :        -9.976ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.244ns  (logic 0.580ns (13.666%)  route 3.664ns (86.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 6248.731 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.150  6257.268    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X43Y88         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.560  6248.731    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X43Y88         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[21]/C
                         clock pessimism              0.000  6248.731    
                         clock uncertainty           -1.034  6247.697    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.405  6247.292    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                       6247.292    
                         arrival time                       -6257.268    
  -------------------------------------------------------------------
                         slack                                 -9.976    

Slack (VIOLATED) :        -9.976ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.244ns  (logic 0.580ns (13.666%)  route 3.664ns (86.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 6248.731 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.150  6257.268    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X43Y88         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.560  6248.731    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X43Y88         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[24]/C
                         clock pessimism              0.000  6248.731    
                         clock uncertainty           -1.034  6247.697    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.405  6247.292    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                       6247.292    
                         arrival time                       -6257.268    
  -------------------------------------------------------------------
                         slack                                 -9.976    

Slack (VIOLATED) :        -9.976ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.244ns  (logic 0.580ns (13.666%)  route 3.664ns (86.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 6248.731 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.150  6257.268    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X43Y88         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.560  6248.731    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X43Y88         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[28]/C
                         clock pessimism              0.000  6248.731    
                         clock uncertainty           -1.034  6247.697    
    SLICE_X43Y88         FDCE (Recov_fdce_C_CLR)     -0.405  6247.292    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                       6247.292    
                         arrival time                       -6257.268    
  -------------------------------------------------------------------
                         slack                                 -9.976    

Slack (VIOLATED) :        -9.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.327ns  (logic 0.580ns (13.403%)  route 3.747ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 6248.732 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.233  6257.351    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X42Y90         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.561  6248.732    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X42Y90         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[30]/C
                         clock pessimism              0.000  6248.732    
                         clock uncertainty           -1.034  6247.698    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319  6247.379    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                       6247.379    
                         arrival time                       -6257.351    
  -------------------------------------------------------------------
                         slack                                 -9.972    

Slack (VIOLATED) :        -9.972ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.327ns  (logic 0.580ns (13.403%)  route 3.747ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 6248.732 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.233  6257.351    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X42Y90         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.561  6248.732    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X42Y90         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[31]/C
                         clock pessimism              0.000  6248.732    
                         clock uncertainty           -1.034  6247.698    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319  6247.379    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                       6247.379    
                         arrival time                       -6257.351    
  -------------------------------------------------------------------
                         slack                                 -9.972    

Slack (VIOLATED) :        -9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.212ns  (logic 0.580ns (13.769%)  route 3.632ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 6248.729 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.118  6257.236    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X40Y84         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.557  6248.729    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X40Y84         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[10]/C
                         clock pessimism              0.000  6248.729    
                         clock uncertainty           -1.034  6247.694    
    SLICE_X40Y84         FDCE (Recov_fdce_C_CLR)     -0.405  6247.289    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                       6247.289    
                         arrival time                       -6257.236    
  -------------------------------------------------------------------
                         slack                                 -9.947    

Slack (VIOLATED) :        -9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.212ns  (logic 0.580ns (13.769%)  route 3.632ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 6248.729 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.118  6257.236    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X40Y84         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.557  6248.729    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X40Y84         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[6]/C
                         clock pessimism              0.000  6248.729    
                         clock uncertainty           -1.034  6247.694    
    SLICE_X40Y84         FDCE (Recov_fdce_C_CLR)     -0.405  6247.289    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                       6247.289    
                         arrival time                       -6257.236    
  -------------------------------------------------------------------
                         slack                                 -9.947    

Slack (VIOLATED) :        -9.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out1_design_1_clk_wiz_0_0 rise@6250.004ns - clk_fpga_0 rise@6250.000ns)
  Data Path Delay:        4.212ns  (logic 0.580ns (13.769%)  route 3.632ns (86.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 6248.729 - 6250.004 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 6253.024 - 6250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   6250.000  6250.000 r  
    PS7_X0Y0             PS7                          0.000  6250.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  6251.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  6251.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        1.716  6253.024    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456  6253.480 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.514  6254.994    design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X17Y54         LUT1 (Prop_lut1_I0_O)        0.124  6255.118 f  design_1_i/IP_PWM_Struct_4/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         2.118  6257.236    design_1_i/IP_PWM_Struct_4/U0/PWM_2/AR[0]
    SLICE_X40Y84         FDCE                                         f  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   6250.004  6250.004 r  
    L16                                               0.000  6250.004 r  sys_clock (IN)
                         net (fo=0)                   0.000  6250.004    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  6251.424 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  6252.586    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908  6245.679 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  6247.081    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6247.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         1.557  6248.729    design_1_i/IP_PWM_Struct_4/U0/PWM_2/clk
    SLICE_X40Y84         FDCE                                         r  design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[8]/C
                         clock pessimism              0.000  6248.729    
                         clock uncertainty           -1.034  6247.694    
    SLICE_X40Y84         FDCE (Recov_fdce_C_CLR)     -0.405  6247.289    design_1_i/IP_PWM_Struct_4/U0/PWM_2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                       6247.289    
                         arrival time                       -6257.236    
  -------------------------------------------------------------------
                         slack                                 -9.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.676%)  route 1.081ns (85.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.793     2.185    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y92          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.830    -0.733    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y92          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[1]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            1.034     0.301    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     0.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.676%)  route 1.081ns (85.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.793     2.185    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y92          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.830    -0.733    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y92          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[2]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            1.034     0.301    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     0.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.186ns (14.676%)  route 1.081ns (85.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.793     2.185    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y92          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.830    -0.733    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y92          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[3]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            1.034     0.301    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     0.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.957ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.009%)  route 1.053ns (84.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.798     1.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X11Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.255     2.157    design_1_i/IP_PWM_Struct_2/U0/PWM_2/AR[0]
    SLICE_X11Y70         FDCE                                         f  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.820    -0.743    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X11Y70         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]/C
                         clock pessimism              0.000    -0.743    
                         clock uncertainty            1.034     0.291    
    SLICE_X11Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.199    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.782%)  route 1.072ns (85.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.798     1.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X11Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.274     2.176    design_1_i/IP_PWM_Struct_2/U0/PWM_2/AR[0]
    SLICE_X11Y71         FDCE                                         f  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X11Y71         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[11]/C
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.034     0.290    
    SLICE_X11Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.198    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.186ns (14.782%)  route 1.072ns (85.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.798     1.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X11Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.274     2.176    design_1_i/IP_PWM_Struct_2/U0/PWM_2/AR[0]
    SLICE_X11Y71         FDCE                                         f  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.819    -0.744    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X11Y71         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[16]/C
                         clock pessimism              0.000    -0.744    
                         clock uncertainty            1.034     0.290    
    SLICE_X11Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.198    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.186ns (14.333%)  route 1.112ns (85.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.824     2.215    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y90          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.830    -0.733    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y90          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[0]/C
                         clock pessimism              0.000    -0.733    
                         clock uncertainty            1.034     0.301    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.067     0.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.755%)  route 1.075ns (85.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.798     1.856    design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X11Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  design_1_i/IP_PWM_Struct_2/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.277     2.178    design_1_i/IP_PWM_Struct_2/U0/PWM_2/AR[0]
    SLICE_X14Y73         FDCE                                         f  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.813    -0.750    design_1_i/IP_PWM_Struct_2/U0/PWM_2/clk
    SLICE_X14Y73         FDCE                                         r  design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[7]/C
                         clock pessimism              0.000    -0.750    
                         clock uncertainty            1.034     0.284    
    SLICE_X14Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.192    design_1_i/IP_PWM_Struct_2/U0/PWM_2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.998ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.186ns (14.123%)  route 1.131ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.843     2.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y97          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.832    -0.731    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            1.034     0.303    
    SLICE_X6Y97          FDCE (Remov_fdce_C_CLR)     -0.067     0.236    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@24.414ns period=48.828ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.186ns (14.123%)  route 1.131ns (85.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.034ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.638ns
    Phase Error              (PE):    0.713ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2410, routed)        0.577     0.918    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          0.288     1.346    design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.391 f  design_1_i/IP_PWM_Struct_1/U0/PWM_AXI_IP/PWM_AXI_v2_v1_0_S00_AXI_inst/slv_reg2[0]_i_1/O
                         net (fo=201, routed)         0.843     2.234    design_1_i/IP_PWM_Struct_1/U0/PWM_2/AR[0]
    SLICE_X6Y97          FDCE                                         f  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=759, routed)         0.832    -0.731    design_1_i/IP_PWM_Struct_1/U0/PWM_2/clk
    SLICE_X6Y97          FDCE                                         r  design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]/C
                         clock pessimism              0.000    -0.731    
                         clock uncertainty            1.034     0.303    
    SLICE_X6Y97          FDCE (Remov_fdce_C_CLR)     -0.067     0.236    design_1_i/IP_PWM_Struct_1/U0/PWM_2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  1.998    





