Log file: /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/logs/speed-2020-09-24-185238.log


Supplied arguments
==================
--builddir            : bd
--logdir              : logs
--absolute            : False
--target-module       : run_verilator_sim

Benchmarks
==========
aha-mont64
crc32
cubic
edn
huffbench
matmult-int
minver
nbody
nettle-aes
nettle-sha256
nsichneu
picojpeg
qrduino
sglib-combined
slre
st
statemate
ud
wikisort

Benchmark           Speed
---------           -----
Running benchmark: aha-mont64
Looking for aha-mont64 results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/aha-mont64/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=aha-mont64.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 40910

Simulation running, end by pressing CTRL-c.
TOP.ibex_simple_system.u_core.u_ibex_tracer.unnamedblk1: Writing execution trace to trace_core_00000000.log
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  5501951
Wallclock time:   38.231 s
Simulation speed: 143913 cycles/s (143.913 kHz)

Performance Counters
====================
Cycles:                     5483745
NONE:                       0
Instructions Retired:       3385077
LSU Busy:                   9205
Fetch Wait:                 362454
Loads:                      6971
Stores:                     2234
Jumps:                      4430
Conditional Branches:       342861
Taken Conditional Branches: 264175
Compressed Instructions:    1222660
Multiply Wait:              65116
Divide Wait:                0


aha-mont64           1.37
Running benchmark: crc32
Looking for crc32 results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/crc32/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=crc32.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 40911

Simulation running, end by pressing CTRL-c.
TOP.ibex_simple_system.u_core.u_ibex_tracer.unnamedblk1: Writing execution trace to trace_core_00000000.log
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  6137237
Wallclock time:   41 s
Simulation speed: 149689 cycles/s (149.689 kHz)

Performance Counters
====================
Cycles:                     6094543
NONE:                       0
Instructions Retired:       3567027
LSU Busy:                   446753
Fetch Wait:                 297105
Loads:                      297543
Stores:                     149210
Jumps:                      297546
Conditional Branches:       148626
Taken Conditional Branches: 148479
Compressed Instructions:    2378167
Multiply Wait:              296960
Divide Wait:                0


crc32                1.52
Running benchmark: cubic
Looking for cubic results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/cubic/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=cubic.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 40912

Simulation running, end by pressing CTRL-c.
TOP.ibex_simple_system.u_core.u_ibex_tracer.unnamedblk1: Writing execution trace to trace_core_00000000.log
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  9141823
Wallclock time:   61.485 s
Simulation speed: 148684 cycles/s (148.684 kHz)

Performance Counters
====================
Cycles:                     7616657
NONE:                       0
Instructions Retired:       3894213
LSU Busy:                   666492
Fetch Wait:                 312162
Loads:                      348805
Stores:                     317687
Jumps:                      90416
Conditional Branches:       376136
Taken Conditional Branches: 204719
Compressed Instructions:    2083196
Multiply Wait:              348340
Divide Wait:                452160


cubic                1.83
Running benchmark: edn
Looking for edn results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/edn/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=edn.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 40913

Simulation running, end by pressing CTRL-c.
TOP.ibex_simple_system.u_core.u_ibex_tracer.unnamedblk1: Writing execution trace to trace_core_00000000.log
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  6785708
Wallclock time:   45.957 s
Simulation speed: 147653 cycles/s (147.653 kHz)

Performance Counters
====================
Cycles:                     6691919
NONE:                       0
Instructions Retired:       3163392
LSU Busy:                   923573
Fetch Wait:                 566263
Loads:                      811054
Stores:                     112519
Jumps:                      776
Conditional Branches:       322092
Taken Conditional Branches: 312157
Compressed Instructions:    1300934
Multiply Wait:              1015014
Divide Wait:                0


edn                  1.68
Running benchmark: huffbench
