
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Wed Feb  7 04:22:45 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/rv32h_fmadd.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fmadd_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5369:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16107*FLEN/8, x4, x1, x2)

inst_5370:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16110*FLEN/8, x4, x1, x2)

inst_5371:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16113*FLEN/8, x4, x1, x2)

inst_5372:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16116*FLEN/8, x4, x1, x2)

inst_5373:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16119*FLEN/8, x4, x1, x2)

inst_5374:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16122*FLEN/8, x4, x1, x2)

inst_5375:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16125*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_43)
inst_5376:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16128*FLEN/8, x4, x1, x2)

inst_5377:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1a2 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75a2; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16131*FLEN/8, x4, x1, x2)

inst_5378:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bff; valaddr_reg:x3; val_offset:16134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16134*FLEN/8, x4, x1, x2)

inst_5379:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9800; valaddr_reg:x3; val_offset:16137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16137*FLEN/8, x4, x1, x2)

inst_5380:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x99ff; valaddr_reg:x3; val_offset:16140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16140*FLEN/8, x4, x1, x2)

inst_5381:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9a00; valaddr_reg:x3; val_offset:16143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16143*FLEN/8, x4, x1, x2)

inst_5382:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x98ff; valaddr_reg:x3; val_offset:16146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16146*FLEN/8, x4, x1, x2)

inst_5383:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9b00; valaddr_reg:x3; val_offset:16149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16149*FLEN/8, x4, x1, x2)

inst_5384:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x987f; valaddr_reg:x3; val_offset:16152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16152*FLEN/8, x4, x1, x2)

inst_5385:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9b80; valaddr_reg:x3; val_offset:16155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16155*FLEN/8, x4, x1, x2)

inst_5386:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x983f; valaddr_reg:x3; val_offset:16158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16158*FLEN/8, x4, x1, x2)

inst_5387:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bc0; valaddr_reg:x3; val_offset:16161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16161*FLEN/8, x4, x1, x2)

inst_5388:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x981f; valaddr_reg:x3; val_offset:16164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16164*FLEN/8, x4, x1, x2)

inst_5389:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9be0; valaddr_reg:x3; val_offset:16167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16167*FLEN/8, x4, x1, x2)

inst_5390:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x980f; valaddr_reg:x3; val_offset:16170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16170*FLEN/8, x4, x1, x2)

inst_5391:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bf0; valaddr_reg:x3; val_offset:16173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16173*FLEN/8, x4, x1, x2)

inst_5392:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9807; valaddr_reg:x3; val_offset:16176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16176*FLEN/8, x4, x1, x2)

inst_5393:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bf8; valaddr_reg:x3; val_offset:16179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16179*FLEN/8, x4, x1, x2)

inst_5394:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9803; valaddr_reg:x3; val_offset:16182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16182*FLEN/8, x4, x1, x2)

inst_5395:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bfc; valaddr_reg:x3; val_offset:16185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16185*FLEN/8, x4, x1, x2)

inst_5396:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9801; valaddr_reg:x3; val_offset:16188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16188*FLEN/8, x4, x1, x2)

inst_5397:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x9bfe; valaddr_reg:x3; val_offset:16191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16191*FLEN/8, x4, x1, x2)

inst_5398:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16194*FLEN/8, x4, x1, x2)

inst_5399:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16197*FLEN/8, x4, x1, x2)

inst_5400:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16200*FLEN/8, x4, x1, x2)

inst_5401:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16203*FLEN/8, x4, x1, x2)

inst_5402:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16206*FLEN/8, x4, x1, x2)

inst_5403:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16209*FLEN/8, x4, x1, x2)

inst_5404:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16212*FLEN/8, x4, x1, x2)

inst_5405:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16215*FLEN/8, x4, x1, x2)

inst_5406:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16218*FLEN/8, x4, x1, x2)

inst_5407:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16221*FLEN/8, x4, x1, x2)

inst_5408:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16224*FLEN/8, x4, x1, x2)

inst_5409:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x09a and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x749a; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16227*FLEN/8, x4, x1, x2)

inst_5410:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9fff; valaddr_reg:x3; val_offset:16230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16230*FLEN/8, x4, x1, x2)

inst_5411:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c00; valaddr_reg:x3; val_offset:16233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16233*FLEN/8, x4, x1, x2)

inst_5412:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9dff; valaddr_reg:x3; val_offset:16236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16236*FLEN/8, x4, x1, x2)

inst_5413:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9e00; valaddr_reg:x3; val_offset:16239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16239*FLEN/8, x4, x1, x2)

inst_5414:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9cff; valaddr_reg:x3; val_offset:16242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16242*FLEN/8, x4, x1, x2)

inst_5415:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9f00; valaddr_reg:x3; val_offset:16245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16245*FLEN/8, x4, x1, x2)

inst_5416:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c7f; valaddr_reg:x3; val_offset:16248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16248*FLEN/8, x4, x1, x2)

inst_5417:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9f80; valaddr_reg:x3; val_offset:16251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16251*FLEN/8, x4, x1, x2)

inst_5418:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c3f; valaddr_reg:x3; val_offset:16254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16254*FLEN/8, x4, x1, x2)

inst_5419:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9fc0; valaddr_reg:x3; val_offset:16257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16257*FLEN/8, x4, x1, x2)

inst_5420:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c1f; valaddr_reg:x3; val_offset:16260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16260*FLEN/8, x4, x1, x2)

inst_5421:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9fe0; valaddr_reg:x3; val_offset:16263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16263*FLEN/8, x4, x1, x2)

inst_5422:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c0f; valaddr_reg:x3; val_offset:16266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16266*FLEN/8, x4, x1, x2)

inst_5423:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9ff0; valaddr_reg:x3; val_offset:16269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16269*FLEN/8, x4, x1, x2)

inst_5424:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c07; valaddr_reg:x3; val_offset:16272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16272*FLEN/8, x4, x1, x2)

inst_5425:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9ff8; valaddr_reg:x3; val_offset:16275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16275*FLEN/8, x4, x1, x2)

inst_5426:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c03; valaddr_reg:x3; val_offset:16278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16278*FLEN/8, x4, x1, x2)

inst_5427:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9ffc; valaddr_reg:x3; val_offset:16281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16281*FLEN/8, x4, x1, x2)

inst_5428:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9c01; valaddr_reg:x3; val_offset:16284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16284*FLEN/8, x4, x1, x2)

inst_5429:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x9ffe; valaddr_reg:x3; val_offset:16287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16287*FLEN/8, x4, x1, x2)

inst_5430:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16290*FLEN/8, x4, x1, x2)

inst_5431:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16293*FLEN/8, x4, x1, x2)

inst_5432:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16296*FLEN/8, x4, x1, x2)

inst_5433:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16299*FLEN/8, x4, x1, x2)

inst_5434:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16302*FLEN/8, x4, x1, x2)

inst_5435:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16305*FLEN/8, x4, x1, x2)

inst_5436:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16308*FLEN/8, x4, x1, x2)

inst_5437:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16311*FLEN/8, x4, x1, x2)

inst_5438:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16314*FLEN/8, x4, x1, x2)

inst_5439:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16317*FLEN/8, x4, x1, x2)

inst_5440:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16320*FLEN/8, x4, x1, x2)

inst_5441:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1be and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75be; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16323*FLEN/8, x4, x1, x2)

inst_5442:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3ff; valaddr_reg:x3; val_offset:16326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16326*FLEN/8, x4, x1, x2)

inst_5443:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa000; valaddr_reg:x3; val_offset:16329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16329*FLEN/8, x4, x1, x2)

inst_5444:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa1ff; valaddr_reg:x3; val_offset:16332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16332*FLEN/8, x4, x1, x2)

inst_5445:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa200; valaddr_reg:x3; val_offset:16335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16335*FLEN/8, x4, x1, x2)

inst_5446:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa0ff; valaddr_reg:x3; val_offset:16338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16338*FLEN/8, x4, x1, x2)

inst_5447:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa300; valaddr_reg:x3; val_offset:16341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16341*FLEN/8, x4, x1, x2)

inst_5448:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa07f; valaddr_reg:x3; val_offset:16344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16344*FLEN/8, x4, x1, x2)

inst_5449:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa380; valaddr_reg:x3; val_offset:16347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16347*FLEN/8, x4, x1, x2)

inst_5450:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa03f; valaddr_reg:x3; val_offset:16350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16350*FLEN/8, x4, x1, x2)

inst_5451:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3c0; valaddr_reg:x3; val_offset:16353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16353*FLEN/8, x4, x1, x2)

inst_5452:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa01f; valaddr_reg:x3; val_offset:16356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16356*FLEN/8, x4, x1, x2)

inst_5453:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3e0; valaddr_reg:x3; val_offset:16359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16359*FLEN/8, x4, x1, x2)

inst_5454:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa00f; valaddr_reg:x3; val_offset:16362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16362*FLEN/8, x4, x1, x2)

inst_5455:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3f0; valaddr_reg:x3; val_offset:16365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16365*FLEN/8, x4, x1, x2)

inst_5456:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa007; valaddr_reg:x3; val_offset:16368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16368*FLEN/8, x4, x1, x2)

inst_5457:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3f8; valaddr_reg:x3; val_offset:16371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16371*FLEN/8, x4, x1, x2)

inst_5458:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa003; valaddr_reg:x3; val_offset:16374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16374*FLEN/8, x4, x1, x2)

inst_5459:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3fc; valaddr_reg:x3; val_offset:16377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16377*FLEN/8, x4, x1, x2)

inst_5460:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa001; valaddr_reg:x3; val_offset:16380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16380*FLEN/8, x4, x1, x2)

inst_5461:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0xa3fe; valaddr_reg:x3; val_offset:16383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16383*FLEN/8, x4, x1, x2)

inst_5462:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16386*FLEN/8, x4, x1, x2)

inst_5463:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16389*FLEN/8, x4, x1, x2)

inst_5464:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16392*FLEN/8, x4, x1, x2)

inst_5465:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16395*FLEN/8, x4, x1, x2)

inst_5466:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16398*FLEN/8, x4, x1, x2)

inst_5467:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16401*FLEN/8, x4, x1, x2)

inst_5468:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16404*FLEN/8, x4, x1, x2)

inst_5469:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16407*FLEN/8, x4, x1, x2)

inst_5470:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16410*FLEN/8, x4, x1, x2)

inst_5471:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16413*FLEN/8, x4, x1, x2)

inst_5472:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16416*FLEN/8, x4, x1, x2)

inst_5473:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x392 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b92; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16419*FLEN/8, x4, x1, x2)

inst_5474:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7ff; valaddr_reg:x3; val_offset:16422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16422*FLEN/8, x4, x1, x2)

inst_5475:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa400; valaddr_reg:x3; val_offset:16425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16425*FLEN/8, x4, x1, x2)

inst_5476:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa5ff; valaddr_reg:x3; val_offset:16428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16428*FLEN/8, x4, x1, x2)

inst_5477:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa600; valaddr_reg:x3; val_offset:16431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16431*FLEN/8, x4, x1, x2)

inst_5478:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa4ff; valaddr_reg:x3; val_offset:16434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16434*FLEN/8, x4, x1, x2)

inst_5479:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa700; valaddr_reg:x3; val_offset:16437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16437*FLEN/8, x4, x1, x2)

inst_5480:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa47f; valaddr_reg:x3; val_offset:16440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16440*FLEN/8, x4, x1, x2)

inst_5481:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa780; valaddr_reg:x3; val_offset:16443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16443*FLEN/8, x4, x1, x2)

inst_5482:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa43f; valaddr_reg:x3; val_offset:16446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16446*FLEN/8, x4, x1, x2)

inst_5483:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7c0; valaddr_reg:x3; val_offset:16449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16449*FLEN/8, x4, x1, x2)

inst_5484:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa41f; valaddr_reg:x3; val_offset:16452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16452*FLEN/8, x4, x1, x2)

inst_5485:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7e0; valaddr_reg:x3; val_offset:16455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16455*FLEN/8, x4, x1, x2)

inst_5486:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa40f; valaddr_reg:x3; val_offset:16458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16458*FLEN/8, x4, x1, x2)

inst_5487:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7f0; valaddr_reg:x3; val_offset:16461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16461*FLEN/8, x4, x1, x2)

inst_5488:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa407; valaddr_reg:x3; val_offset:16464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16464*FLEN/8, x4, x1, x2)

inst_5489:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7f8; valaddr_reg:x3; val_offset:16467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16467*FLEN/8, x4, x1, x2)

inst_5490:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa403; valaddr_reg:x3; val_offset:16470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16470*FLEN/8, x4, x1, x2)

inst_5491:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7fc; valaddr_reg:x3; val_offset:16473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16473*FLEN/8, x4, x1, x2)

inst_5492:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa401; valaddr_reg:x3; val_offset:16476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16476*FLEN/8, x4, x1, x2)

inst_5493:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0xa7fe; valaddr_reg:x3; val_offset:16479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16479*FLEN/8, x4, x1, x2)

inst_5494:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16482*FLEN/8, x4, x1, x2)

inst_5495:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16485*FLEN/8, x4, x1, x2)

inst_5496:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16488*FLEN/8, x4, x1, x2)

inst_5497:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16491*FLEN/8, x4, x1, x2)

inst_5498:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16494*FLEN/8, x4, x1, x2)

inst_5499:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16497*FLEN/8, x4, x1, x2)

inst_5500:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16500*FLEN/8, x4, x1, x2)

inst_5501:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16503*FLEN/8, x4, x1, x2)

inst_5502:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16506*FLEN/8, x4, x1, x2)

inst_5503:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16509*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_44)
inst_5504:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16512*FLEN/8, x4, x1, x2)

inst_5505:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x111 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7911; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16515*FLEN/8, x4, x1, x2)

inst_5506:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabff; valaddr_reg:x3; val_offset:16518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16518*FLEN/8, x4, x1, x2)

inst_5507:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa800; valaddr_reg:x3; val_offset:16521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16521*FLEN/8, x4, x1, x2)

inst_5508:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa9ff; valaddr_reg:x3; val_offset:16524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16524*FLEN/8, x4, x1, x2)

inst_5509:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xaa00; valaddr_reg:x3; val_offset:16527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16527*FLEN/8, x4, x1, x2)

inst_5510:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa8ff; valaddr_reg:x3; val_offset:16530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16530*FLEN/8, x4, x1, x2)

inst_5511:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xab00; valaddr_reg:x3; val_offset:16533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16533*FLEN/8, x4, x1, x2)

inst_5512:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa87f; valaddr_reg:x3; val_offset:16536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16536*FLEN/8, x4, x1, x2)

inst_5513:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xab80; valaddr_reg:x3; val_offset:16539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16539*FLEN/8, x4, x1, x2)

inst_5514:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa83f; valaddr_reg:x3; val_offset:16542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16542*FLEN/8, x4, x1, x2)

inst_5515:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabc0; valaddr_reg:x3; val_offset:16545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16545*FLEN/8, x4, x1, x2)

inst_5516:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa81f; valaddr_reg:x3; val_offset:16548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16548*FLEN/8, x4, x1, x2)

inst_5517:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabe0; valaddr_reg:x3; val_offset:16551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16551*FLEN/8, x4, x1, x2)

inst_5518:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa80f; valaddr_reg:x3; val_offset:16554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16554*FLEN/8, x4, x1, x2)

inst_5519:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabf0; valaddr_reg:x3; val_offset:16557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16557*FLEN/8, x4, x1, x2)

inst_5520:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa807; valaddr_reg:x3; val_offset:16560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16560*FLEN/8, x4, x1, x2)

inst_5521:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabf8; valaddr_reg:x3; val_offset:16563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16563*FLEN/8, x4, x1, x2)

inst_5522:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa803; valaddr_reg:x3; val_offset:16566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16566*FLEN/8, x4, x1, x2)

inst_5523:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabfc; valaddr_reg:x3; val_offset:16569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16569*FLEN/8, x4, x1, x2)

inst_5524:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xa801; valaddr_reg:x3; val_offset:16572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16572*FLEN/8, x4, x1, x2)

inst_5525:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0xabfe; valaddr_reg:x3; val_offset:16575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16575*FLEN/8, x4, x1, x2)

inst_5526:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16578*FLEN/8, x4, x1, x2)

inst_5527:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16581*FLEN/8, x4, x1, x2)

inst_5528:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16584*FLEN/8, x4, x1, x2)

inst_5529:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16587*FLEN/8, x4, x1, x2)

inst_5530:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16590*FLEN/8, x4, x1, x2)

inst_5531:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16593*FLEN/8, x4, x1, x2)

inst_5532:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16596*FLEN/8, x4, x1, x2)

inst_5533:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16599*FLEN/8, x4, x1, x2)

inst_5534:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16602*FLEN/8, x4, x1, x2)

inst_5535:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16605*FLEN/8, x4, x1, x2)

inst_5536:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16608*FLEN/8, x4, x1, x2)

inst_5537:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0f7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78f7; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16611*FLEN/8, x4, x1, x2)

inst_5538:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xafff; valaddr_reg:x3; val_offset:16614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16614*FLEN/8, x4, x1, x2)

inst_5539:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac00; valaddr_reg:x3; val_offset:16617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16617*FLEN/8, x4, x1, x2)

inst_5540:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xadff; valaddr_reg:x3; val_offset:16620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16620*FLEN/8, x4, x1, x2)

inst_5541:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xae00; valaddr_reg:x3; val_offset:16623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16623*FLEN/8, x4, x1, x2)

inst_5542:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xacff; valaddr_reg:x3; val_offset:16626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16626*FLEN/8, x4, x1, x2)

inst_5543:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaf00; valaddr_reg:x3; val_offset:16629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16629*FLEN/8, x4, x1, x2)

inst_5544:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac7f; valaddr_reg:x3; val_offset:16632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16632*FLEN/8, x4, x1, x2)

inst_5545:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaf80; valaddr_reg:x3; val_offset:16635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16635*FLEN/8, x4, x1, x2)

inst_5546:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac3f; valaddr_reg:x3; val_offset:16638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16638*FLEN/8, x4, x1, x2)

inst_5547:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xafc0; valaddr_reg:x3; val_offset:16641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16641*FLEN/8, x4, x1, x2)

inst_5548:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac1f; valaddr_reg:x3; val_offset:16644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16644*FLEN/8, x4, x1, x2)

inst_5549:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xafe0; valaddr_reg:x3; val_offset:16647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16647*FLEN/8, x4, x1, x2)

inst_5550:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac0f; valaddr_reg:x3; val_offset:16650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16650*FLEN/8, x4, x1, x2)

inst_5551:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaff0; valaddr_reg:x3; val_offset:16653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16653*FLEN/8, x4, x1, x2)

inst_5552:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac07; valaddr_reg:x3; val_offset:16656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16656*FLEN/8, x4, x1, x2)

inst_5553:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaff8; valaddr_reg:x3; val_offset:16659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16659*FLEN/8, x4, x1, x2)

inst_5554:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac03; valaddr_reg:x3; val_offset:16662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16662*FLEN/8, x4, x1, x2)

inst_5555:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaffc; valaddr_reg:x3; val_offset:16665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16665*FLEN/8, x4, x1, x2)

inst_5556:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xac01; valaddr_reg:x3; val_offset:16668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16668*FLEN/8, x4, x1, x2)

inst_5557:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0xaffe; valaddr_reg:x3; val_offset:16671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16671*FLEN/8, x4, x1, x2)

inst_5558:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16674*FLEN/8, x4, x1, x2)

inst_5559:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16677*FLEN/8, x4, x1, x2)

inst_5560:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16680*FLEN/8, x4, x1, x2)

inst_5561:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16683*FLEN/8, x4, x1, x2)

inst_5562:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16686*FLEN/8, x4, x1, x2)

inst_5563:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16689*FLEN/8, x4, x1, x2)

inst_5564:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16692*FLEN/8, x4, x1, x2)

inst_5565:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16695*FLEN/8, x4, x1, x2)

inst_5566:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16698*FLEN/8, x4, x1, x2)

inst_5567:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16701*FLEN/8, x4, x1, x2)

inst_5568:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16704*FLEN/8, x4, x1, x2)

inst_5569:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79b8; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16707*FLEN/8, x4, x1, x2)

inst_5570:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3ff; valaddr_reg:x3; val_offset:16710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16710*FLEN/8, x4, x1, x2)

inst_5571:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb000; valaddr_reg:x3; val_offset:16713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16713*FLEN/8, x4, x1, x2)

inst_5572:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb1ff; valaddr_reg:x3; val_offset:16716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16716*FLEN/8, x4, x1, x2)

inst_5573:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb200; valaddr_reg:x3; val_offset:16719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16719*FLEN/8, x4, x1, x2)

inst_5574:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb0ff; valaddr_reg:x3; val_offset:16722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16722*FLEN/8, x4, x1, x2)

inst_5575:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb300; valaddr_reg:x3; val_offset:16725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16725*FLEN/8, x4, x1, x2)

inst_5576:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb07f; valaddr_reg:x3; val_offset:16728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16728*FLEN/8, x4, x1, x2)

inst_5577:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb380; valaddr_reg:x3; val_offset:16731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16731*FLEN/8, x4, x1, x2)

inst_5578:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb03f; valaddr_reg:x3; val_offset:16734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16734*FLEN/8, x4, x1, x2)

inst_5579:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3c0; valaddr_reg:x3; val_offset:16737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16737*FLEN/8, x4, x1, x2)

inst_5580:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb01f; valaddr_reg:x3; val_offset:16740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16740*FLEN/8, x4, x1, x2)

inst_5581:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3e0; valaddr_reg:x3; val_offset:16743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16743*FLEN/8, x4, x1, x2)

inst_5582:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb00f; valaddr_reg:x3; val_offset:16746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16746*FLEN/8, x4, x1, x2)

inst_5583:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3f0; valaddr_reg:x3; val_offset:16749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16749*FLEN/8, x4, x1, x2)

inst_5584:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb007; valaddr_reg:x3; val_offset:16752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16752*FLEN/8, x4, x1, x2)

inst_5585:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3f8; valaddr_reg:x3; val_offset:16755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16755*FLEN/8, x4, x1, x2)

inst_5586:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb003; valaddr_reg:x3; val_offset:16758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16758*FLEN/8, x4, x1, x2)

inst_5587:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3fc; valaddr_reg:x3; val_offset:16761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16761*FLEN/8, x4, x1, x2)

inst_5588:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb001; valaddr_reg:x3; val_offset:16764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16764*FLEN/8, x4, x1, x2)

inst_5589:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0c and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0xb3fe; valaddr_reg:x3; val_offset:16767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16767*FLEN/8, x4, x1, x2)

inst_5590:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16770*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16770*FLEN/8, x4, x1, x2)

inst_5591:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16773*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16773*FLEN/8, x4, x1, x2)

inst_5592:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16776*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16776*FLEN/8, x4, x1, x2)

inst_5593:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16779*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16779*FLEN/8, x4, x1, x2)

inst_5594:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16782*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16782*FLEN/8, x4, x1, x2)

inst_5595:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16785*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16785*FLEN/8, x4, x1, x2)

inst_5596:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16788*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16788*FLEN/8, x4, x1, x2)

inst_5597:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16791*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16791*FLEN/8, x4, x1, x2)

inst_5598:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16794*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16794*FLEN/8, x4, x1, x2)

inst_5599:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16797*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16797*FLEN/8, x4, x1, x2)

inst_5600:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16800*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16800*FLEN/8, x4, x1, x2)

inst_5601:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x234 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7634; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16803*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16803*FLEN/8, x4, x1, x2)

inst_5602:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7ff; valaddr_reg:x3; val_offset:16806*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16806*FLEN/8, x4, x1, x2)

inst_5603:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb400; valaddr_reg:x3; val_offset:16809*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16809*FLEN/8, x4, x1, x2)

inst_5604:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb5ff; valaddr_reg:x3; val_offset:16812*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16812*FLEN/8, x4, x1, x2)

inst_5605:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb600; valaddr_reg:x3; val_offset:16815*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16815*FLEN/8, x4, x1, x2)

inst_5606:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb4ff; valaddr_reg:x3; val_offset:16818*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16818*FLEN/8, x4, x1, x2)

inst_5607:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb700; valaddr_reg:x3; val_offset:16821*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16821*FLEN/8, x4, x1, x2)

inst_5608:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb47f; valaddr_reg:x3; val_offset:16824*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16824*FLEN/8, x4, x1, x2)

inst_5609:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb780; valaddr_reg:x3; val_offset:16827*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16827*FLEN/8, x4, x1, x2)

inst_5610:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb43f; valaddr_reg:x3; val_offset:16830*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16830*FLEN/8, x4, x1, x2)

inst_5611:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7c0; valaddr_reg:x3; val_offset:16833*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16833*FLEN/8, x4, x1, x2)

inst_5612:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb41f; valaddr_reg:x3; val_offset:16836*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16836*FLEN/8, x4, x1, x2)

inst_5613:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7e0; valaddr_reg:x3; val_offset:16839*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16839*FLEN/8, x4, x1, x2)

inst_5614:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb40f; valaddr_reg:x3; val_offset:16842*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16842*FLEN/8, x4, x1, x2)

inst_5615:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7f0; valaddr_reg:x3; val_offset:16845*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16845*FLEN/8, x4, x1, x2)

inst_5616:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb407; valaddr_reg:x3; val_offset:16848*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16848*FLEN/8, x4, x1, x2)

inst_5617:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7f8; valaddr_reg:x3; val_offset:16851*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16851*FLEN/8, x4, x1, x2)

inst_5618:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb403; valaddr_reg:x3; val_offset:16854*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16854*FLEN/8, x4, x1, x2)

inst_5619:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7fc; valaddr_reg:x3; val_offset:16857*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16857*FLEN/8, x4, x1, x2)

inst_5620:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb401; valaddr_reg:x3; val_offset:16860*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16860*FLEN/8, x4, x1, x2)

inst_5621:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0xb7fe; valaddr_reg:x3; val_offset:16863*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16863*FLEN/8, x4, x1, x2)

inst_5622:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16866*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16866*FLEN/8, x4, x1, x2)

inst_5623:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16869*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16869*FLEN/8, x4, x1, x2)

inst_5624:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16872*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16872*FLEN/8, x4, x1, x2)

inst_5625:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16875*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16875*FLEN/8, x4, x1, x2)

inst_5626:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16878*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16878*FLEN/8, x4, x1, x2)

inst_5627:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16881*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16881*FLEN/8, x4, x1, x2)

inst_5628:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16884*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16884*FLEN/8, x4, x1, x2)

inst_5629:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16887*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16887*FLEN/8, x4, x1, x2)

inst_5630:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16890*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16890*FLEN/8, x4, x1, x2)

inst_5631:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16893*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16893*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_45)
inst_5632:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16896*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16896*FLEN/8, x4, x1, x2)

inst_5633:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76a0; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16899*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16899*FLEN/8, x4, x1, x2)

inst_5634:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbff; valaddr_reg:x3; val_offset:16902*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16902*FLEN/8, x4, x1, x2)

inst_5635:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb800; valaddr_reg:x3; val_offset:16905*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16905*FLEN/8, x4, x1, x2)

inst_5636:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb9ff; valaddr_reg:x3; val_offset:16908*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16908*FLEN/8, x4, x1, x2)

inst_5637:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xba00; valaddr_reg:x3; val_offset:16911*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16911*FLEN/8, x4, x1, x2)

inst_5638:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb8ff; valaddr_reg:x3; val_offset:16914*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16914*FLEN/8, x4, x1, x2)

inst_5639:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbb00; valaddr_reg:x3; val_offset:16917*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16917*FLEN/8, x4, x1, x2)

inst_5640:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb87f; valaddr_reg:x3; val_offset:16920*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16920*FLEN/8, x4, x1, x2)

inst_5641:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbb80; valaddr_reg:x3; val_offset:16923*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16923*FLEN/8, x4, x1, x2)

inst_5642:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb83f; valaddr_reg:x3; val_offset:16926*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16926*FLEN/8, x4, x1, x2)

inst_5643:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbc0; valaddr_reg:x3; val_offset:16929*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16929*FLEN/8, x4, x1, x2)

inst_5644:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb81f; valaddr_reg:x3; val_offset:16932*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16932*FLEN/8, x4, x1, x2)

inst_5645:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbe0; valaddr_reg:x3; val_offset:16935*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16935*FLEN/8, x4, x1, x2)

inst_5646:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb80f; valaddr_reg:x3; val_offset:16938*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16938*FLEN/8, x4, x1, x2)

inst_5647:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbf0; valaddr_reg:x3; val_offset:16941*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16941*FLEN/8, x4, x1, x2)

inst_5648:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb807; valaddr_reg:x3; val_offset:16944*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16944*FLEN/8, x4, x1, x2)

inst_5649:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbf8; valaddr_reg:x3; val_offset:16947*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16947*FLEN/8, x4, x1, x2)

inst_5650:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb803; valaddr_reg:x3; val_offset:16950*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16950*FLEN/8, x4, x1, x2)

inst_5651:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbfc; valaddr_reg:x3; val_offset:16953*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16953*FLEN/8, x4, x1, x2)

inst_5652:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xb801; valaddr_reg:x3; val_offset:16956*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16956*FLEN/8, x4, x1, x2)

inst_5653:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x0e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0xbbfe; valaddr_reg:x3; val_offset:16959*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16959*FLEN/8, x4, x1, x2)

inst_5654:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:16962*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16962*FLEN/8, x4, x1, x2)

inst_5655:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:16965*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16965*FLEN/8, x4, x1, x2)

inst_5656:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:16968*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16968*FLEN/8, x4, x1, x2)

inst_5657:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:16971*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16971*FLEN/8, x4, x1, x2)

inst_5658:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:16974*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16974*FLEN/8, x4, x1, x2)

inst_5659:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:16977*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16977*FLEN/8, x4, x1, x2)

inst_5660:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:16980*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16980*FLEN/8, x4, x1, x2)

inst_5661:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:16983*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16983*FLEN/8, x4, x1, x2)

inst_5662:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:16986*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16986*FLEN/8, x4, x1, x2)

inst_5663:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:16989*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16989*FLEN/8, x4, x1, x2)

inst_5664:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:16992*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16992*FLEN/8, x4, x1, x2)

inst_5665:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x134 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7934; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:16995*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16995*FLEN/8, x4, x1, x2)

inst_5666:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbfff; valaddr_reg:x3; val_offset:16998*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 16998*FLEN/8, x4, x1, x2)

inst_5667:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc00; valaddr_reg:x3; val_offset:17001*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17001*FLEN/8, x4, x1, x2)

inst_5668:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbdff; valaddr_reg:x3; val_offset:17004*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17004*FLEN/8, x4, x1, x2)

inst_5669:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbe00; valaddr_reg:x3; val_offset:17007*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17007*FLEN/8, x4, x1, x2)

inst_5670:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbcff; valaddr_reg:x3; val_offset:17010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17010*FLEN/8, x4, x1, x2)

inst_5671:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbf00; valaddr_reg:x3; val_offset:17013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17013*FLEN/8, x4, x1, x2)

inst_5672:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc7f; valaddr_reg:x3; val_offset:17016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17016*FLEN/8, x4, x1, x2)

inst_5673:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbf80; valaddr_reg:x3; val_offset:17019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17019*FLEN/8, x4, x1, x2)

inst_5674:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc3f; valaddr_reg:x3; val_offset:17022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17022*FLEN/8, x4, x1, x2)

inst_5675:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbfc0; valaddr_reg:x3; val_offset:17025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17025*FLEN/8, x4, x1, x2)

inst_5676:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc1f; valaddr_reg:x3; val_offset:17028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17028*FLEN/8, x4, x1, x2)

inst_5677:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbfe0; valaddr_reg:x3; val_offset:17031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17031*FLEN/8, x4, x1, x2)

inst_5678:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc0f; valaddr_reg:x3; val_offset:17034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17034*FLEN/8, x4, x1, x2)

inst_5679:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbff0; valaddr_reg:x3; val_offset:17037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17037*FLEN/8, x4, x1, x2)

inst_5680:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc07; valaddr_reg:x3; val_offset:17040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17040*FLEN/8, x4, x1, x2)

inst_5681:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbff8; valaddr_reg:x3; val_offset:17043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17043*FLEN/8, x4, x1, x2)

inst_5682:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc03; valaddr_reg:x3; val_offset:17046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17046*FLEN/8, x4, x1, x2)

inst_5683:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbffc; valaddr_reg:x3; val_offset:17049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17049*FLEN/8, x4, x1, x2)

inst_5684:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbc01; valaddr_reg:x3; val_offset:17052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17052*FLEN/8, x4, x1, x2)

inst_5685:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0xbffe; valaddr_reg:x3; val_offset:17055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17055*FLEN/8, x4, x1, x2)

inst_5686:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x83fe; valaddr_reg:x3; val_offset:17058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17058*FLEN/8, x4, x1, x2)

inst_5687:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8001; valaddr_reg:x3; val_offset:17061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17061*FLEN/8, x4, x1, x2)

inst_5688:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x81b6; valaddr_reg:x3; val_offset:17064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17064*FLEN/8, x4, x1, x2)

inst_5689:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x836d; valaddr_reg:x3; val_offset:17067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17067*FLEN/8, x4, x1, x2)

inst_5690:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x80cc; valaddr_reg:x3; val_offset:17070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17070*FLEN/8, x4, x1, x2)

inst_5691:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8333; valaddr_reg:x3; val_offset:17073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17073*FLEN/8, x4, x1, x2)

inst_5692:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x81dd; valaddr_reg:x3; val_offset:17076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17076*FLEN/8, x4, x1, x2)

inst_5693:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8222; valaddr_reg:x3; val_offset:17079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17079*FLEN/8, x4, x1, x2)

inst_5694:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8124; valaddr_reg:x3; val_offset:17082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17082*FLEN/8, x4, x1, x2)

inst_5695:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x82db; valaddr_reg:x3; val_offset:17085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17085*FLEN/8, x4, x1, x2)

inst_5696:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8199; valaddr_reg:x3; val_offset:17088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17088*FLEN/8, x4, x1, x2)

inst_5697:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x24d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00a and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x564d; op2val:0x800a;
op3val:0x8266; valaddr_reg:x3; val_offset:17091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17091*FLEN/8, x4, x1, x2)

inst_5698:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3ff; valaddr_reg:x3; val_offset:17094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17094*FLEN/8, x4, x1, x2)

inst_5699:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc000; valaddr_reg:x3; val_offset:17097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17097*FLEN/8, x4, x1, x2)

inst_5700:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc1ff; valaddr_reg:x3; val_offset:17100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17100*FLEN/8, x4, x1, x2)

inst_5701:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc200; valaddr_reg:x3; val_offset:17103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17103*FLEN/8, x4, x1, x2)

inst_5702:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc0ff; valaddr_reg:x3; val_offset:17106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17106*FLEN/8, x4, x1, x2)

inst_5703:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc300; valaddr_reg:x3; val_offset:17109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17109*FLEN/8, x4, x1, x2)

inst_5704:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc07f; valaddr_reg:x3; val_offset:17112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17112*FLEN/8, x4, x1, x2)

inst_5705:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc380; valaddr_reg:x3; val_offset:17115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17115*FLEN/8, x4, x1, x2)

inst_5706:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc03f; valaddr_reg:x3; val_offset:17118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17118*FLEN/8, x4, x1, x2)

inst_5707:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3c0; valaddr_reg:x3; val_offset:17121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17121*FLEN/8, x4, x1, x2)

inst_5708:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc01f; valaddr_reg:x3; val_offset:17124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17124*FLEN/8, x4, x1, x2)

inst_5709:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3e0; valaddr_reg:x3; val_offset:17127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17127*FLEN/8, x4, x1, x2)

inst_5710:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc00f; valaddr_reg:x3; val_offset:17130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17130*FLEN/8, x4, x1, x2)

inst_5711:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3f0; valaddr_reg:x3; val_offset:17133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17133*FLEN/8, x4, x1, x2)

inst_5712:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc007; valaddr_reg:x3; val_offset:17136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17136*FLEN/8, x4, x1, x2)

inst_5713:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3f8; valaddr_reg:x3; val_offset:17139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17139*FLEN/8, x4, x1, x2)

inst_5714:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc003; valaddr_reg:x3; val_offset:17142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17142*FLEN/8, x4, x1, x2)

inst_5715:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3fc; valaddr_reg:x3; val_offset:17145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17145*FLEN/8, x4, x1, x2)

inst_5716:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc001; valaddr_reg:x3; val_offset:17148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17148*FLEN/8, x4, x1, x2)

inst_5717:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0xc3fe; valaddr_reg:x3; val_offset:17151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17151*FLEN/8, x4, x1, x2)

inst_5718:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x83fe; valaddr_reg:x3; val_offset:17154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17154*FLEN/8, x4, x1, x2)

inst_5719:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8001; valaddr_reg:x3; val_offset:17157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17157*FLEN/8, x4, x1, x2)

inst_5720:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x81b6; valaddr_reg:x3; val_offset:17160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17160*FLEN/8, x4, x1, x2)

inst_5721:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x836d; valaddr_reg:x3; val_offset:17163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17163*FLEN/8, x4, x1, x2)

inst_5722:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x80cc; valaddr_reg:x3; val_offset:17166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17166*FLEN/8, x4, x1, x2)

inst_5723:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8333; valaddr_reg:x3; val_offset:17169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17169*FLEN/8, x4, x1, x2)

inst_5724:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x81dd; valaddr_reg:x3; val_offset:17172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17172*FLEN/8, x4, x1, x2)

inst_5725:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8222; valaddr_reg:x3; val_offset:17175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17175*FLEN/8, x4, x1, x2)

inst_5726:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8124; valaddr_reg:x3; val_offset:17178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17178*FLEN/8, x4, x1, x2)

inst_5727:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x82db; valaddr_reg:x3; val_offset:17181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17181*FLEN/8, x4, x1, x2)

inst_5728:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8199; valaddr_reg:x3; val_offset:17184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17184*FLEN/8, x4, x1, x2)

inst_5729:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x226 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7226; op2val:0x8000;
op3val:0x8266; valaddr_reg:x3; val_offset:17187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17187*FLEN/8, x4, x1, x2)

inst_5730:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:17190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17190*FLEN/8, x4, x1, x2)

inst_5731:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:17193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17193*FLEN/8, x4, x1, x2)

inst_5732:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x200; valaddr_reg:x3; val_offset:17196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17196*FLEN/8, x4, x1, x2)

inst_5733:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:17199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17199*FLEN/8, x4, x1, x2)

inst_5734:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x300; valaddr_reg:x3; val_offset:17202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17202*FLEN/8, x4, x1, x2)

inst_5735:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:17205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17205*FLEN/8, x4, x1, x2)

inst_5736:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x380; valaddr_reg:x3; val_offset:17208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17208*FLEN/8, x4, x1, x2)

inst_5737:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:17211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17211*FLEN/8, x4, x1, x2)

inst_5738:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3c0; valaddr_reg:x3; val_offset:17214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17214*FLEN/8, x4, x1, x2)

inst_5739:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:17217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17217*FLEN/8, x4, x1, x2)

inst_5740:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3e0; valaddr_reg:x3; val_offset:17220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17220*FLEN/8, x4, x1, x2)

inst_5741:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:17223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17223*FLEN/8, x4, x1, x2)

inst_5742:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3f0; valaddr_reg:x3; val_offset:17226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17226*FLEN/8, x4, x1, x2)

inst_5743:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:17229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17229*FLEN/8, x4, x1, x2)

inst_5744:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3f8; valaddr_reg:x3; val_offset:17232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17232*FLEN/8, x4, x1, x2)

inst_5745:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:17235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17235*FLEN/8, x4, x1, x2)

inst_5746:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3fc; valaddr_reg:x3; val_offset:17238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17238*FLEN/8, x4, x1, x2)

inst_5747:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:17241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17241*FLEN/8, x4, x1, x2)

inst_5748:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:17244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17244*FLEN/8, x4, x1, x2)

inst_5749:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17247*FLEN/8, x4, x1, x2)

inst_5750:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17250*FLEN/8, x4, x1, x2)

inst_5751:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17253*FLEN/8, x4, x1, x2)

inst_5752:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17256*FLEN/8, x4, x1, x2)

inst_5753:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17259*FLEN/8, x4, x1, x2)

inst_5754:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17262*FLEN/8, x4, x1, x2)

inst_5755:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17265*FLEN/8, x4, x1, x2)

inst_5756:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17268*FLEN/8, x4, x1, x2)

inst_5757:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17271*FLEN/8, x4, x1, x2)

inst_5758:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17274*FLEN/8, x4, x1, x2)

inst_5759:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17277*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_46)
inst_5760:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x159 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7559; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17280*FLEN/8, x4, x1, x2)

inst_5761:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8400; valaddr_reg:x3; val_offset:17283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17283*FLEN/8, x4, x1, x2)

inst_5762:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87ff; valaddr_reg:x3; val_offset:17286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17286*FLEN/8, x4, x1, x2)

inst_5763:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8600; valaddr_reg:x3; val_offset:17289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17289*FLEN/8, x4, x1, x2)

inst_5764:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x85ff; valaddr_reg:x3; val_offset:17292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17292*FLEN/8, x4, x1, x2)

inst_5765:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8700; valaddr_reg:x3; val_offset:17295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17295*FLEN/8, x4, x1, x2)

inst_5766:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x84ff; valaddr_reg:x3; val_offset:17298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17298*FLEN/8, x4, x1, x2)

inst_5767:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8780; valaddr_reg:x3; val_offset:17301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17301*FLEN/8, x4, x1, x2)

inst_5768:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x847f; valaddr_reg:x3; val_offset:17304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17304*FLEN/8, x4, x1, x2)

inst_5769:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87c0; valaddr_reg:x3; val_offset:17307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17307*FLEN/8, x4, x1, x2)

inst_5770:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x843f; valaddr_reg:x3; val_offset:17310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17310*FLEN/8, x4, x1, x2)

inst_5771:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87e0; valaddr_reg:x3; val_offset:17313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17313*FLEN/8, x4, x1, x2)

inst_5772:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x841f; valaddr_reg:x3; val_offset:17316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17316*FLEN/8, x4, x1, x2)

inst_5773:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87f0; valaddr_reg:x3; val_offset:17319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17319*FLEN/8, x4, x1, x2)

inst_5774:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x840f; valaddr_reg:x3; val_offset:17322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17322*FLEN/8, x4, x1, x2)

inst_5775:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87f8; valaddr_reg:x3; val_offset:17325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17325*FLEN/8, x4, x1, x2)

inst_5776:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8407; valaddr_reg:x3; val_offset:17328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17328*FLEN/8, x4, x1, x2)

inst_5777:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87fc; valaddr_reg:x3; val_offset:17331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17331*FLEN/8, x4, x1, x2)

inst_5778:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8403; valaddr_reg:x3; val_offset:17334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17334*FLEN/8, x4, x1, x2)

inst_5779:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x87fe; valaddr_reg:x3; val_offset:17337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17337*FLEN/8, x4, x1, x2)

inst_5780:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x8401; valaddr_reg:x3; val_offset:17340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17340*FLEN/8, x4, x1, x2)

inst_5781:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17343*FLEN/8, x4, x1, x2)

inst_5782:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17346*FLEN/8, x4, x1, x2)

inst_5783:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17349*FLEN/8, x4, x1, x2)

inst_5784:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17352*FLEN/8, x4, x1, x2)

inst_5785:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17355*FLEN/8, x4, x1, x2)

inst_5786:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17358*FLEN/8, x4, x1, x2)

inst_5787:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17361*FLEN/8, x4, x1, x2)

inst_5788:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17364*FLEN/8, x4, x1, x2)

inst_5789:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17367*FLEN/8, x4, x1, x2)

inst_5790:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17370*FLEN/8, x4, x1, x2)

inst_5791:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17373*FLEN/8, x4, x1, x2)

inst_5792:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x322 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7322; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17376*FLEN/8, x4, x1, x2)

inst_5793:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:17379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17379*FLEN/8, x4, x1, x2)

inst_5794:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:17382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17382*FLEN/8, x4, x1, x2)

inst_5795:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x200; valaddr_reg:x3; val_offset:17385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17385*FLEN/8, x4, x1, x2)

inst_5796:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:17388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17388*FLEN/8, x4, x1, x2)

inst_5797:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x300; valaddr_reg:x3; val_offset:17391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17391*FLEN/8, x4, x1, x2)

inst_5798:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:17394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17394*FLEN/8, x4, x1, x2)

inst_5799:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x380; valaddr_reg:x3; val_offset:17397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17397*FLEN/8, x4, x1, x2)

inst_5800:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:17400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17400*FLEN/8, x4, x1, x2)

inst_5801:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3c0; valaddr_reg:x3; val_offset:17403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17403*FLEN/8, x4, x1, x2)

inst_5802:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:17406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17406*FLEN/8, x4, x1, x2)

inst_5803:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3e0; valaddr_reg:x3; val_offset:17409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17409*FLEN/8, x4, x1, x2)

inst_5804:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:17412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17412*FLEN/8, x4, x1, x2)

inst_5805:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3f0; valaddr_reg:x3; val_offset:17415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17415*FLEN/8, x4, x1, x2)

inst_5806:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:17418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17418*FLEN/8, x4, x1, x2)

inst_5807:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3f8; valaddr_reg:x3; val_offset:17421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17421*FLEN/8, x4, x1, x2)

inst_5808:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:17424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17424*FLEN/8, x4, x1, x2)

inst_5809:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3fc; valaddr_reg:x3; val_offset:17427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17427*FLEN/8, x4, x1, x2)

inst_5810:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:17430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17430*FLEN/8, x4, x1, x2)

inst_5811:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x3fe; valaddr_reg:x3; val_offset:17433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17433*FLEN/8, x4, x1, x2)

inst_5812:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17436*FLEN/8, x4, x1, x2)

inst_5813:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17439*FLEN/8, x4, x1, x2)

inst_5814:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17442*FLEN/8, x4, x1, x2)

inst_5815:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17445*FLEN/8, x4, x1, x2)

inst_5816:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17448*FLEN/8, x4, x1, x2)

inst_5817:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17451*FLEN/8, x4, x1, x2)

inst_5818:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17454*FLEN/8, x4, x1, x2)

inst_5819:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17457*FLEN/8, x4, x1, x2)

inst_5820:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17460*FLEN/8, x4, x1, x2)

inst_5821:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17463*FLEN/8, x4, x1, x2)

inst_5822:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17466*FLEN/8, x4, x1, x2)

inst_5823:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x32a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x772a; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17469*FLEN/8, x4, x1, x2)

inst_5824:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x400; valaddr_reg:x3; val_offset:17472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17472*FLEN/8, x4, x1, x2)

inst_5825:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:17475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17475*FLEN/8, x4, x1, x2)

inst_5826:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x600; valaddr_reg:x3; val_offset:17478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17478*FLEN/8, x4, x1, x2)

inst_5827:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x5ff; valaddr_reg:x3; val_offset:17481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17481*FLEN/8, x4, x1, x2)

inst_5828:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x700; valaddr_reg:x3; val_offset:17484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17484*FLEN/8, x4, x1, x2)

inst_5829:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x4ff; valaddr_reg:x3; val_offset:17487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17487*FLEN/8, x4, x1, x2)

inst_5830:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x780; valaddr_reg:x3; val_offset:17490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17490*FLEN/8, x4, x1, x2)

inst_5831:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x47f; valaddr_reg:x3; val_offset:17493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17493*FLEN/8, x4, x1, x2)

inst_5832:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7c0; valaddr_reg:x3; val_offset:17496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17496*FLEN/8, x4, x1, x2)

inst_5833:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x43f; valaddr_reg:x3; val_offset:17499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17499*FLEN/8, x4, x1, x2)

inst_5834:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7e0; valaddr_reg:x3; val_offset:17502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17502*FLEN/8, x4, x1, x2)

inst_5835:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x41f; valaddr_reg:x3; val_offset:17505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17505*FLEN/8, x4, x1, x2)

inst_5836:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7f0; valaddr_reg:x3; val_offset:17508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17508*FLEN/8, x4, x1, x2)

inst_5837:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x40f; valaddr_reg:x3; val_offset:17511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17511*FLEN/8, x4, x1, x2)

inst_5838:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7f8; valaddr_reg:x3; val_offset:17514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17514*FLEN/8, x4, x1, x2)

inst_5839:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x407; valaddr_reg:x3; val_offset:17517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17517*FLEN/8, x4, x1, x2)

inst_5840:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7fc; valaddr_reg:x3; val_offset:17520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17520*FLEN/8, x4, x1, x2)

inst_5841:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x403; valaddr_reg:x3; val_offset:17523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17523*FLEN/8, x4, x1, x2)

inst_5842:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17526*FLEN/8, x4, x1, x2)

inst_5843:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17529*FLEN/8, x4, x1, x2)

inst_5844:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17532*FLEN/8, x4, x1, x2)

inst_5845:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17535*FLEN/8, x4, x1, x2)

inst_5846:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17538*FLEN/8, x4, x1, x2)

inst_5847:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17541*FLEN/8, x4, x1, x2)

inst_5848:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17544*FLEN/8, x4, x1, x2)

inst_5849:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17547*FLEN/8, x4, x1, x2)

inst_5850:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17550*FLEN/8, x4, x1, x2)

inst_5851:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17553*FLEN/8, x4, x1, x2)

inst_5852:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17556*FLEN/8, x4, x1, x2)

inst_5853:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ae; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17559*FLEN/8, x4, x1, x2)

inst_5854:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x800; valaddr_reg:x3; val_offset:17562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17562*FLEN/8, x4, x1, x2)

inst_5855:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbff; valaddr_reg:x3; val_offset:17565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17565*FLEN/8, x4, x1, x2)

inst_5856:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xa00; valaddr_reg:x3; val_offset:17568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17568*FLEN/8, x4, x1, x2)

inst_5857:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x9ff; valaddr_reg:x3; val_offset:17571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17571*FLEN/8, x4, x1, x2)

inst_5858:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xb00; valaddr_reg:x3; val_offset:17574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17574*FLEN/8, x4, x1, x2)

inst_5859:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x8ff; valaddr_reg:x3; val_offset:17577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17577*FLEN/8, x4, x1, x2)

inst_5860:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xb80; valaddr_reg:x3; val_offset:17580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17580*FLEN/8, x4, x1, x2)

inst_5861:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x87f; valaddr_reg:x3; val_offset:17583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17583*FLEN/8, x4, x1, x2)

inst_5862:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbc0; valaddr_reg:x3; val_offset:17586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17586*FLEN/8, x4, x1, x2)

inst_5863:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x83f; valaddr_reg:x3; val_offset:17589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17589*FLEN/8, x4, x1, x2)

inst_5864:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbe0; valaddr_reg:x3; val_offset:17592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17592*FLEN/8, x4, x1, x2)

inst_5865:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x81f; valaddr_reg:x3; val_offset:17595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17595*FLEN/8, x4, x1, x2)

inst_5866:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbf0; valaddr_reg:x3; val_offset:17598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17598*FLEN/8, x4, x1, x2)

inst_5867:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x80f; valaddr_reg:x3; val_offset:17601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17601*FLEN/8, x4, x1, x2)

inst_5868:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbf8; valaddr_reg:x3; val_offset:17604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17604*FLEN/8, x4, x1, x2)

inst_5869:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x807; valaddr_reg:x3; val_offset:17607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17607*FLEN/8, x4, x1, x2)

inst_5870:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbfc; valaddr_reg:x3; val_offset:17610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17610*FLEN/8, x4, x1, x2)

inst_5871:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x803; valaddr_reg:x3; val_offset:17613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17613*FLEN/8, x4, x1, x2)

inst_5872:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0xbfe; valaddr_reg:x3; val_offset:17616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17616*FLEN/8, x4, x1, x2)

inst_5873:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x801; valaddr_reg:x3; val_offset:17619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17619*FLEN/8, x4, x1, x2)

inst_5874:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17622*FLEN/8, x4, x1, x2)

inst_5875:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17625*FLEN/8, x4, x1, x2)

inst_5876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17628*FLEN/8, x4, x1, x2)

inst_5877:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17631*FLEN/8, x4, x1, x2)

inst_5878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17634*FLEN/8, x4, x1, x2)

inst_5879:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17637*FLEN/8, x4, x1, x2)

inst_5880:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17640*FLEN/8, x4, x1, x2)

inst_5881:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17643*FLEN/8, x4, x1, x2)

inst_5882:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17646*FLEN/8, x4, x1, x2)

inst_5883:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17649*FLEN/8, x4, x1, x2)

inst_5884:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17652*FLEN/8, x4, x1, x2)

inst_5885:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x163 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7963; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17655*FLEN/8, x4, x1, x2)

inst_5886:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc00; valaddr_reg:x3; val_offset:17658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17658*FLEN/8, x4, x1, x2)

inst_5887:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:17661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17661*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_47)
inst_5888:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xe00; valaddr_reg:x3; val_offset:17664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17664*FLEN/8, x4, x1, x2)

inst_5889:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xdff; valaddr_reg:x3; val_offset:17667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17667*FLEN/8, x4, x1, x2)

inst_5890:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xf00; valaddr_reg:x3; val_offset:17670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17670*FLEN/8, x4, x1, x2)

inst_5891:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xcff; valaddr_reg:x3; val_offset:17673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17673*FLEN/8, x4, x1, x2)

inst_5892:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xf80; valaddr_reg:x3; val_offset:17676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17676*FLEN/8, x4, x1, x2)

inst_5893:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc7f; valaddr_reg:x3; val_offset:17679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17679*FLEN/8, x4, x1, x2)

inst_5894:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xfc0; valaddr_reg:x3; val_offset:17682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17682*FLEN/8, x4, x1, x2)

inst_5895:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc3f; valaddr_reg:x3; val_offset:17685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17685*FLEN/8, x4, x1, x2)

inst_5896:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xfe0; valaddr_reg:x3; val_offset:17688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17688*FLEN/8, x4, x1, x2)

inst_5897:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc1f; valaddr_reg:x3; val_offset:17691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17691*FLEN/8, x4, x1, x2)

inst_5898:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xff0; valaddr_reg:x3; val_offset:17694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17694*FLEN/8, x4, x1, x2)

inst_5899:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc0f; valaddr_reg:x3; val_offset:17697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17697*FLEN/8, x4, x1, x2)

inst_5900:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xff8; valaddr_reg:x3; val_offset:17700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17700*FLEN/8, x4, x1, x2)

inst_5901:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc07; valaddr_reg:x3; val_offset:17703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17703*FLEN/8, x4, x1, x2)

inst_5902:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xffc; valaddr_reg:x3; val_offset:17706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17706*FLEN/8, x4, x1, x2)

inst_5903:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc03; valaddr_reg:x3; val_offset:17709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17709*FLEN/8, x4, x1, x2)

inst_5904:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xffe; valaddr_reg:x3; val_offset:17712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17712*FLEN/8, x4, x1, x2)

inst_5905:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x03 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0xc01; valaddr_reg:x3; val_offset:17715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17715*FLEN/8, x4, x1, x2)

inst_5906:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17718*FLEN/8, x4, x1, x2)

inst_5907:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17721*FLEN/8, x4, x1, x2)

inst_5908:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17724*FLEN/8, x4, x1, x2)

inst_5909:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17727*FLEN/8, x4, x1, x2)

inst_5910:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17730*FLEN/8, x4, x1, x2)

inst_5911:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17733*FLEN/8, x4, x1, x2)

inst_5912:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17736*FLEN/8, x4, x1, x2)

inst_5913:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17739*FLEN/8, x4, x1, x2)

inst_5914:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17742*FLEN/8, x4, x1, x2)

inst_5915:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17745*FLEN/8, x4, x1, x2)

inst_5916:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17748*FLEN/8, x4, x1, x2)

inst_5917:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7afe; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17751*FLEN/8, x4, x1, x2)

inst_5918:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1000; valaddr_reg:x3; val_offset:17754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17754*FLEN/8, x4, x1, x2)

inst_5919:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13ff; valaddr_reg:x3; val_offset:17757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17757*FLEN/8, x4, x1, x2)

inst_5920:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1200; valaddr_reg:x3; val_offset:17760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17760*FLEN/8, x4, x1, x2)

inst_5921:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x11ff; valaddr_reg:x3; val_offset:17763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17763*FLEN/8, x4, x1, x2)

inst_5922:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1300; valaddr_reg:x3; val_offset:17766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17766*FLEN/8, x4, x1, x2)

inst_5923:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x10ff; valaddr_reg:x3; val_offset:17769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17769*FLEN/8, x4, x1, x2)

inst_5924:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1380; valaddr_reg:x3; val_offset:17772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17772*FLEN/8, x4, x1, x2)

inst_5925:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x107f; valaddr_reg:x3; val_offset:17775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17775*FLEN/8, x4, x1, x2)

inst_5926:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13c0; valaddr_reg:x3; val_offset:17778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17778*FLEN/8, x4, x1, x2)

inst_5927:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x103f; valaddr_reg:x3; val_offset:17781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17781*FLEN/8, x4, x1, x2)

inst_5928:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13e0; valaddr_reg:x3; val_offset:17784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17784*FLEN/8, x4, x1, x2)

inst_5929:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x101f; valaddr_reg:x3; val_offset:17787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17787*FLEN/8, x4, x1, x2)

inst_5930:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13f0; valaddr_reg:x3; val_offset:17790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17790*FLEN/8, x4, x1, x2)

inst_5931:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x100f; valaddr_reg:x3; val_offset:17793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17793*FLEN/8, x4, x1, x2)

inst_5932:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13f8; valaddr_reg:x3; val_offset:17796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17796*FLEN/8, x4, x1, x2)

inst_5933:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1007; valaddr_reg:x3; val_offset:17799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17799*FLEN/8, x4, x1, x2)

inst_5934:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13fc; valaddr_reg:x3; val_offset:17802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17802*FLEN/8, x4, x1, x2)

inst_5935:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1003; valaddr_reg:x3; val_offset:17805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17805*FLEN/8, x4, x1, x2)

inst_5936:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x13fe; valaddr_reg:x3; val_offset:17808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17808*FLEN/8, x4, x1, x2)

inst_5937:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x04 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x1001; valaddr_reg:x3; val_offset:17811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17811*FLEN/8, x4, x1, x2)

inst_5938:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17814*FLEN/8, x4, x1, x2)

inst_5939:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17817*FLEN/8, x4, x1, x2)

inst_5940:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17820*FLEN/8, x4, x1, x2)

inst_5941:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17823*FLEN/8, x4, x1, x2)

inst_5942:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17826*FLEN/8, x4, x1, x2)

inst_5943:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17829*FLEN/8, x4, x1, x2)

inst_5944:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17832*FLEN/8, x4, x1, x2)

inst_5945:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17835*FLEN/8, x4, x1, x2)

inst_5946:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17838*FLEN/8, x4, x1, x2)

inst_5947:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17841*FLEN/8, x4, x1, x2)

inst_5948:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17844*FLEN/8, x4, x1, x2)

inst_5949:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x009 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6809; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17847*FLEN/8, x4, x1, x2)

inst_5950:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1400; valaddr_reg:x3; val_offset:17850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17850*FLEN/8, x4, x1, x2)

inst_5951:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17ff; valaddr_reg:x3; val_offset:17853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17853*FLEN/8, x4, x1, x2)

inst_5952:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1600; valaddr_reg:x3; val_offset:17856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17856*FLEN/8, x4, x1, x2)

inst_5953:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x15ff; valaddr_reg:x3; val_offset:17859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17859*FLEN/8, x4, x1, x2)

inst_5954:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1700; valaddr_reg:x3; val_offset:17862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17862*FLEN/8, x4, x1, x2)

inst_5955:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x14ff; valaddr_reg:x3; val_offset:17865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17865*FLEN/8, x4, x1, x2)

inst_5956:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1780; valaddr_reg:x3; val_offset:17868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17868*FLEN/8, x4, x1, x2)

inst_5957:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x147f; valaddr_reg:x3; val_offset:17871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17871*FLEN/8, x4, x1, x2)

inst_5958:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17c0; valaddr_reg:x3; val_offset:17874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17874*FLEN/8, x4, x1, x2)

inst_5959:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x143f; valaddr_reg:x3; val_offset:17877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17877*FLEN/8, x4, x1, x2)

inst_5960:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17e0; valaddr_reg:x3; val_offset:17880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17880*FLEN/8, x4, x1, x2)

inst_5961:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x141f; valaddr_reg:x3; val_offset:17883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17883*FLEN/8, x4, x1, x2)

inst_5962:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17f0; valaddr_reg:x3; val_offset:17886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17886*FLEN/8, x4, x1, x2)

inst_5963:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x140f; valaddr_reg:x3; val_offset:17889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17889*FLEN/8, x4, x1, x2)

inst_5964:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17f8; valaddr_reg:x3; val_offset:17892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17892*FLEN/8, x4, x1, x2)

inst_5965:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1407; valaddr_reg:x3; val_offset:17895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17895*FLEN/8, x4, x1, x2)

inst_5966:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17fc; valaddr_reg:x3; val_offset:17898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17898*FLEN/8, x4, x1, x2)

inst_5967:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1403; valaddr_reg:x3; val_offset:17901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17901*FLEN/8, x4, x1, x2)

inst_5968:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x17fe; valaddr_reg:x3; val_offset:17904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17904*FLEN/8, x4, x1, x2)

inst_5969:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x1401; valaddr_reg:x3; val_offset:17907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17907*FLEN/8, x4, x1, x2)

inst_5970:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:17910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17910*FLEN/8, x4, x1, x2)

inst_5971:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:17913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17913*FLEN/8, x4, x1, x2)

inst_5972:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:17916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17916*FLEN/8, x4, x1, x2)

inst_5973:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:17919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17919*FLEN/8, x4, x1, x2)

inst_5974:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:17922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17922*FLEN/8, x4, x1, x2)

inst_5975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:17925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17925*FLEN/8, x4, x1, x2)

inst_5976:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:17928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17928*FLEN/8, x4, x1, x2)

inst_5977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:17931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17931*FLEN/8, x4, x1, x2)

inst_5978:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:17934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17934*FLEN/8, x4, x1, x2)

inst_5979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:17937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17937*FLEN/8, x4, x1, x2)

inst_5980:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:17940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17940*FLEN/8, x4, x1, x2)

inst_5981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7af8; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:17943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17943*FLEN/8, x4, x1, x2)

inst_5982:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1800; valaddr_reg:x3; val_offset:17946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17946*FLEN/8, x4, x1, x2)

inst_5983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bff; valaddr_reg:x3; val_offset:17949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17949*FLEN/8, x4, x1, x2)

inst_5984:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1a00; valaddr_reg:x3; val_offset:17952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17952*FLEN/8, x4, x1, x2)

inst_5985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x19ff; valaddr_reg:x3; val_offset:17955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17955*FLEN/8, x4, x1, x2)

inst_5986:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1b00; valaddr_reg:x3; val_offset:17958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17958*FLEN/8, x4, x1, x2)

inst_5987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x18ff; valaddr_reg:x3; val_offset:17961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17961*FLEN/8, x4, x1, x2)

inst_5988:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1b80; valaddr_reg:x3; val_offset:17964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17964*FLEN/8, x4, x1, x2)

inst_5989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x187f; valaddr_reg:x3; val_offset:17967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17967*FLEN/8, x4, x1, x2)

inst_5990:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bc0; valaddr_reg:x3; val_offset:17970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17970*FLEN/8, x4, x1, x2)

inst_5991:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x183f; valaddr_reg:x3; val_offset:17973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17973*FLEN/8, x4, x1, x2)

inst_5992:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1be0; valaddr_reg:x3; val_offset:17976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17976*FLEN/8, x4, x1, x2)

inst_5993:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x181f; valaddr_reg:x3; val_offset:17979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17979*FLEN/8, x4, x1, x2)

inst_5994:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bf0; valaddr_reg:x3; val_offset:17982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17982*FLEN/8, x4, x1, x2)

inst_5995:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x180f; valaddr_reg:x3; val_offset:17985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17985*FLEN/8, x4, x1, x2)

inst_5996:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bf8; valaddr_reg:x3; val_offset:17988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17988*FLEN/8, x4, x1, x2)

inst_5997:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1807; valaddr_reg:x3; val_offset:17991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17991*FLEN/8, x4, x1, x2)

inst_5998:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bfc; valaddr_reg:x3; val_offset:17994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17994*FLEN/8, x4, x1, x2)

inst_5999:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1803; valaddr_reg:x3; val_offset:17997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 17997*FLEN/8, x4, x1, x2)

inst_6000:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1bfe; valaddr_reg:x3; val_offset:18000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18000*FLEN/8, x4, x1, x2)

inst_6001:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x1801; valaddr_reg:x3; val_offset:18003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18003*FLEN/8, x4, x1, x2)

inst_6002:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:18006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18006*FLEN/8, x4, x1, x2)

inst_6003:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:18009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18009*FLEN/8, x4, x1, x2)

inst_6004:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:18012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18012*FLEN/8, x4, x1, x2)

inst_6005:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:18015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18015*FLEN/8, x4, x1, x2)

inst_6006:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:18018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18018*FLEN/8, x4, x1, x2)

inst_6007:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:18021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18021*FLEN/8, x4, x1, x2)

inst_6008:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:18024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18024*FLEN/8, x4, x1, x2)

inst_6009:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:18027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18027*FLEN/8, x4, x1, x2)

inst_6010:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:18030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18030*FLEN/8, x4, x1, x2)

inst_6011:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:18033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18033*FLEN/8, x4, x1, x2)

inst_6012:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:18036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18036*FLEN/8, x4, x1, x2)

inst_6013:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7889; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:18039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18039*FLEN/8, x4, x1, x2)

inst_6014:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c00; valaddr_reg:x3; val_offset:18042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18042*FLEN/8, x4, x1, x2)

inst_6015:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:18045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18045*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_48)
inst_6016:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1e00; valaddr_reg:x3; val_offset:18048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18048*FLEN/8, x4, x1, x2)

inst_6017:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1dff; valaddr_reg:x3; val_offset:18051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18051*FLEN/8, x4, x1, x2)

inst_6018:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1f00; valaddr_reg:x3; val_offset:18054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18054*FLEN/8, x4, x1, x2)

inst_6019:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1cff; valaddr_reg:x3; val_offset:18057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18057*FLEN/8, x4, x1, x2)

inst_6020:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1f80; valaddr_reg:x3; val_offset:18060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18060*FLEN/8, x4, x1, x2)

inst_6021:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c7f; valaddr_reg:x3; val_offset:18063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18063*FLEN/8, x4, x1, x2)

inst_6022:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1fc0; valaddr_reg:x3; val_offset:18066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18066*FLEN/8, x4, x1, x2)

inst_6023:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c3f; valaddr_reg:x3; val_offset:18069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18069*FLEN/8, x4, x1, x2)

inst_6024:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1fe0; valaddr_reg:x3; val_offset:18072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18072*FLEN/8, x4, x1, x2)

inst_6025:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c1f; valaddr_reg:x3; val_offset:18075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18075*FLEN/8, x4, x1, x2)

inst_6026:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1ff0; valaddr_reg:x3; val_offset:18078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18078*FLEN/8, x4, x1, x2)

inst_6027:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c0f; valaddr_reg:x3; val_offset:18081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18081*FLEN/8, x4, x1, x2)

inst_6028:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1ff8; valaddr_reg:x3; val_offset:18084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18084*FLEN/8, x4, x1, x2)

inst_6029:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c07; valaddr_reg:x3; val_offset:18087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18087*FLEN/8, x4, x1, x2)

inst_6030:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1ffc; valaddr_reg:x3; val_offset:18090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18090*FLEN/8, x4, x1, x2)

inst_6031:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c03; valaddr_reg:x3; val_offset:18093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18093*FLEN/8, x4, x1, x2)

inst_6032:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1ffe; valaddr_reg:x3; val_offset:18096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18096*FLEN/8, x4, x1, x2)

inst_6033:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x07 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x1c01; valaddr_reg:x3; val_offset:18099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18099*FLEN/8, x4, x1, x2)

inst_6034:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:18102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18102*FLEN/8, x4, x1, x2)

inst_6035:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:18105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18105*FLEN/8, x4, x1, x2)

inst_6036:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:18108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18108*FLEN/8, x4, x1, x2)

inst_6037:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:18111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18111*FLEN/8, x4, x1, x2)

inst_6038:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:18114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18114*FLEN/8, x4, x1, x2)

inst_6039:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:18117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18117*FLEN/8, x4, x1, x2)

inst_6040:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:18120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18120*FLEN/8, x4, x1, x2)

inst_6041:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:18123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18123*FLEN/8, x4, x1, x2)

inst_6042:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:18126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18126*FLEN/8, x4, x1, x2)

inst_6043:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:18129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18129*FLEN/8, x4, x1, x2)

inst_6044:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:18132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18132*FLEN/8, x4, x1, x2)

inst_6045:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x22c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a2c; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:18135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18135*FLEN/8, x4, x1, x2)

inst_6046:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2000; valaddr_reg:x3; val_offset:18138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18138*FLEN/8, x4, x1, x2)

inst_6047:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23ff; valaddr_reg:x3; val_offset:18141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18141*FLEN/8, x4, x1, x2)

inst_6048:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2200; valaddr_reg:x3; val_offset:18144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18144*FLEN/8, x4, x1, x2)

inst_6049:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x21ff; valaddr_reg:x3; val_offset:18147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18147*FLEN/8, x4, x1, x2)

inst_6050:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2300; valaddr_reg:x3; val_offset:18150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18150*FLEN/8, x4, x1, x2)

inst_6051:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x20ff; valaddr_reg:x3; val_offset:18153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18153*FLEN/8, x4, x1, x2)

inst_6052:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2380; valaddr_reg:x3; val_offset:18156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18156*FLEN/8, x4, x1, x2)

inst_6053:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x207f; valaddr_reg:x3; val_offset:18159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18159*FLEN/8, x4, x1, x2)

inst_6054:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23c0; valaddr_reg:x3; val_offset:18162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18162*FLEN/8, x4, x1, x2)

inst_6055:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x203f; valaddr_reg:x3; val_offset:18165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18165*FLEN/8, x4, x1, x2)

inst_6056:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23e0; valaddr_reg:x3; val_offset:18168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18168*FLEN/8, x4, x1, x2)

inst_6057:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x201f; valaddr_reg:x3; val_offset:18171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18171*FLEN/8, x4, x1, x2)

inst_6058:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23f0; valaddr_reg:x3; val_offset:18174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18174*FLEN/8, x4, x1, x2)

inst_6059:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x200f; valaddr_reg:x3; val_offset:18177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18177*FLEN/8, x4, x1, x2)

inst_6060:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23f8; valaddr_reg:x3; val_offset:18180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18180*FLEN/8, x4, x1, x2)

inst_6061:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2007; valaddr_reg:x3; val_offset:18183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18183*FLEN/8, x4, x1, x2)

inst_6062:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23fc; valaddr_reg:x3; val_offset:18186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18186*FLEN/8, x4, x1, x2)

inst_6063:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2003; valaddr_reg:x3; val_offset:18189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18189*FLEN/8, x4, x1, x2)

inst_6064:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x23fe; valaddr_reg:x3; val_offset:18192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18192*FLEN/8, x4, x1, x2)

inst_6065:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x2001; valaddr_reg:x3; val_offset:18195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18195*FLEN/8, x4, x1, x2)

inst_6066:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x7fe; valaddr_reg:x3; val_offset:18198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18198*FLEN/8, x4, x1, x2)

inst_6067:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x401; valaddr_reg:x3; val_offset:18201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18201*FLEN/8, x4, x1, x2)

inst_6068:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x5b6; valaddr_reg:x3; val_offset:18204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18204*FLEN/8, x4, x1, x2)

inst_6069:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x76d; valaddr_reg:x3; val_offset:18207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18207*FLEN/8, x4, x1, x2)

inst_6070:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x4cc; valaddr_reg:x3; val_offset:18210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18210*FLEN/8, x4, x1, x2)

inst_6071:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x733; valaddr_reg:x3; val_offset:18213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18213*FLEN/8, x4, x1, x2)

inst_6072:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x5dd; valaddr_reg:x3; val_offset:18216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18216*FLEN/8, x4, x1, x2)

inst_6073:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x622; valaddr_reg:x3; val_offset:18219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18219*FLEN/8, x4, x1, x2)

inst_6074:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x524; valaddr_reg:x3; val_offset:18222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18222*FLEN/8, x4, x1, x2)

inst_6075:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x6db; valaddr_reg:x3; val_offset:18225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18225*FLEN/8, x4, x1, x2)

inst_6076:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x599; valaddr_reg:x3; val_offset:18228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18228*FLEN/8, x4, x1, x2)

inst_6077:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ab and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x79ab; op2val:0x0;
op3val:0x666; valaddr_reg:x3; val_offset:18231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18231*FLEN/8, x4, x1, x2)

inst_6078:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x2400; valaddr_reg:x3; val_offset:18234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18234*FLEN/8, x4, x1, x2)

inst_6079:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27ff; valaddr_reg:x3; val_offset:18237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18237*FLEN/8, x4, x1, x2)

inst_6080:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x2600; valaddr_reg:x3; val_offset:18240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18240*FLEN/8, x4, x1, x2)

inst_6081:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x25ff; valaddr_reg:x3; val_offset:18243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18243*FLEN/8, x4, x1, x2)

inst_6082:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x2700; valaddr_reg:x3; val_offset:18246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18246*FLEN/8, x4, x1, x2)

inst_6083:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x24ff; valaddr_reg:x3; val_offset:18249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18249*FLEN/8, x4, x1, x2)

inst_6084:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x2780; valaddr_reg:x3; val_offset:18252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18252*FLEN/8, x4, x1, x2)

inst_6085:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x247f; valaddr_reg:x3; val_offset:18255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18255*FLEN/8, x4, x1, x2)

inst_6086:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27c0; valaddr_reg:x3; val_offset:18258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18258*FLEN/8, x4, x1, x2)

inst_6087:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x243f; valaddr_reg:x3; val_offset:18261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18261*FLEN/8, x4, x1, x2)

inst_6088:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27e0; valaddr_reg:x3; val_offset:18264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18264*FLEN/8, x4, x1, x2)

inst_6089:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x241f; valaddr_reg:x3; val_offset:18267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18267*FLEN/8, x4, x1, x2)

inst_6090:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27f0; valaddr_reg:x3; val_offset:18270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18270*FLEN/8, x4, x1, x2)

inst_6091:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x240f; valaddr_reg:x3; val_offset:18273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18273*FLEN/8, x4, x1, x2)

inst_6092:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27f8; valaddr_reg:x3; val_offset:18276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18276*FLEN/8, x4, x1, x2)

inst_6093:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x2407; valaddr_reg:x3; val_offset:18279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18279*FLEN/8, x4, x1, x2)

inst_6094:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x14c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and fs3 == 0 and fe3 == 0x09 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmadd.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x714c; op2val:0x0;
op3val:0x27fc; valaddr_reg:x3; val_offset:18282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.h, f31, f30, f29, f28, dyn, 0, 0, x3, 18282*FLEN/8, x4, x1, x2)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30114,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(29850,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40959,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40447,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40448,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40191,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40704,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40063,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40832,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39999,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40896,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39967,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40928,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39951,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40944,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39943,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40952,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39939,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40956,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(39937,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40958,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30142,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41983,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40960,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41471,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41472,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41215,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41728,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41087,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41856,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41023,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41920,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40991,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41952,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40975,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41968,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40967,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41976,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40963,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41980,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(40961,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41982,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(31634,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43007,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41984,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42495,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42496,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42239,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42752,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42111,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42880,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42047,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42944,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42015,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42976,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41999,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(42992,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41991,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43000,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41987,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43004,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(41985,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43006,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30993,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44031,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43008,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43519,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43520,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43263,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43776,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43135,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43904,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43071,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43968,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43039,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44000,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43023,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44016,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43015,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44024,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43011,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44028,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(43009,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44030,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45055,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44032,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44543,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44544,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44287,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44800,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44159,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44928,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44095,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44992,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44063,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45024,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44047,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45040,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45048,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44035,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45052,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(44033,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45054,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(31160,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46079,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45056,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45567,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45568,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45311,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45824,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45183,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45952,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45119,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46016,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46048,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45071,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46064,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45063,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46072,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45059,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46076,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(45057,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46078,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30260,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47103,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46080,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46591,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46592,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46335,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46848,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46207,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46976,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46143,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47040,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46111,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47072,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46095,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47088,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46087,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47096,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46083,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47100,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(46081,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47102,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(30368,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48127,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47104,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47615,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47616,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47359,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47872,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47231,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48000,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47167,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48064,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47135,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48096,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47119,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47111,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48120,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47107,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48124,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(47105,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48126,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(31028,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49151,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48639,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48640,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48383,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48896,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48255,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49024,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49088,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48159,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49120,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48135,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49144,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48131,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49148,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(48129,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(49150,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(22093,16,FLEN)
NAN_BOXED(32778,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50175,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49152,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49663,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49664,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49407,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49920,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49279,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50048,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49215,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50112,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49183,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50144,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49167,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50160,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50168,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49155,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50172,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(49153,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(50174,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(29222,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(30041,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(29474,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(30506,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31150,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31486,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4096,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5119,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4608,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4607,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4864,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4351,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4992,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4223,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5056,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4159,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5088,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4127,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5104,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4111,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5112,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4103,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5116,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4099,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5118,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4097,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(26633,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5120,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6143,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5632,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5631,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5888,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5375,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6016,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5247,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6080,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5183,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6112,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5151,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6128,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5135,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6136,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5127,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6140,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5123,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6142,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(5121,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31480,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(30857,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7168,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8191,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7680,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7679,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7936,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7423,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8064,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7295,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8128,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7231,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8160,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7199,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8176,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7183,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8184,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7175,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8188,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7171,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8190,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7169,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31276,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8192,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9215,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8704,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8703,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8960,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8447,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9088,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8319,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9152,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8255,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9184,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8223,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9200,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8207,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9208,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8199,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9212,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8195,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9214,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(8193,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(31147,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9216,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10239,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9728,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9727,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9984,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9471,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10112,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9343,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10176,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9279,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10208,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9247,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10224,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9231,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10232,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9223,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10236,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9219,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10238,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(9217,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(29004,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10240,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11263,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10752,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10751,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11008,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10495,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11136,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10367,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11200,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10303,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11232,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10271,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11248,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10255,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11256,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10247,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11260,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10243,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(11262,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(10241,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(27670,16,FLEN)
NAN_BOXED(0,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_79:
    .fill 224*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
