
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001183                       # Number of seconds simulated
sim_ticks                                  1182649500                       # Number of ticks simulated
final_tick                               2262434388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32756818                       # Simulator instruction rate (inst/s)
host_op_rate                                 32756743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              328614386                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.60                       # Real time elapsed on the host
sim_insts                                   117887932                       # Number of instructions simulated
sim_ops                                     117887932                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       179328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        71872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       127808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       242752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       694272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1569280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       179328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        71872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       242752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       659712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          659712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    151632415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207588132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     60772021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    108069212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4491610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2056400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    205261153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    587047980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1326918922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    151632415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     60772021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4491610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    205261153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        422157199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       557825459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            557825459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       557825459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    151632415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207588132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     60772021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    108069212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4491610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2056400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    205261153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    587047980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1884744381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10308                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1565440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  658496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1569280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               659712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           58                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              962                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1182562000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.205609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.338043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.062046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4389     48.08%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2189     23.98%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          718      7.87%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          397      4.35%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          234      2.56%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      1.94%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      1.53%     90.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      1.24%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          772      8.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.435535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.639324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.513237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             37      5.82%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           201     31.60%     37.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            90     14.15%     51.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            70     11.01%     62.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            75     11.79%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            38      5.97%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            29      4.56%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            29      4.56%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      2.52%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             8      1.26%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            12      1.89%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      1.89%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.79%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.63%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.31%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.47%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.177673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.623582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              583     91.67%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.26%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      5.03%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.73%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    502182000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               960807000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20530.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39280.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1323.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       556.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1326.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    557.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33954.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27064800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14767500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83530200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22019040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             76792560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            779847210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             21513750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1025535060                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.065673                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     30574500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1106163000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 41504400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22646250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               106446600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44226000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             76792560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            785994660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16121250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1093731720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            930.056831                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22442500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1114630500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               489021000     88.26%     88.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 962000      0.17%     88.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1693500      0.31%     88.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62368000     11.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           554044500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240221000     73.80%     73.80% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            85301500     26.20%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4847                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          503.492598                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55974                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4847                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.548174                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.262681                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.229918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047388                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.935996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           290956                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          290956                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33435                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13621                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          536                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        47056                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           47056                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        47056                       # number of overall hits
system.cpu0.dcache.overall_hits::total          47056                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8687                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8687                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14461                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          155                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           24                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23148                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23148                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23148                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23148                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    532564186                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    532564186                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1080425139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1080425139                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10689247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10689247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       240504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       240504                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1612989325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1612989325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1612989325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1612989325                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        42122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        42122                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28082                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        70204                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        70204                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        70204                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        70204                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.206234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.206234                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.514956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.514956                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.224313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.224313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.038710                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038710                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.329725                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329725                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.329725                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329725                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61305.880741                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61305.880741                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74713.030842                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74713.030842                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 68962.883871                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68962.883871                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data        10021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        10021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69681.584802                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69681.584802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69681.584802                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69681.584802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        94796                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2047                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.309722                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2798                       # number of writebacks
system.cpu0.dcache.writebacks::total             2798                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5899                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5899                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12386                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12386                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18285                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2788                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2788                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2075                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2075                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4863                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196875279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196875279                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    172467762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172467762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7281503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7281503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       205996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       205996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    369343041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    369343041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    369343041                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    369343041                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073891                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141823                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141823                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.038710                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038710                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069270                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069270                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069270                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069270                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70615.236370                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70615.236370                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83116.993735                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83116.993735                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 74301.051020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74301.051020                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8583.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8583.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75949.628007                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75949.628007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75949.628007                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75949.628007                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223833.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223833.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223833.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3499                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261287                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.674764                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.239697                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.759238                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039531                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960467                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            87088                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           87088                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37502                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37502                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37502                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37502                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37502                       # number of overall hits
system.cpu0.icache.overall_hits::total          37502                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4292                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4292                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4292                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4292                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4292                       # number of overall misses
system.cpu0.icache.overall_misses::total         4292                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    309196804                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    309196804                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    309196804                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    309196804                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    309196804                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    309196804                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41794                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41794                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41794                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41794                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41794                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102694                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102694                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102694                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102694                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102694                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102694                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72040.261883                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72040.261883                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72040.261883                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72040.261883                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72040.261883                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72040.261883                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          791                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.631579                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          792                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          792                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          792                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          792                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          792                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          792                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3500                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3500                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3500                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3500                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3500                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    253533145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    253533145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    253533145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    253533145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    253533145                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    253533145                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.083744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.083744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.083744                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.083744                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.083744                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.083744                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72438.041429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72438.041429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72438.041429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72438.041429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72438.041429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72438.041429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               721019500     94.76%     94.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 981500      0.13%     94.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2569000      0.34%     95.23% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36303500      4.77%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           760873500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         158002000     11.23%     11.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49733000      3.53%     14.76% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1199499500     85.24%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2568                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          459.370655                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36771                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2568                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.318925                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.957487                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   360.413168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.193276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.703932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897208                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           201313                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          201313                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26376                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26376                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9395                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9395                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          515                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35771                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35771                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35771                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35771                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6303                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6478                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           89                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           89                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           28                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12781                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12781                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12781                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12781                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    348032660                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    348032660                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    500580003                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    500580003                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5979498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5979498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       197503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       197503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        38000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        38000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    848612663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    848612663                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    848612663                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    848612663                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32679                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48552                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48552                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48552                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.192876                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192876                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.408114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408114                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.147351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.147351                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.056680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.056680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.263244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.263244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.263244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.263244                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55216.985562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55216.985562                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77273.850417                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77273.850417                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 67185.370787                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 67185.370787                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7053.678571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7053.678571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66396.421485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66396.421485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66396.421485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66396.421485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        57421                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.791121                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    42.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1083                       # number of writebacks
system.cpu1.dcache.writebacks::total             1083                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4495                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5573                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5573                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           50                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10068                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10068                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1808                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          905                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2713                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    117847779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    117847779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     79894730                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     79894730                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2035252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2035252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       156997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       156997                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        36500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        36500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    197742509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    197742509                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    197742509                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197742509                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       897000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       897000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       897000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       897000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.057015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.064570                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.064570                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.056680                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.056680                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055878                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055878                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055878                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055878                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65181.293695                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65181.293695                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 88281.469613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88281.469613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 52185.948718                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52185.948718                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5607.035714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5607.035714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72887.028750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72887.028750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72887.028750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72887.028750                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224250                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224250                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224250                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224250                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2243                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.476250                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38936                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2243                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.358894                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   158.112899                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.363350                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.308814                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.690163                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70180                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31341                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31341                       # number of overall hits
system.cpu1.icache.overall_hits::total          31341                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2627                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2627                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2627                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2627                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2627                       # number of overall misses
system.cpu1.icache.overall_misses::total         2627                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    145416072                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    145416072                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    145416072                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    145416072                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    145416072                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    145416072                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33968                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077337                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077337                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55354.424058                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55354.424058                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55354.424058                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55354.424058                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55354.424058                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55354.424058                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          721                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.411765                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          383                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          383                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          383                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          383                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          383                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          383                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2244                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2244                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2244                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2244                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    121404889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    121404889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    121404889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    121404889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    121404889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    121404889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066062                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066062                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066062                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066062                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54102.000446                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54102.000446                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54102.000446                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54102.000446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54102.000446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54102.000446                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               752067000     98.95%     98.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 679000      0.09%     99.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1182500      0.16%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6136000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           760064500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          340.729722                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.685087                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.044636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.595088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.070400                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.665488                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5226                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5226                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          935                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            935                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            9                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1167                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1167                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1167                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1167                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           87                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data           95                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            95                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data           95                       # number of overall misses
system.cpu2.dcache.overall_misses::total           95                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6776216                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6776216                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       562003                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       562003                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       538248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       538248                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       117502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       117502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7338219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7338219                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7338219                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7338219                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1262                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1262                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1262                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1262                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.085127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.085127                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.470588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.470588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075277                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075277                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075277                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075277                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 77887.540230                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77887.540230                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 70250.375000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 70250.375000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data        67281                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        67281                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 19583.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19583.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77244.410526                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77244.410526                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77244.410526                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77244.410526                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           25                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            2                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           26                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           26                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           69                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5126782                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5126782                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       437747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       437747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       502251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       502251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       108498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       108498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5564529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5564529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5564529                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5564529                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.060665                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.060665                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.352941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.054675                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054675                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.054675                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054675                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82690.032258                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82690.032258                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 62535.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62535.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 83708.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83708.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        18083                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        18083                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 80645.347826                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80645.347826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 80645.347826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80645.347826                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              161                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11741                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              161                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            72.925466                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   423.007168                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    88.992832                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.826186                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.173814                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2317                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2317                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          871                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            871                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          871                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             871                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          871                       # number of overall hits
system.cpu2.icache.overall_hits::total            871                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          207                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          207                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          207                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           207                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          207                       # number of overall misses
system.cpu2.icache.overall_misses::total          207                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     16645870                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16645870                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     16645870                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16645870                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     16645870                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16645870                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1078                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1078                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1078                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1078                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.192022                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.192022                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.192022                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.192022                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.192022                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.192022                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 80414.830918                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 80414.830918                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 80414.830918                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 80414.830918                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 80414.830918                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 80414.830918                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          818                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   272.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           46                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           46                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          161                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          161                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          161                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13738347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13738347                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13738347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13738347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13738347                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13738347                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.149351                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.149351                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.149351                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.149351                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.149351                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.149351                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85331.347826                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 85331.347826                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 85331.347826                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 85331.347826                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 85331.347826                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 85331.347826                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1342822000     96.81%     96.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 767500      0.06%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 453000      0.03%     96.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43076500      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1387119000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1207323500     85.50%     85.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           204767000     14.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12238                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.778346                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129426                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12238                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.575748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   182.572733                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   307.205613                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.356587                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.600011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956598                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           773573                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          773573                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84094                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35548                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35548                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1248                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1248                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119642                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119642                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119642                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119642                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16401                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51520                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51520                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          207                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67921                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67921                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67921                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67921                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1014686230                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1014686230                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3975663214                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3975663214                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14580247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14580247                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       203503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       203503                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4990349444                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4990349444                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4990349444                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4990349444                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187563                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187563                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187563                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.163202                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.163202                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591721                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591721                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142268                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142268                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.362124                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.362124                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.362124                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.362124                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61867.339187                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61867.339187                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77167.376048                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77167.376048                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 70435.975845                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 70435.975845                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8140.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8140.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73472.849987                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73472.849987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73472.849987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73472.849987                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       294896                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          187                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5116                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.641908                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    93.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7612                       # number of writebacks
system.cpu3.dcache.writebacks::total             7612                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10906                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10906                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44738                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44738                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55644                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55644                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55644                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55644                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5495                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5495                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6782                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6782                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12277                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12277                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12277                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12277                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    390737264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    390737264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    612619644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    612619644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7790752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7790752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       167497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       167497                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        35000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003356908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003356908                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003356908                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003356908                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054679                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054679                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077893                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077893                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073540                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073540                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065455                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065455                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065455                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065455                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 71107.782348                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71107.782348                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90330.233559                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90330.233559                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 72810.766355                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72810.766355                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6699.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6699.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81726.554370                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81726.554370                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81726.554370                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81726.554370                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5977                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.236475                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107807                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5977                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.036975                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   211.201888                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   300.034587                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.412504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.586005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998509                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204236                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204236                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91900                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91900                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91900                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91900                       # number of overall hits
system.cpu3.icache.overall_hits::total          91900                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7227                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7227                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7227                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7227                       # number of overall misses
system.cpu3.icache.overall_misses::total         7227                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    434951120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    434951120                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    434951120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    434951120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    434951120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    434951120                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99127                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99127                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99127                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99127                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99127                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072906                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072906                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072906                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072906                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072906                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072906                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60184.187076                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60184.187076                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60184.187076                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60184.187076                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60184.187076                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60184.187076                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1283                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.675676                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1245                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1245                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1245                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1245                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1245                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5982                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5982                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5982                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5982                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5982                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5982                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    351663856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    351663856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    351663856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    351663856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    351663856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    351663856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060347                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060347                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060347                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060347                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060347                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060347                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58787.003678                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58787.003678                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58787.003678                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58787.003678                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58787.003678                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58787.003678                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25569                       # number of replacements
system.l2.tags.tagsinuse                  2476.882287                       # Cycle average of tags in use
system.l2.tags.total_refs                        7832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.306308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      939.942395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        51.946873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       152.782811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.455925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        24.755872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        17.802358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.351178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        11.504581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   225.745023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   147.416735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   102.212919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   105.955197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.721729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.030265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   322.235330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   357.023098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151177                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.132874                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    721466                       # Number of tag accesses
system.l2.tags.data_accesses                   721466                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          622                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           34                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           11                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2117                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1128                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6022                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11498                       # number of Writeback hits
system.l2.Writeback_hits::total                 11498                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   452                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          567                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           34                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          622                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          719                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1036                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          567                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           34                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2117                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1368                       # number of overall hits
system.l2.overall_hits::total                    6474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2878                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2037                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           52                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3858                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4372                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15723                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9131                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2878                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2016                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3858                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10862                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24854                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2878                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3852                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1207                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2016                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          127                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           54                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3858                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10862                       # number of overall misses
system.l2.overall_misses::total                 24854                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    243413000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    194466750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    108206750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    111884000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     13187250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      5391500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    323355500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    379842750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1379747500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        61999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       156495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       374490                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        34000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       159496                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    167601250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     78010000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       275750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    602521747                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     848408747                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    243413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    362068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    108206750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    189894000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     13187250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5667250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    323355500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    982364497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2228156247                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    243413000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    362068000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    108206750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    189894000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     13187250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5667250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    323355500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    982364497                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2228156247                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21745                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11499                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11499                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9583                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          161                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5975                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31328                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          161                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5975                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31328                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.822286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.788618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.538119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.693023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.788820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.825397                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.645690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.794909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.723063                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816327                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.912978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.954809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.964339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952833                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.822286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.842704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.538119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.780488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.788820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.830769                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.645690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.888144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793348                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.822286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.842704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.538119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.780488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.788820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.830769                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.645690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.888144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793348                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84577.136901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95467.231222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89649.337200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93862.416107                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 103836.614173                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 103682.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83814.282011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86880.775389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87753.450359                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  9176.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6888.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 17388.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9362.250000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6299.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11392.571429                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92342.286501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 94672.330097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       137875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92838.481818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92915.206111                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84577.136901                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93994.807892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89649.337200                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 94193.452381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 103836.614173                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 104949.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83814.282011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90440.480298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89649.804740                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84577.136901                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93994.807892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89649.337200                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 94193.452381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 103836.614173                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 104949.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83814.282011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90440.480298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89649.804740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10307                       # number of writebacks
system.l2.writebacks::total                     10307                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           76                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           84                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                329                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 329                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                329                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4362                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15394                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9131                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24525                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    201744750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167922000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     86845500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     95472500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      8718250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3578500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    270517750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    324169500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1158968750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       310014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       162507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        90503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       725032                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        90004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        59002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       255512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    145106250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     67763500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       250250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    522389253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    735509253                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    201744750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    313028250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     86845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      8718250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3828750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    270517750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    846558753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1894478003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    201744750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    313028250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     86845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      8718250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3828750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    270517750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    846558753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1894478003                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2949500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2949500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.800571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.782811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.500669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.681977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.515528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.571429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.634812                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.793091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.707933                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.816327                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.912978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.954809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.964339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952833                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.800571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.839422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.500669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.773132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.515528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.584615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.634812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.887326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.800571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.839422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.500669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.773132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.515528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.584615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.634812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.887326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782846                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72000.267666                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83047.477745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77333.481745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81391.730605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 105039.156627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99402.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71320.261007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74316.712517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75287.043653                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18236.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18056.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18100.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18125.800000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18000.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19667.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18250.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79948.347107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 82237.257282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       125125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80491.410324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80550.788851                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72000.267666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81581.508991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 77333.481745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 81740.610916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 105039.156627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 100756.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71320.261007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78009.468577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77246.809501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72000.267666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81581.508991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 77333.481745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 81740.610916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 105039.156627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 100756.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71320.261007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78009.468577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77246.809501                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210678.571429                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210678.571429                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15394                       # Transaction distribution
system.membus.trans_dist::ReadResp              15393                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10308                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              58                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9131                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9127                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2228992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2229104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2229104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              174                       # Total snoops (count)
system.membus.snoop_fanout::samples             35075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35075                       # Request fanout histogram
system.membus.reqLayer0.occupancy               29500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82709000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130277953                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64069                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51550                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3962                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50462                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17703                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.081844                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4242                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          198                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               55112                       # DTB read hits
system.switch_cpus0.dtb.read_misses               454                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11630                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31578                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5571                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               86690                       # DTB hits
system.switch_cpus0.dtb.data_misses               506                       # DTB misses
system.switch_cpus0.dtb.data_acv                   23                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17201                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13301                       # ITB hits
system.switch_cpus0.itb.fetch_misses              198                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13499                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  699255                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       128632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                314973                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21945                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               283114                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10064                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4292                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41794                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       421287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.747645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.100910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          363267     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4826      1.15%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6453      1.53%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            4050      0.96%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9848      2.34%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2870      0.68%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3408      0.81%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1619      0.38%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24946      5.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       421287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091625                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.450441                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94562                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       275408                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40781                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6137                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4398                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3713                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          647                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        266473                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2113                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4398                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98556                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          80022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       126430                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42631                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        69249                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        252376                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          738                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4095                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8998                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         52605                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       171604                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       316727                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       316466                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          239                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113248                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           58356                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5796                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          985                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41057                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        51339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8134                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4146                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            228411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           219010                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          415                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        69765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4835                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       421287                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.519859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.255228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       333683     79.21%     79.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33724      8.00%     87.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17623      4.18%     91.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13348      3.17%     94.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12102      2.87%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5796      1.38%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3124      0.74%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1232      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          655      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       421287                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            419      5.26%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          5117     64.27%     69.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2426     30.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       125031     57.09%     57.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          185      0.08%     57.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           46      0.02%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        58015     26.49%     83.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32412     14.80%     98.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.52%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        219010                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.313205                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7962                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.036355                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       866930                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       305159                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       200676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          754                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          500                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          324                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        226569                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            403                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2369                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16485                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5894                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        11471                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4398                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          21391                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48722                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       240046                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        51339                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34619                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5583                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        48481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       214787                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        55718                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4223                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4491                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               87410                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29308                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31692                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.307165                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                202433                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               201000                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95960                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           123899                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.287449                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774502                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        70629                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3925                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       408679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.412691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       350046     85.65%     85.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26799      6.56%     92.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10019      2.45%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4721      1.16%     95.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4222      1.03%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2093      0.51%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2170      0.53%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1587      0.39%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7022      1.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       408679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168658                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168658                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63579                       # Number of memory references committed
system.switch_cpus0.commit.loads                34854                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23182                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162650                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97436     57.77%     59.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35830     21.24%     80.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29007     17.20%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168658                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7022                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              638238                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             491275                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 277968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              408150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165789                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.217741                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.217741                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.237094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.237094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          278062                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         140899                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              179                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12470                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2913                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          54093                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45440                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2503                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        40009                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16732                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    41.820590                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3146                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          168                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               46197                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1100                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3667                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17880                       # DTB write hits
system.switch_cpus1.dtb.write_misses              183                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1224                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               64077                       # DTB hits
system.switch_cpus1.dtb.data_misses              1283                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4891                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8043                       # ITB hits
system.switch_cpus1.itb.fetch_misses              370                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8413                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  446124                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        89451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                266800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              54093                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19878                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               221657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8040                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7168                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33968                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1601                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       322506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.827271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.178965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          273263     84.73%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2382      0.74%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7777      2.41%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2649      0.82%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8310      2.58%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1824      0.57%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5272      1.63%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1307      0.41%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19722      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       322506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.121251                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.598040                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           66471                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       212741                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34811                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4793                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3689                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2228                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        216230                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1127                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3689                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           69853                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48775                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130854                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36221                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        33113                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        201547                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           691                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1264                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         21542                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       138446                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       240206                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       239962                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101655                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36791                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10151                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37834                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5957                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2364                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            180612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           181704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4793                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       322506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.563413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.256351                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       250317     77.62%     77.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24242      7.52%     85.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14798      4.59%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14338      4.45%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13214      4.10%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2937      0.91%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1696      0.53%     99.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          577      0.18%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          387      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       322506                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            126      1.65%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5451     71.57%     73.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2039     26.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106373     58.54%     58.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          115      0.06%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        50154     27.60%     86.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18524     10.19%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        181704                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.407295                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7616                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       693383                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       232888                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       162070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          693                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          352                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          302                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        188944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            370                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          740                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11633                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3307                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13725                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3689                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        34897                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       191830                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39126                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19750                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5499                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        34752                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3292                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       178610                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        47878                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3094                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4390                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               66151                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24879                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18273                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.400360                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                164488                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               162372                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73427                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91066                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.363962                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.806305                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45469                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2989                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       313950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.460908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.445064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       261305     83.23%     83.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25263      8.05%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11534      3.67%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2809      0.89%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2047      0.65%     96.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1585      0.50%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1278      0.41%     97.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          869      0.28%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7260      2.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       313950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       144702                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        144702                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 43936                       # Number of memory references committed
system.switch_cpus1.commit.loads                27493                       # Number of loads committed
system.switch_cpus1.commit.membars               1079                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           138882                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.96%      1.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90210     62.34%     64.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28572     19.75%     84.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16456     11.37%     95.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.49%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       144702                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7260                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              490189                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             389013                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 123618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              662883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             141877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               141877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.144442                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.144442                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.318021                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.318021                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          221932                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         117447                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4441                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1757                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1258                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          202                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1405                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            128                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     9.110320                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            179                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1070                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 4                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               4                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                357                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1427                       # DTB hits
system.switch_cpus2.dtb.data_misses                 4                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               4                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                145                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            147                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   20323                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8195                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1757                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          307                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            464                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1078                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.889214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.343435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7885     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              60      0.65%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2              96      1.04%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              77      0.84%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             161      1.75%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              79      0.86%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              79      0.86%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              33      0.36%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             746      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.086454                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.403238                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3289                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4678                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              946                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          105                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           197                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved           97                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           35                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6288                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           90                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           197                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3381                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            809                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3616                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              968                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          244                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5726                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           108                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4270                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6566                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6564                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1464                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2806                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          167                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              661                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          254                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           42                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3916                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           25                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9216                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.424913                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.101867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7489     81.26%     81.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          775      8.41%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          343      3.72%     93.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          251      2.72%     96.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          196      2.13%     98.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           85      0.92%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           51      0.55%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           21      0.23%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            5      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9216                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.61%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            90     72.58%     74.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           32     25.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2264     57.81%     57.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.18%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1174     29.98%     87.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          377      9.63%     97.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3916                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.192688                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                124                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17197                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8254                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4040                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           26                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          978                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          216                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           197                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            799                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            9                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5185                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           76                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1431                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          471                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          202                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3722                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1074                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   50                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1433                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             468                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               359                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.183142                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3561                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3503                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1601                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2070                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.172366                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.773430                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3150                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          188                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.236077                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.910774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7723     89.42%     89.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          483      5.59%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          172      1.99%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           96      1.11%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.58%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           39      0.45%     99.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.25%     99.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.22%     99.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           33      0.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2039                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2039                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   708                       # Number of memory references committed
system.switch_cpus2.commit.loads                  453                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               284                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1938                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.64%      0.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1194     58.56%     59.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.25%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          478     23.44%     82.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          255     12.51%     95.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.61%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2039                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           33                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13765                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10956                       # The number of ROB writes
system.switch_cpus2.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  11107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1087144                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2026                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                     10.031096                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total               10.031096                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.099690                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.099690                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4453                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2732                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9978                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            78                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         135270                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110743                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7341                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        91748                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          53007                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.774556                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8416                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          239                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              122736                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1807                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47304                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94179                       # DTB write hits
system.switch_cpus3.dtb.write_misses              970                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          19025                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              216915                       # DTB hits
system.switch_cpus3.dtb.data_misses              2777                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           66329                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38601                       # ITB hits
system.switch_cpus3.itb.fetch_misses              524                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39125                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1473687                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       251445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                775473                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             135270                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61423                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               820299                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19196                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        21723                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99129                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1103680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.008245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          956515     86.67%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10014      0.91%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17287      1.57%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           12166      1.10%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30116      2.73%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6757      0.61%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10374      0.94%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5714      0.52%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54737      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1103680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091790                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.526213                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179083                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       802622                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87949                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25230                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8795                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7191                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          828                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        673263                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2508                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8795                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          191327                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         380405                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       257258                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100136                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       165758                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        641786                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          498                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20898                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10820                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        115222                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426088                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       847638                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       844685                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2624                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293952                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132128                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15634                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158322                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23080                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13929                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            590814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555122                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1137                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       160042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1103680                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.502974                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.231949                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       879443     79.68%     79.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87794      7.95%     87.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44188      4.00%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36761      3.33%     94.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26968      2.44%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16097      1.46%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8150      0.74%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2820      0.26%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1459      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1103680                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            812      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10319     52.98%     57.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8345     42.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317278     57.15%     57.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          545      0.10%     57.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1192      0.21%     57.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130150     23.45%     81.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96212     17.33%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555122                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.376689                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19476                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035084                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2226540                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       760260                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       517287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7996                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4100                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3824                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        569980                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4164                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5061                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36696                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12873                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19318                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8795                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         134977                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       220148                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       615516                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120527                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101337                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10013                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       218659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          548                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8586                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547050                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125056                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8071                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11723                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220390                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73076                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95334                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.371212                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525956                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               521111                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           257279                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352805                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353610                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.729239                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       155415                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7761                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1077436                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420452                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335781                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       913296     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74363      6.90%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29123      2.70%     94.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13693      1.27%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16456      1.53%     97.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5049      0.47%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5538      0.51%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4319      0.40%     98.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15599      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1077436                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453010                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453010                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172295                       # Number of memory references committed
system.switch_cpus3.commit.loads                83831                       # Number of loads committed
system.switch_cpus3.commit.membars               2377                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58822                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435407                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257571     56.86%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86208     19.03%     78.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.54%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453010                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15599                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1661979                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1243357                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 370007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              891612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443746                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443746                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.321015                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.321015                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.301113                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.301113                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739822                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         352034                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2552                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17821                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7526                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22286                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22285                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             155                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9619                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       224000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       143552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       234656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       382400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1269928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2740976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             750                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43656    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33334000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5815355                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7975235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3596111                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4441479                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            269153                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            119722                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9730143                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20110747                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013812                       # Number of seconds simulated
sim_ticks                                 13811708500                       # Number of ticks simulated
final_tick                               2277423113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17520204                       # Simulator instruction rate (inst/s)
host_op_rate                                 17520185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2014223270                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747028                       # Number of bytes of host memory used
host_seconds                                     6.86                       # Real time elapsed on the host
sim_insts                                   120137344                       # Number of instructions simulated
sim_ops                                     120137344                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        20288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       178304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       244416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       882944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       615232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2055616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        20288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       178304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       882944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1141568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1896320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1896320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        13796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29630                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1468899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1107466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     12909627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     17696290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     63927211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     44544236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4346457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2831221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             148831406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1468899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     12909627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     63927211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4346457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82652193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       137298003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137298003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       137298003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1468899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1107466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     12909627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     17696290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     63927211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     44544236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4346457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2831221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            286129410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       32119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51006                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2044544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2329728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2055616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3264384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14612                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          325                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2182                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        53                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13811651500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    186                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.707958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.485853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.759242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7911     47.16%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4072     24.27%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1297      7.73%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          614      3.66%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          360      2.15%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          233      1.39%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      0.95%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.69%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2013     12.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.916396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.764375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             709     57.55%     57.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             17      1.38%     58.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            38      3.08%     62.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            52      4.22%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            66      5.36%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            57      4.63%     76.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            40      3.25%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            55      4.46%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            30      2.44%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            44      3.57%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            30      2.44%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            22      1.79%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           19      1.54%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           16      1.30%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      0.57%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.73%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.32%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.41%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.57%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.08%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.527170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.757420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     65.625335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1154     93.59%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            21      1.70%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             6      0.49%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.08%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.16%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.08%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.08%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            7      0.57%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.32%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.32%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.08%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            5      0.41%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.24%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.08%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.16%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.08%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.08%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.16%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.16%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            2      0.16%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.08%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.08%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.08%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            3      0.24%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.16%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1233                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    620478966                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1219466466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  159730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19422.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38172.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       148.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    148.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30963                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     166155.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                115025400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 62761875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               281751600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              178005600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1055770560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3393641205                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6721830750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            11808786990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            730.537662                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  11094347250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     460980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2249742250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                151283160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 82545375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               345181200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              189254880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1055770560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3408059070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6709204500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11941298745                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            738.733757                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11089365937                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     460980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2254710563                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       718                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     260     37.85%     37.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.29%     38.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     15      2.18%     40.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.15%     40.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    409     59.53%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 687                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      260     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.37%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      15      2.79%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     51.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     259     48.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  537                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             14296144500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1824500      0.01%     99.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5621000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1280500      0.01%     99.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              137872500      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         14442743000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.633252                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.781659                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  653     93.15%     93.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                     31      4.42%     97.57% # number of callpals executed
system.cpu0.kern.callpal::rti                      17      2.43%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   701                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              283                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.052629                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               2364                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              283                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.353357                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   487.052629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.951275                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951275                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           126212                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          126212                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        20692                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          20692                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         9135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9135                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          335                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          191                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29827                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29827                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29827                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29827                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          776                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          220                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          220                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           42                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           54                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          996                       # number of overall misses
system.cpu0.dcache.overall_misses::total          996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     48760976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     48760976                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12622309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12622309                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2032249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2032249                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1035022                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1035022                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     61383285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     61383285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     61383285                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     61383285                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        21468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        21468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         9355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         9355                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          245                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          245                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        30823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        30823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        30823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        30823                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036147                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023517                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.111406                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.111406                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.220408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.220408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032314                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032314                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032314                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032314                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 62836.309278                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62836.309278                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 57374.131818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57374.131818                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 48386.880952                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48386.880952                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 19167.074074                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19167.074074                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61629.804217                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61629.804217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61629.804217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61629.804217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1377                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          603                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    72.473684                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          122                       # number of writebacks
system.cpu0.dcache.writebacks::total              122                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           74                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          491                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          491                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          146                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           53                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          505                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          345                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          135                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          480                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          480                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     24580020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24580020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      6160436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6160436                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       955478                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       955478                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     30740456                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     30740456                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     30740456                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     30740456                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     77653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     77653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     30199500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     30199500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    107852500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    107852500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.016723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.015607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.098143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.098143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.216327                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.216327                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.016384                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016384                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.016384                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016384                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68468.022284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68468.022284                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 42194.767123                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42194.767123                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 40567.567568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40567.567568                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 18027.886792                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18027.886792                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 60872.190099                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60872.190099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 60872.190099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60872.190099                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225081.159420                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225081.159420                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224692.708333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224692.708333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              795                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8002                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              795                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.065409                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            51999                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           51999                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        24669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          24669                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        24669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           24669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        24669                       # number of overall hits
system.cpu0.icache.overall_hits::total          24669                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          933                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          933                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           933                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          933                       # number of overall misses
system.cpu0.icache.overall_misses::total          933                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     50105888                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     50105888                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     50105888                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     50105888                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     50105888                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     50105888                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        25602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        25602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        25602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        25602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        25602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        25602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.036442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.036442                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.036442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.036442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.036442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.036442                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53704.060021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53704.060021                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53704.060021                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53704.060021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53704.060021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53704.060021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          138                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          138                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          795                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          795                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          795                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          795                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          795                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          795                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     40707848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40707848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     40707848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40707848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     40707848                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40707848                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.031052                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031052                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.031052                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031052                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51204.840252                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51204.840252                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51204.840252                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51204.840252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51204.840252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51204.840252                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      16                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       909                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     255     38.93%     38.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     15      2.29%     41.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     41.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    384     58.63%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 655                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      255     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      15      2.86%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.19%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     254     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  525                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             13649477500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6066500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1067000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               79055000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         13735666000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.661458                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.801527                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.14%      0.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      1.73%      1.88% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.14%      2.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  606     87.45%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     30      4.33%     93.80% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.14%     93.94% # number of callpals executed
system.cpu1.kern.callpal::rti                      33      4.76%     98.70% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.30%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   693                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               30                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 16                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 18                      
system.cpu1.kern.mode_good::user                   17                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.062500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.571429                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         244867000     71.63%     71.63% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            96995000     28.37%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             4766                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.945009                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              62460                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4766                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.105329                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.945009                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.972549                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972549                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           361773                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          361773                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        44225                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          44225                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        21033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         21033                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          579                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          579                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        65258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           65258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        65258                       # number of overall hits
system.cpu1.dcache.overall_hits::total          65258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8844                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13681                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           48                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22525                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22525                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    555296682                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    555296682                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    973756277                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    973756277                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     12951999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12951999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       727016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       727016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1529052959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1529052959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1529052959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1529052959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        53069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        53069                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        34714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        34714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        87783                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        87783                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        87783                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        87783                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.166651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166651                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.394106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.394106                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.071217                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071217                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.256599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.256599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.256599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.256599                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62787.955902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62787.955902                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71175.811490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71175.811490                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 70775.950820                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 70775.950820                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 15146.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15146.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67882.484306                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67882.484306                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67882.484306                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67882.484306                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        88498                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          454                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1857                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.656435                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    37.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2750                       # number of writebacks
system.cpu1.dcache.writebacks::total             2750                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5996                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5996                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11648                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11648                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17644                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         2848                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2848                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2033                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2033                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4881                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           17                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           17                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           17                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           17                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    201945810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    201945810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    158990273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    158990273                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      8187001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8187001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       657984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       657984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    360936083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    360936083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    360936083                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    360936083                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3835000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3835000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3835000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3835000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.053666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.058564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058564                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.160105                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.160105                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.068249                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.068249                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055603                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055603                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055603                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055603                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 70907.938904                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70907.938904                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78204.757993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78204.757993                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 67106.565574                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67106.565574                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data        14304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        14304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73947.158984                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73947.158984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73947.158984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73947.158984                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225588.235294                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225588.235294                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225588.235294                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225588.235294                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3748                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998522                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              78880                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3748                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.045891                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998522                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          477                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           106774                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          106774                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        47035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          47035                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        47035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           47035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        47035                       # number of overall hits
system.cpu1.icache.overall_hits::total          47035                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4476                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4476                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4476                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4476                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4476                       # number of overall misses
system.cpu1.icache.overall_misses::total         4476                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    305687880                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    305687880                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    305687880                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    305687880                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    305687880                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    305687880                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        51511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        51511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        51511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        51511                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        51511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        51511                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.086894                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.086894                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.086894                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.086894                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.086894                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.086894                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68294.879357                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68294.879357                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68294.879357                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68294.879357                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68294.879357                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68294.879357                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          752                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.846154                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          725                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          725                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          725                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3751                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3751                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3751                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3751                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3751                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    256566092                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    256566092                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    256566092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    256566092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    256566092                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    256566092                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.072819                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.072819                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.072819                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.072819                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.072819                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.072819                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68399.384697                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68399.384697                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68399.384697                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68399.384697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68399.384697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68399.384697                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      80                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4806                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1083     38.21%     38.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.64%     38.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     15      0.53%     39.38% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1717     60.59%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2834                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1082     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.82%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      15      0.68%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1081     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2197                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             13657590500     94.55%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               19258000      0.13%     94.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6398500      0.04%     94.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 538500      0.00%     94.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              760824000      5.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         14444609500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999077                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.629586                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.775229                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  159      4.66%      4.78% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.18%      4.95% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2591     75.94%     80.89% # number of callpals executed
system.cpu2.kern.callpal::rdps                    119      3.49%     84.38% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.41% # number of callpals executed
system.cpu2.kern.callpal::rti                     209      6.13%     90.53% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      0.91%     91.44% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     91.50% # number of callpals executed
system.cpu2.kern.callpal::rdunique                289      8.47%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3412                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              367                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                174                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                173                      
system.cpu2.kern.mode_good::user                  174                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.471390                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.641405                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       16231654500     98.70%     98.70% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           213717500      1.30%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     159                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            15469                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.018205                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             305907                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15469                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.775486                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     8.626534                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   500.391671                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.016849                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.977327                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994176                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1550784                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1550784                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       221033                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         221033                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       101772                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        101772                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4544                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4544                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4636                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4636                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       322805                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          322805                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       322805                       # number of overall hits
system.cpu2.dcache.overall_hits::total         322805                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        22086                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        28980                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        28980                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          613                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          613                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           76                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        51066                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         51066                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        51066                       # number of overall misses
system.cpu2.dcache.overall_misses::total        51066                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1150490056                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1150490056                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1968252503                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1968252503                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     28934561                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28934561                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       705010                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       705010                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3118742559                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3118742559                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3118742559                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3118742559                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       243119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       243119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       130752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       130752                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         5157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4712                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       373871                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       373871                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       373871                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       373871                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.090844                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.090844                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.221641                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.221641                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.118868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.118868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.016129                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.016129                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.136587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.136587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.136587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.136587                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 52091.372634                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 52091.372634                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 67917.615700                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67917.615700                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 47201.567700                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 47201.567700                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9276.447368                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9276.447368                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 61072.779521                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61072.779521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 61072.779521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 61072.779521                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       160556                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          521                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3462                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.376661                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    47.363636                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7407                       # number of writebacks
system.cpu2.dcache.writebacks::total             7407                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11114                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        24421                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        24421                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          172                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35535                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35535                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35535                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35535                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10972                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10972                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         4559                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4559                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          441                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        15531                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        15531                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        15531                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        15531                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          179                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          179                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          318                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          318                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          497                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          497                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    595823939                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    595823939                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    337544823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    337544823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     18450626                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18450626                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       590990                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       590990                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    933368762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    933368762                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    933368762                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    933368762                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     29178000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29178000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     53191000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     53191000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     82369000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     82369000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.034868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034868                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.085515                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.085515                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.016129                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.041541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.041541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041541                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 54304.041105                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 54304.041105                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74039.224172                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74039.224172                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 41838.154195                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41838.154195                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7776.184211                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7776.184211                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 60097.145193                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60097.145193                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 60097.145193                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60097.145193                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163005.586592                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163005.586592                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167267.295597                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167267.295597                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165732.394366                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165732.394366                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            29959                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.992189                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             227837                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            29959                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.604960                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.279500                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   504.712688                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014218                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.985767                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           503112                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          503112                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       203560                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         203560                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       203560                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          203560                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       203560                       # number of overall hits
system.cpu2.icache.overall_hits::total         203560                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        33005                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        33005                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        33005                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         33005                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        33005                       # number of overall misses
system.cpu2.icache.overall_misses::total        33005                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1605698347                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1605698347                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1605698347                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1605698347                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1605698347                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1605698347                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       236565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       236565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       236565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       236565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       236565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       236565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.139518                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.139518                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.139518                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.139518                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.139518                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.139518                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48650.154431                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48650.154431                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48650.154431                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48650.154431                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48650.154431                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48650.154431                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2746                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.851852                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3023                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3023                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3023                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3023                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3023                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        29982                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        29982                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        29982                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        29982                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        29982                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        29982                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1397796825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1397796825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1397796825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1397796825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1397796825                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1397796825                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.126739                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.126739                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.126739                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.126739                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.126739                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.126739                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46621.200220                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46621.200220                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46621.200220                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46621.200220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46621.200220                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46621.200220                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       448                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     134     32.76%     32.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     15      3.67%     36.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.73%     37.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     62.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 409                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      134     47.02%     47.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      15      5.26%     52.28% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.05%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     133     46.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  285                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             14300832000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                5208000      0.04%     99.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2266000      0.02%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               57747500      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         14366053500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.517510                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.696822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.70%      0.70% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  375     87.62%     88.32% # number of callpals executed
system.cpu3.kern.callpal::rdps                     33      7.71%     96.03% # number of callpals executed
system.cpu3.kern.callpal::rti                      17      3.97%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   428                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               20                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              728                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          444.600048                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5251                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              728                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.212912                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   444.600048                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.868359                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868359                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            87095                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           87095                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        13413                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          13413                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         5237                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5237                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          116                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           69                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        18650                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           18650                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        18650                       # number of overall hits
system.cpu3.dcache.overall_hits::total          18650                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1066                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1066                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1538                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1538                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           43                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           49                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2604                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2604                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2604                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2604                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     62059733                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62059733                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     96359480                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     96359480                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1388749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1388749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       799517                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       799517                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    158419213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    158419213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    158419213                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    158419213                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        14479                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        14479                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6775                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6775                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        21254                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        21254                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        21254                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        21254                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.073624                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073624                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.227011                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.227011                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.270440                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.270440                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.415254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.415254                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.122518                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.122518                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.122518                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.122518                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 58217.385553                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 58217.385553                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62652.457737                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62652.457737                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 32296.488372                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32296.488372                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 16316.673469                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16316.673469                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 60836.871352                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60836.871352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 60836.871352                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 60836.871352                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5352                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              105                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    50.971429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   111.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          399                       # number of writebacks
system.cpu3.dcache.writebacks::total              399                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          368                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          368                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1221                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1221                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1589                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1589                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          698                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          317                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1015                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1015                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1015                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           30                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           30                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           34                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     42540020                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     42540020                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     18064975                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     18064975                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1219751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1219751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       727483                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       727483                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     60604995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     60604995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     60604995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     60604995                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5849500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5849500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      6468000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6468000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.048208                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048208                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.046790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.245283                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.245283                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.415254                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415254                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.047756                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047756                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.047756                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047756                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 60945.587393                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 60945.587393                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 56987.302839                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56987.302839                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 31275.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31275.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 14846.591837                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14846.591837                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 59709.354680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 59709.354680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 59709.354680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 59709.354680                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 194983.333333                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 194983.333333                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 190235.294118                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 190235.294118                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1603                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12683                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1603                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.912040                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            27185                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           27185                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        10896                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          10896                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        10896                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           10896                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        10896                       # number of overall hits
system.cpu3.icache.overall_hits::total          10896                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1895                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1895                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1895                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1895                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1895                       # number of overall misses
system.cpu3.icache.overall_misses::total         1895                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    116454860                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    116454860                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    116454860                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    116454860                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    116454860                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    116454860                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        12791                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        12791                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        12791                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        12791                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        12791                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        12791                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.148151                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.148151                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.148151                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.148151                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.148151                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.148151                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61453.751979                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61453.751979                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61453.751979                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61453.751979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61453.751979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61453.751979                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.142857                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          292                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          292                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          292                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1603                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1603                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1603                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1603                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1603                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1603                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     95547356                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     95547356                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     95547356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     95547356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     95547356                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     95547356                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.125322                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.125322                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.125322                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.125322                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.125322                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.125322                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59605.337492                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59605.337492                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59605.337492                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59605.337492                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59605.337492                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59605.337492                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  578                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 578                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21876                       # Transaction distribution
system.iobus.trans_dist::WriteResp                500                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          914                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           21                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          457                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1370484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               232000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              573000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           124818674                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1556000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21476048                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                21426                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192834                       # Number of tag accesses
system.iocache.tags.data_accesses              192834                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           50                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               50                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        21376                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        21376                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           50                       # number of demand (read+write) misses
system.iocache.demand_misses::total                50                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           50                       # number of overall misses
system.iocache.overall_misses::total               50                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6171964                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6171964                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4636911662                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4636911662                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6171964                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6171964                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6171964                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6171964                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           50                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             50                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           50                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              50                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           50                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             50                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123439.280000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123439.280000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216921.391374                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216921.391374                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123439.280000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123439.280000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123439.280000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123439.280000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         41264                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6057                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.812614                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           50                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           50                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           50                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3536000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3536000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3525299722                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3525299722                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3536000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3536000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3536000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3536000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        70720                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        70720                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164918.587294                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164918.587294                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        70720                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        70720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        70720                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        70720                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33518                       # number of replacements
system.l2.tags.tagsinuse                  2920.002041                       # Cycle average of tags in use
system.l2.tags.total_refs                       23209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.692434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      683.652443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    20.110087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    18.121447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   139.114127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.030768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1287.246782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   518.451022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    58.761534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    30.513831                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.041727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.078567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.031644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.001862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178223                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2691                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.164246                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1128901                       # Number of tag accesses
system.l2.tags.data_accesses                  1128901                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           80                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        16130                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4978                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          580                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          147                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   23704                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10678                       # number of Writeback hits
system.l2.Writeback_hits::total                 10678                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   752                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5559                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          155                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24456                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          395                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           83                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          895                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          659                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16130                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5559                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          580                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          155                       # number of overall hits
system.l2.overall_hits::total                   24456                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          400                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          227                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         2850                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2139                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        13826                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5876                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1023                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          435                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26776                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                236                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5757                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          400                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2850                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3877                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9671                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          631                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32533                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          400                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          255                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2850                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3877                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13826                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9671                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1023                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          631                       # number of overall misses
system.l2.overall_misses::total                 32533                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     35713250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     24421000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    243336250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    200584500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1198126270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    547993006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     87814250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     41077000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2379065526                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       154998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       316990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       421490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        97498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       990976                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        98497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       286991                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      2937500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    153234499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    324730303                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16180999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     497083301                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     35713250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     27358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    243336250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    353818999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1198126270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    872723309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     87814250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     57257999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2876148827                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     35713250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     27358500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    243336250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    353818999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1198126270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    872723309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     87814250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     57257999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2876148827                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        29956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50480                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10678                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10678                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              252                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6509                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          795                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3745                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4536                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        29956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        15230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          795                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3745                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4536                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        29956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        15230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56989                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.503145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.739414                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.761015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.810842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.461544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.541367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.638178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.747423                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.530428                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.940000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.980392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.877193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.936508                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.838710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852273                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.903226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.915701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.867230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.960784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884468                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.503145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.754438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.761015                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.854718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.461544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.634997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.638178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.802799                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.570865                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.503145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.754438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.761015                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.854718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.461544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.634997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.638178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.802799                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.570865                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89283.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 107581.497797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 85381.140351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93774.894811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86657.476494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 93259.531314                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85839.931574                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 94429.885057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88850.669480                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1648.914894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6339.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  8429.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2321.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4199.050847                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3634.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3499.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  8954.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1549.950000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3826.546667                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 104910.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 88167.145570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 85567.932279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 82556.117347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86344.155116                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89283.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 107288.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 85381.140351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91261.026309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86657.476494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90241.268638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85839.931574                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90741.678288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88407.119755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89283.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 107288.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 85381.140351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91261.026309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86657.476494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90241.268638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85839.931574                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90741.678288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88407.119755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8254                       # number of writebacks
system.l2.writebacks::total                      8254                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           83                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           85                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                400                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 400                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                400                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         2785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2083                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        13796                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          938                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          417                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26376                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           236                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         3795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5757                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         2785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        13796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         2785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        13796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32133                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          345                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          179                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          528                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          135                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           17                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          318                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           30                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          500                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          480                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           17                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          497                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           34                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1028                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     25314000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     20272250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    203921250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    170229750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   1023104480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    471645994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     69029750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     34155000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2017672474                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1724565                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       910534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       925541                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       786024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4346664                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       471522                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       330016                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       207510                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       363017                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1372065                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2586500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    131660501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    277666697                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13756001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    425669699                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     25314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22858750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    203921250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    301890251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   1023104480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    749312691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     69029750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     47911001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2443342173                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     25314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22858750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    203921250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    301890251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   1023104480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    749312691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     69029750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     47911001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2443342173                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     72821000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     26672000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    100055500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     28442000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3600500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     49056500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5438000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     86537000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    101263000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3600500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     75728500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      6000500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    186592500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.398742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.690554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.743658                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.789613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.460542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.536945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.585153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.716495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.522504                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.940000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.980392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.877193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.936508                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.838710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.852273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.903226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.915701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.867230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.960784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884468                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.398742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.710059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.743658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.842372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.460542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.631845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.585153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.779898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.398742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.710059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.743658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.842372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.460542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.631845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.585153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.779898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.563846                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79854.889590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95623.820755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73221.274686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81723.355737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74159.501305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80927.589911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73592.484009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81906.474820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76496.529951                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18346.436170                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18210.680000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18510.820000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18714.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18418.067797                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18135.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18334.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18864.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18150.850000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18294.200000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        92375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75754.028193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 73166.455072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 70183.678571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73939.499566                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79854.889590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 95244.791667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 73221.274686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79008.178749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74159.501305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 77866.849319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73592.484009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78158.239804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76038.408272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79854.889590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 95244.791667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 73221.274686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79008.178749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74159.501305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 77866.849319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73592.484009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78158.239804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76038.408272                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211075.362319                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149005.586592                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 189499.053030                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210681.481481                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211794.117647                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154265.723270                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 181266.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       173074                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210964.583333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211794.117647                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 152371.227364                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 176485.294118                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 181510.214008                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               26955                       # Transaction distribution
system.membus.trans_dist::ReadResp              26954                       # Transaction distribution
system.membus.trans_dist::WriteReq                500                       # Transaction distribution
system.membus.trans_dist::WriteResp               500                       # Transaction distribution
system.membus.trans_dist::Writeback             29630                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              445                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            210                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             325                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5752                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5743                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        75539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 139717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2736128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2583872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2585892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5322020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              389                       # Total snoops (count)
system.membus.snoop_fanout::samples             84921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   84921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               84921                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1817998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           296342985                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21673952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          174064098                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          60549                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        49399                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          915                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        51980                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          14769                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    28.412851                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4735                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           47                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               23744                       # DTB read hits
system.switch_cpus0.dtb.read_misses                63                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              63                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              10739                       # DTB write hits
system.switch_cpus0.dtb.write_misses               10                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             10                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               34483                       # DTB hits
system.switch_cpus0.dtb.data_misses                73                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              73                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               4499                       # ITB hits
system.switch_cpus0.itb.fetch_misses                2                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           4501                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  406931                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        46795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                179944                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              60549                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        19504                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               314167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3688                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          402                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            25602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       363462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.495083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.690620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          326556     89.85%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2886      0.79%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            7735      2.13%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3424      0.94%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            4585      1.26%     94.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2248      0.62%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2628      0.72%     96.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1232      0.34%     96.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           12168      3.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       363462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148794                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.442198                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           34471                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       300129                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            24080                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         3002                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1780                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2893                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           64                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        138125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          208                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1780                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           36411                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         106820                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       184817                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            25242                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         8392                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        128296                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3510                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           849                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            16                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        89060                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       146970                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       146953                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        72734                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           16326                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4886                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          317                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            25754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        25996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        11758                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10256                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4318                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            116107                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           111423                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          211                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        25681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        11164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       363462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.306560                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.972016                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       313717     86.31%     86.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        23364      6.43%     92.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        10933      3.01%     95.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         5002      1.38%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         5466      1.50%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         2384      0.66%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1361      0.37%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          643      0.18%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          592      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       363462                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            557     18.16%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     18.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1432     46.69%     64.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1078     35.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        71822     64.46%     64.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          153      0.14%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        25557     22.94%     87.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        10980      9.85%     97.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2911      2.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        111423                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.273813                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3067                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.027526                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       589585                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       149943                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       108196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        114490                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1098                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         5727                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2005                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          346                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1780                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         105167                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          796                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       125242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        25996                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        11758                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         6267                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          296                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1703                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       109522                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        23815                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 1210                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               34580                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           19404                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             10765                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.269141                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                108827                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               108196                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            55807                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            74082                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.265883                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.753314                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        26345                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       358932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.275389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.090096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       322343     89.81%     89.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        16348      4.55%     94.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         7065      1.97%     96.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4036      1.12%     97.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         2338      0.65%     98.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1938      0.54%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          533      0.15%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          628      0.17%     98.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         3703      1.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       358932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        98846                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         98846                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 30022                       # Number of memory references committed
system.switch_cpus0.commit.loads                20269                       # Number of loads committed
system.switch_cpus0.commit.membars               1179                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             17488                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            94973                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         4141                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          495      0.50%      0.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        64081     64.83%     65.33% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          129      0.13%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        21448     21.70%     87.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         9783      9.90%     97.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2910      2.94%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        98846                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         3703                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              480168                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             254898                       # The number of ROB writes
system.switch_cpus0.timesIdled                    554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  43469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            28479099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              98351                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                98351                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.137538                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.137538                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.241690                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.241690                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          131557                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          80120                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          33769                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2241                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          63456                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        48035                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4146                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        46552                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          26205                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    56.291889                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           5360                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          190                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               69009                       # DTB read hits
system.switch_cpus1.dtb.read_misses               434                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           19807                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              38829                       # DTB write hits
system.switch_cpus1.dtb.write_misses               77                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  23                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10536                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              107838                       # DTB hits
system.switch_cpus1.dtb.data_misses               511                       # DTB misses
system.switch_cpus1.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           30343                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              19462                       # ITB hits
system.switch_cpus1.itb.fetch_misses              988                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          20450                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  766305                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       144987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                368269                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              63456                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        31565                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               269619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          11100                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          482                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        60470                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          349                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            51512                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         2771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       481513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.764816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.083420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          410335     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            6202      1.29%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            9100      1.89%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            5942      1.23%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12286      2.55%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            4153      0.86%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            4493      0.93%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            2842      0.59%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           26160      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       481513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082808                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.480578                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          115786                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       299953                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            54457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6309                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5008                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         4494                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          552                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        333346                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1823                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5008                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          120094                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          78774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       157311                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            56059                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        64267                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        319509                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1761                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          3876                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         50686                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       218652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       401654                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       401405                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          213                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       158856                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           59798                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         7252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1037                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45574                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        64271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7354                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            291898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         9401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           282933                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          485                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        74546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        37070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6577                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       481513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.587592                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.325022                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       370252     76.89%     76.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        40542      8.42%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        23117      4.80%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        18298      3.80%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        15425      3.20%     97.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         7027      1.46%     98.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         4378      0.91%     99.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         1632      0.34%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          842      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       481513                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            571      6.66%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5301     61.83%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2702     31.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       166254     58.76%     58.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          284      0.10%     58.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           44      0.02%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        71996     25.45%     84.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        39799     14.07%     98.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         4556      1.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        282933                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.369217                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8574                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.030304                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1055717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       375795                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       263232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          722                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          414                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        291118                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            389                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         4066                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        17103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          377                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         6899                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12501                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5008                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          22680                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        44982                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       307030                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        64271                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42339                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7701                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        44749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          377                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         4882                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       278670                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        69589                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4264                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5731                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              108576                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           38429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             38987                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.363654                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                265056                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               263553                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           130072                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           169555                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.343927                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.767138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        75737                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         4513                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       468451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.492113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.490495                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       389479     83.14%     83.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        36152      7.72%     90.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        12349      2.64%     93.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         6756      1.44%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         5855      1.25%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3162      0.67%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         2703      0.58%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         1995      0.43%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        10000      2.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       468451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       230531                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        230531                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 82608                       # Number of memory references committed
system.switch_cpus1.commit.loads                47168                       # Number of loads committed
system.switch_cpus1.commit.membars               1093                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             32189                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               276                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           222341                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         3202                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         3774      1.64%      1.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       137938     59.83%     61.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          251      0.11%     61.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           31      0.01%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        48261     20.93%     82.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        35720     15.49%     98.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         4556      1.98%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       230531                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        10000                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              761895                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             625654                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 284792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            26701009                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             226757                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               226757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.379411                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.379411                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.295910                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.295910                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          361918                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         187631                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              182                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          33014                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3696                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         417683                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       344687                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        15910                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       272912                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         117624                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    43.099607                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          28500                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1131                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              278059                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2553                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   30                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           27292                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             145534                       # DTB write hits
system.switch_cpus2.dtb.write_misses              764                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          16938                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              423593                       # DTB hits
system.switch_cpus2.dtb.data_misses              3317                       # DTB misses
system.switch_cpus2.dtb.data_acv                   51                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           44230                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              52238                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1015                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  53                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          53253                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3801800                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       955592                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1834810                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             417683                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       146124                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1185253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          46484                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        27160                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         8270                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           236566                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2201162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.833564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.189742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1859728     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24489      1.11%     85.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           46791      2.13%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24161      1.10%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           49459      2.25%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19721      0.90%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           27382      1.24%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11925      0.54%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          137506      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2201162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.109865                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482616                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          775938                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1122461                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           255838                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26257                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         20668                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        20631                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2610                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1537573                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8758                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         20668                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          794393                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         259200                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       725110                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           263252                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       138539                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1461289                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2312                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          6356                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         13777                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         74580                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      1018947                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1804263                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1800519                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         3494                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       807570                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          211350                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        45811                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         6239                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           202623                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       284421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       156219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        52410                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        27051                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1334993                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        54068                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1293972                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1737                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       272058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       128238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        36256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2201162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.587859                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327658                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1681966     76.41%     76.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       199939      9.08%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111453      5.06%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77819      3.54%     94.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65247      2.96%     97.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        30814      1.40%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        20372      0.93%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8036      0.37%     99.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5516      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2201162                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3134      8.95%      8.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.01%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      8.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         20097     57.41%     66.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11772     33.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       819079     63.30%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2573      0.20%     63.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          880      0.07%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       296527     22.92%     86.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       148545     11.48%     97.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        26332      2.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1293972                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.340358                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              35008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.027055                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4813689                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1655986                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1233904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        12162                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         6447                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         5822                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1322667                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           6297                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10997                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        60678                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1350                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20227                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          233                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        22343                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         20668                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         119493                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119632                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1415101                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       284421                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       156219                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        43040                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       118136                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1350                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        19459                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1276254                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       282425                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17718                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                26040                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              429274                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          190511                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            146849                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.335697                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1246952                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1239726                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           602574                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           775124                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.326089                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.777390                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       275913                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        17812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18142                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2151445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527926                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.514593                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1746049     81.16%     81.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       182362      8.48%     89.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        81174      3.77%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        36656      1.70%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        22427      1.04%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        14168      0.66%     96.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         9227      0.43%     97.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9840      0.46%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        49542      2.30%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2151445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1135804                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1135804                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                359728                       # Number of memory references committed
system.switch_cpus2.commit.loads               223737                       # Number of loads committed
system.switch_cpus2.commit.membars               8693                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            170139                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              5699                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1090944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        18368                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        18849      1.66%      1.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       718444     63.25%     64.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2472      0.22%     65.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          825      0.07%     65.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     65.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       232430     20.46%     85.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       136436     12.01%     97.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        26330      2.32%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1135804                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        49542                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3495464                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2873406                       # The number of ROB writes
system.switch_cpus2.timesIdled                  22154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1600638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            25088406                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1116971                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1116971                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.403669                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.403669                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.293801                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.293801                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1643787                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         902917                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3420                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2644                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          73450                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         23494                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          18375                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        13363                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1525                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        13760                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           8073                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.670058                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1794                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          118                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               15246                       # DTB read hits
system.switch_cpus3.dtb.read_misses                94                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             116                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7989                       # DTB write hits
system.switch_cpus3.dtb.write_misses               12                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             12                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               23235                       # DTB hits
system.switch_cpus3.dtb.data_misses               106                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             128                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                882                       # ITB hits
system.switch_cpus3.itb.fetch_misses              495                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1377                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  253878                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        49400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 92523                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              18375                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         9867                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                48302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4112                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          237                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        41379                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          492                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            12791                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       141866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.652186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.912820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          123013     86.71%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1604      1.13%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            3594      2.53%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1311      0.92%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            3052      2.15%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1198      0.84%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1056      0.74%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1040      0.73%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            5998      4.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       141866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.072377                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.364439                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           42899                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        80308                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            15842                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          998                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1819                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1311                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         84479                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          983                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1819                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           44128                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16563                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        57503                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            15596                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6257                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         80265                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           235                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           637                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2768                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        54632                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        96295                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        96210                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        37273                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           17359                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2702                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            11260                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        17145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         9031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2592                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1574                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             71922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3955                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            66497                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          162                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        22799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        10302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       141866                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.468731                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.147046                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       112643     79.40%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        12221      8.61%     88.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         7379      5.20%     93.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3725      2.63%     95.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         3033      2.14%     97.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1636      1.15%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          746      0.53%     99.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          309      0.22%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          174      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       141866                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             61      4.12%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           853     57.67%     61.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          565     38.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        40172     60.41%     60.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          155      0.23%     60.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.02%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        16072     24.17%     84.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         8233     12.38%     97.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1849      2.78%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         66497                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.261925                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1479                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022242                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       276186                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        98621                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        63609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          315                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          159                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         67807                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            169                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          558                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5341                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2091                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1819                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11807                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4411                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        76754                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          692                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        17145                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         9031                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3566                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            71                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         4324                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1899                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        64985                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        15359                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1512                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  877                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               23391                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           10552                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              8032                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.255969                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 64137                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                63755                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            29099                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            38202                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.251125                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.761714                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        23263                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1736                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       137800                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.387656                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.199220                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       116110     84.26%     84.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         9808      7.12%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         4956      3.60%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2410      1.75%     96.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1485      1.08%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          764      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          508      0.37%     98.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          411      0.30%     99.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1348      0.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       137800                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        53419                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         53419                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 18744                       # Number of memory references committed
system.switch_cpus3.commit.loads                11804                       # Number of loads committed
system.switch_cpus3.commit.membars                240                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              8692                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            51496                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1043                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          341      0.64%      0.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        32094     60.08%     60.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          135      0.25%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     60.97% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        12044     22.55%     83.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6945     13.00%     96.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1849      3.46%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        53419                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1348                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              212857                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             157444                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 112012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            28478229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              53078                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                53078                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.783112                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.783112                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.209069                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.209069                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           81505                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          45399                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          31264                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1241                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              52222                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             52172                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               500                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              500                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10678                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        21408                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             447                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            670                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6611                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        12438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        59938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        39754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                128990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        50880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        30060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       239744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       466376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1917184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1449876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       102592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        75996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4332708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23055                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            92090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.233011                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.422752                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  70632     76.70%     76.70% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  21458     23.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           46244499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1275652                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1183566                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6190656                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8044489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          47637674                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          25677683                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2608144                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1638771                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.202969                       # Number of seconds simulated
sim_ticks                                202968965500                       # Number of ticks simulated
final_tick                               2480392079000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 499770                       # Simulator instruction rate (inst/s)
host_op_rate                                   499770                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39913751                       # Simulator tick rate (ticks/s)
host_mem_usage                                 749076                       # Number of bytes of host memory used
host_seconds                                  5085.19                       # Real time elapsed on the host
sim_insts                                  2541426770                       # Number of instructions simulated
sim_ops                                    2541426770                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      3011264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     37834368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1902720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     40876160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      5339648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     59819968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2279488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     41772224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3011264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1902720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      5339648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2279488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12533120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    120767488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120767488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        47051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       591162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        29730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       638690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        83432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       934687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        35617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       652691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3013060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1886992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1886992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     14836081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    186404694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      9374438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    201391183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26307707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    294724703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     11230722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    205805966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             950075493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     14836081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      9374438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26307707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     11230722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61748948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       595004698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            595004698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       595004698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     14836081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    186404694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      9374438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    201391183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26307707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    294724703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     11230722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    205805966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1545080191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3013060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1887376                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3013060                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1887376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              184890368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7945472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               120301952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192835840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            120792064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 124148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7661                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        13269                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            125918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            125988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             75805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            179014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            165162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            445673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           217477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           121569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           207412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           235173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            117131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             51909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            128051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            175421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            145095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           199091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           235760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           115916                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  202968962500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3013060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1887376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  998350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  624361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  373367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  251355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  165825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  126457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  29340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  85279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 106097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 112104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 122375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 128304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 128913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 124936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 122434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 118588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 117207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 116934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1048597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.048004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.970384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.907956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       315523     30.09%     30.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       291969     27.84%     57.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147451     14.06%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        86980      8.29%     80.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56932      5.43%     85.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38087      3.63%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26204      2.50%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19291      1.84%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66160      6.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1048597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       111930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.809881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.099705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          83868     74.93%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         24872     22.22%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2381      2.13%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          566      0.51%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          118      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           21      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           17      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           22      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           22      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           17      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        111930                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       111930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.793692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.735711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.474844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80550     71.96%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2484      2.22%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13771     12.30%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7907      7.06%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3928      3.51%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1830      1.63%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              767      0.69%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              351      0.31%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              196      0.18%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               61      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               42      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        111930                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  90143984751                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            144311084751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                14444560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31203.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49953.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       910.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       592.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    950.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    595.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2221321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1498712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      41418.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3536605800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1929695625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8498279400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5657681520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14312912640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         117709839585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          28227642750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           179872657320                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            820.824800                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  35064110250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6777680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  161129979500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4657269960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2541169125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14662502400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6890132160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14312912640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         127400021415                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          19727504250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           190191511950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            867.913373                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  20922706500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6777680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  175271577500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     19638                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1349     27.65%     27.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    207      4.24%     31.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     64      1.31%     33.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3258     66.79%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4878                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1349     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     207      7.06%     53.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      64      2.18%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1311     44.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2931                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            200888226000     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              178836000      0.09%     99.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               64299000      0.03%     99.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1451577500      0.72%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        202582938500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.402394                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.600861                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         7     58.33%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      8.33%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     16.67%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   13      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   76      0.41%      0.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4179     22.57%     23.05% # number of callpals executed
system.cpu0.kern.callpal::rdps                    416      2.25%     25.29% # number of callpals executed
system.cpu0.kern.callpal::rti                     436      2.35%     27.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                 135      0.73%     28.38% # number of callpals executed
system.cpu0.kern.callpal::rdunique              13264     71.62%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 18519                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              511                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                314                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                314                      
system.cpu0.kern.mode_good::user                  314                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.614481                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.761212                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       87630907000     40.36%     40.36% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        129495197000     59.64%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1545697                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.754577                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          127244641                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1545697                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            82.321853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.754577                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.976083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546196953                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546196953                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    107285919                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      107285919                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     25399802                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25399802                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        54540                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        54540                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        54267                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        54267                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    132685721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       132685721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    132685721                       # number of overall hits
system.cpu0.dcache.overall_hits::total      132685721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1309423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1309423                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      2053174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2053174                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1869                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1869                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1106                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3362597                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3362597                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3362597                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3362597                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  54665482042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  54665482042                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 125309795724                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 125309795724                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     86751323                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     86751323                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     11159157                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11159157                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       369003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       369003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 179975277766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 179975277766                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 179975277766                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 179975277766                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    108595342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108595342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     27452976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27452976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        56409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        56409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        55373                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        55373                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    136048318                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136048318                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    136048318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    136048318                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012058                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.074789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074789                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.033133                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033133                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019974                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.024716                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024716                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.024716                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024716                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41747.763742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41747.763742                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 61032.233860                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61032.233860                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 46415.903157                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46415.903157                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 10089.653707                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10089.653707                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53522.702175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53522.702175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53522.702175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53522.702175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15313187                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        23057                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           389921                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            246                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.272537                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.727642                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       824076                       # number of writebacks
system.cpu0.dcache.writebacks::total           824076                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       546007                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       546007                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1258383                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1258383                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          359                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          359                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1804390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1804390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1804390                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1804390                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       763416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       763416                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       794791                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       794791                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1510                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1510                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1081                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1081                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1558207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1558207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1558207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1558207                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          168                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          168                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          333                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          333                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          501                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          501                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  30223928251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30223928251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  48021136870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48021136870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     64037119                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     64037119                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      9569843                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9569843                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       334497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       334497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  78245065121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78245065121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  78245065121                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78245065121                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     37879500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     37879500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     74656500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     74656500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    112536000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    112536000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007030                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007030                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.028951                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028951                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.026769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.026769                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019522                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019522                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.011453                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011453                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.011453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011453                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39590.378314                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39590.378314                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 60419.829704                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60419.829704                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 42408.688079                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42408.688079                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8852.768733                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8852.768733                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 50214.807866                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50214.807866                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 50214.807866                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50214.807866                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225473.214286                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225473.214286                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224193.693694                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224193.693694                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224622.754491                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224622.754491                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           147727                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.985167                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           64264359                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147727                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           435.021079                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.985167                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        136735681                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       136735681                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     68140244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68140244                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     68140244                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68140244                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     68140244                       # number of overall hits
system.cpu0.icache.overall_hits::total       68140244                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       153725                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       153725                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       153725                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        153725                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       153725                       # number of overall misses
system.cpu0.icache.overall_misses::total       153725                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   7731404474                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7731404474                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   7731404474                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7731404474                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   7731404474                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7731404474                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     68293969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68293969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     68293969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68293969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     68293969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68293969                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002251                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002251                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002251                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002251                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002251                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002251                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50293.735398                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50293.735398                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50293.735398                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50293.735398                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50293.735398                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50293.735398                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1406                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.214286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5982                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5982                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5982                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5982                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5982                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5982                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       147743                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147743                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       147743                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147743                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       147743                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147743                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   7154097844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7154097844                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   7154097844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7154097844                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   7154097844                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7154097844                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48422.584109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48422.584109                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48422.584109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48422.584109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48422.584109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48422.584109                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     113                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     18505                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1155     28.52%     28.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    207      5.11%     33.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     58      1.43%     35.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2630     64.94%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4050                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1155     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     207      8.16%     53.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      58      2.29%     55.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1117     44.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2537                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            201387827500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              173773000      0.09%     99.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               51419000      0.03%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1047704500      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        202660724000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.424715                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.626420                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         7    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58      0.33%      0.34% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3423     19.42%     19.77% # number of callpals executed
system.cpu1.kern.callpal::rdps                    415      2.35%     22.12% # number of callpals executed
system.cpu1.kern.callpal::rti                     370      2.10%     24.22% # number of callpals executed
system.cpu1.kern.callpal::callsys                  88      0.50%     24.72% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     24.73% # number of callpals executed
system.cpu1.kern.callpal::rdunique              13266     75.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 17624                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              275                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                250                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                153                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                267                      
system.cpu1.kern.mode_good::user                  250                      
system.cpu1.kern.mode_good::idle                   17                      
system.cpu1.kern.mode_switch_good::kernel     0.970909                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.111111                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.787611                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1485709500      0.69%      0.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        129619426000     59.99%     60.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         84948907000     39.32%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1542974                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.162045                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          127613432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1542974                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.706145                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.162045                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.978832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        545755837                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       545755837                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    107239442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      107239442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     25363001                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25363001                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        54014                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        54014                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        53663                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        53663                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    132602443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       132602443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    132602443                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132602443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1297856                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1297856                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2041734                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2041734                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          983                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          983                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          702                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          702                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3339590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3339590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3339590                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3339590                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  53009563284                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  53009563284                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 139624320629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 139624320629                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     40981642                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40981642                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      5797583                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5797583                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       366501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       366501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 192633883913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192633883913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 192633883913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192633883913                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    108537298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108537298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     27404735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27404735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        54997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        54997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        54365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        54365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    135942033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135942033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    135942033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    135942033                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.011958                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011958                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.074503                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.074503                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.017874                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017874                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012913                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012913                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.024566                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024566                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.024566                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024566                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40843.948238                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40843.948238                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 68385.167034                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68385.167034                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 41690.378433                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41690.378433                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8258.665242                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8258.665242                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57681.896255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57681.896255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57681.896255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57681.896255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     17631717                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9922                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           417837                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            130                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.197596                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.323077                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       829272                       # number of writebacks
system.cpu1.dcache.writebacks::total           829272                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       543039                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       543039                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      1245851                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1245851                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1788890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1788890                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1788890                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1788890                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       754817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       754817                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       795883                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       795883                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          879                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          687                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          687                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1550700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1550700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1550700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1550700                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          259                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          259                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          259                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          259                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  29101346411                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29101346411                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  53239398687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53239398687                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     33849076                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     33849076                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      4802917                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4802917                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       330499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       330499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  82340745098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  82340745098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  82340745098                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  82340745098                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     58169000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     58169000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     58169000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     58169000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.029042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.015983                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.015983                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.012637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011407                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011407                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.011407                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011407                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38554.174603                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38554.174603                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66893.499028                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66893.499028                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 38508.618885                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38508.618885                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6991.145560                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6991.145560                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53099.081123                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53099.081123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53099.081123                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53099.081123                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224590.733591                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224590.733591                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224590.733591                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224590.733591                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           132751                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.995171                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           60211049                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           132751                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           453.563807                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.995171                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        136546211                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       136546211                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     68069640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68069640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     68069640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68069640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     68069640                       # number of overall hits
system.cpu1.icache.overall_hits::total       68069640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       137082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       137082                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       137082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        137082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       137082                       # number of overall misses
system.cpu1.icache.overall_misses::total       137082                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   6093262342                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6093262342                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   6093262342                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6093262342                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   6093262342                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6093262342                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     68206722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68206722                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     68206722                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68206722                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     68206722                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68206722                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44449.762493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44449.762493                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44449.762493                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44449.762493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44449.762493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44449.762493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          616                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.066667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         4315                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4315                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         4315                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4315                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         4315                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4315                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       132767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       132767                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       132767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       132767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       132767                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       132767                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   5659164312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5659164312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   5659164312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5659164312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   5659164312                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5659164312                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001947                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001947                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001947                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001947                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001947                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001947                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42624.781098                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42624.781098                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42624.781098                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42624.781098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42624.781098                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42624.781098                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     30062                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1992     33.68%     33.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.02%     33.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    207      3.50%     37.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     27      0.46%     37.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3688     62.35%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5915                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1992     47.33%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.02%     47.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     207      4.92%     52.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      27      0.64%     52.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1982     47.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4209                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            201035512500     99.05%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1217500      0.00%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              196710500      0.10%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               21844500      0.01%     99.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1712139500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        202967424500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.537419                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.711581                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        11     10.00%     10.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.91%     10.91% # number of syscalls executed
system.cpu2.kern.syscall::71                       34     30.91%     41.82% # number of syscalls executed
system.cpu2.kern.syscall::73                       30     27.27%     69.09% # number of syscalls executed
system.cpu2.kern.syscall::74                       34     30.91%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   110                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  130      0.47%      0.47% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  112      0.40%      0.87% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.88% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5214     18.80%     19.67% # number of callpals executed
system.cpu2.kern.callpal::rdps                    438      1.58%     21.25% # number of callpals executed
system.cpu2.kern.callpal::rti                     474      1.71%     22.96% # number of callpals executed
system.cpu2.kern.callpal::callsys                 174      0.63%     23.59% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     23.59% # number of callpals executed
system.cpu2.kern.callpal::rdunique              21192     76.41%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 27736                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              586                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                454                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                454                      
system.cpu2.kern.mode_good::user                  454                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.774744                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.873077                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4052843000      2.00%      2.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        198914581500     98.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2543944                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.719685                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          208434899                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2543944                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            81.933761                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.000218                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.719467                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999452                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999453                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        859190051                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       859190051                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    168526078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      168526078                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     39713748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      39713748                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        84695                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        84695                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        86580                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        86580                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    208239826                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       208239826                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    208239826                       # number of overall hits
system.cpu2.dcache.overall_hits::total      208239826                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2144092                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2144092                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      3598481                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3598481                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4611                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4611                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          904                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          904                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      5742573                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5742573                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      5742573                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5742573                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  85429225131                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85429225131                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 176184627504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 176184627504                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    210084661                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    210084661                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      7584109                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7584109                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        96000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        96000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 261613852635                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 261613852635                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 261613852635                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 261613852635                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    170670170                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    170670170                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     43312229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     43312229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        89306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        89306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        87484                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        87484                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    213982399                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    213982399                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    213982399                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    213982399                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012563                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012563                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.083082                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.083082                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.051631                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.051631                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.026837                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026837                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.026837                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026837                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39844.010952                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39844.010952                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 48960.833058                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 48960.833058                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 45561.626762                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45561.626762                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8389.501106                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8389.501106                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45556.905003                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45556.905003                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45556.905003                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45556.905003                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     18385678                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        22895                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           571070                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            208                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    32.195139                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   110.072115                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1426092                       # number of writebacks
system.cpu2.dcache.writebacks::total          1426092                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       916607                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       916607                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      2269578                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2269578                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          474                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      3186185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3186185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      3186185                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3186185                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1227485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1227485                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1328903                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1328903                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         4137                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4137                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          888                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          888                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2556388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2556388                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2556388                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2556388                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          360                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          360                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          366                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          366                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  46380992626                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  46380992626                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  61039085076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  61039085076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    173375794                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    173375794                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      6259391                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6259391                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 107420077702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 107420077702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 107420077702                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 107420077702                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       999000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       999000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     80527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     80527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     81526500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     81526500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.030682                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.030682                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.046324                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.046324                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.010150                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.011947                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011947                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.011947                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011947                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37785.384445                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37785.384445                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 45931.934141                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 45931.934141                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 41908.579647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41908.579647                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7048.863739                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7048.863739                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 42020.255807                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42020.255807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 42020.255807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42020.255807                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       166500                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       166500                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223687.500000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223687.500000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       222750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       222750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           257221                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999583                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          105558324                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           257221                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           410.379883                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        215502751                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       215502751                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    107353921                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      107353921                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    107353921                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       107353921                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    107353921                       # number of overall hits
system.cpu2.icache.overall_hits::total      107353921                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       268837                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       268837                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       268837                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        268837                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       268837                       # number of overall misses
system.cpu2.icache.overall_misses::total       268837                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  11547559465                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  11547559465                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  11547559465                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  11547559465                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  11547559465                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  11547559465                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    107622758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    107622758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    107622758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    107622758                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    107622758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    107622758                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002498                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002498                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002498                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002498                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002498                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002498                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42953.758095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42953.758095                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42953.758095                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42953.758095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42953.758095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42953.758095                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3547                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.263889                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        11602                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11602                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        11602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11602                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        11602                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11602                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       257235                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       257235                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       257235                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       257235                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       257235                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       257235                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  10543506875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  10543506875                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  10543506875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  10543506875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  10543506875                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  10543506875                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.002390                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.002390                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40987.839427                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40987.839427                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 40987.839427                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40987.839427                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 40987.839427                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40987.839427                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     112                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     20094                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1515     31.44%     31.44% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    207      4.30%     35.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     60      1.25%     36.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3037     63.02%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4819                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1515     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     207      6.34%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      60      1.84%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1482     45.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3264                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            201227013000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              176709500      0.09%     99.40% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               55165000      0.03%     99.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1151429500      0.57%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        202610317000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.487982                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.677319                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         7     77.78%     77.78% # number of syscalls executed
system.cpu3.kern.syscall::17                        2     22.22%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   32      0.17%      0.17% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   88      0.47%      0.64% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3940     21.08%     21.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                    429      2.29%     24.01% # number of callpals executed
system.cpu3.kern.callpal::rti                     620      3.32%     27.33% # number of callpals executed
system.cpu3.kern.callpal::callsys                 322      1.72%     29.05% # number of callpals executed
system.cpu3.kern.callpal::rdunique              13264     70.95%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 18695                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              708                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                505                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                505                      
system.cpu3.kern.mode_good::user                  505                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.713277                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.832646                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       87240576500     40.17%     40.17% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        129921321500     59.83%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1546660                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          496.933069                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          127156600                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1546660                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            82.213673                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   496.933069                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.970572                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.970572                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        546581563                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       546581563                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    107345301                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      107345301                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     25417465                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25417465                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        53754                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        53754                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        54074                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        54074                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    132762766                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       132762766                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    132762766                       # number of overall hits
system.cpu3.dcache.overall_hits::total      132762766                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1310568                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1310568                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2072407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2072407                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2502                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2502                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          903                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          903                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3382975                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3382975                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3382975                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3382975                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  53996065051                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  53996065051                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 141394336595                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 141394336595                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    150927623                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    150927623                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      8436630                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8436630                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       522002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       522002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 195390401646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 195390401646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 195390401646                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 195390401646                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    108655869                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108655869                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     27489872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27489872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        56256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        56256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        54977                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        54977                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    136145741                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    136145741                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    136145741                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    136145741                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012062                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012062                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.075388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075388                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.044475                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044475                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.016425                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.016425                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.024848                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024848                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.024848                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024848                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 41200.506232                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41200.506232                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 68227.108186                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68227.108186                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 60322.790967                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 60322.790967                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9342.890365                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9342.890365                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57756.974747                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57756.974747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57756.974747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57756.974747                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     17388424                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        25859                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           411036                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            202                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.303896                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   128.014851                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       830460                       # number of writebacks
system.cpu3.dcache.writebacks::total           830460                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       554091                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       554091                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      1269910                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1269910                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          597                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          597                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1824001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1824001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1824001                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1824001                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       756477                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       756477                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       802497                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       802497                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1905                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1905                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          870                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          870                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1558974                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1558974                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1558974                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1558974                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          304                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          304                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          308                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          308                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  29371223642                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  29371223642                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  53443022071                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53443022071                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     81043130                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     81043130                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      7181370                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      7181370                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       470998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       470998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  82814245713                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  82814245713                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  82814245713                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  82814245713                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     67445500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     67445500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     68064500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     68064500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.029192                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029192                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.033863                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.033863                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.015825                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.015825                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.011451                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011451                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.011451                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011451                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38826.327360                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38826.327360                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66595.915089                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66595.915089                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 42542.325459                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42542.325459                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8254.448276                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8254.448276                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 53120.992212                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 53120.992212                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 53120.992212                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53120.992212                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 221860.197368                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221860.197368                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 220988.636364                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 220988.636364                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           144659                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.889678                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           62818302                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           144659                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           434.250907                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.889678                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999785                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999785                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        136853515                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       136853515                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     68204323                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68204323                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     68204323                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68204323                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     68204323                       # number of overall hits
system.cpu3.icache.overall_hits::total       68204323                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       150094                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       150094                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       150094                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        150094                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       150094                       # number of overall misses
system.cpu3.icache.overall_misses::total       150094                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   6536076987                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   6536076987                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   6536076987                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   6536076987                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   6536076987                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   6536076987                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     68354417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68354417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     68354417                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68354417                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     68354417                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68354417                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.002196                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002196                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.002196                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002196                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.002196                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002196                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43546.557404                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43546.557404                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43546.557404                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43546.557404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43546.557404                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43546.557404                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          577                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.083333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         5413                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5413                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         5413                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5413                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         5413                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5413                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       144681                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       144681                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       144681                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       144681                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       144681                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       144681                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   6044985946                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   6044985946                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   6044985946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   6044985946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   6044985946                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   6044985946                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.002117                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.002117                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41781.477499                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41781.477499                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41781.477499                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41781.477499                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41781.477499                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41781.477499                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  179                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 179                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1640                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1256                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2368                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          225                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9725                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    34309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2367000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              282000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             2224802                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1612000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386002                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          384                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          384                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       125998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       125998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     82721802                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     82721802                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       125998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       125998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       125998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       125998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       125998                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       125998                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215421.359375                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215421.359375                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       125998                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       125998                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           677                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   94                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.202128                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        72000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        72000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     62751804                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     62751804                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        72000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        72000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        72000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        72000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        72000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163416.156250                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163416.156250                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        72000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        72000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3129121                       # number of replacements
system.l2.tags.tagsinuse                  1054.824680                       # Cycle average of tags in use
system.l2.tags.total_refs                     4493703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3129121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.436091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      464.476590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    39.531402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    53.361235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    26.718492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    52.700495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   152.518940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   181.407972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    27.977469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    56.132085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.028349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.003257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.009309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.011072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.064381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2026                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.123657                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 195336454                       # Number of tag accesses
system.l2.tags.data_accesses                195336454                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        78461                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       473702                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        79323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       481489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       159055                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       788811                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        88295                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       482431                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2631567                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3909900                       # number of Writeback hits
system.l2.Writeback_hits::total               3909900                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          157                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  698                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                257                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       388473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       340184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       802394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       333247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1864298                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        78461                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       862175                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        79323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       821673                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       159055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1591205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        88295                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       815678                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4495865                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        78461                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       862175                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        79323                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       821673                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       159055                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1591205                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        88295                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       815678                       # number of overall hits
system.l2.overall_hits::total                 4495865                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        69262                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       281385                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        53428                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       267910                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        98162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       436419                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        56364                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       270536                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1533466                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1313                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          504                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         4681                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         5133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              11631                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              557                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       400430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       452981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       517374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       458821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1829606                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        69262                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       681815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        53428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       720891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        98162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       953793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        56364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       729357                       # number of demand (read+write) misses
system.l2.demand_misses::total                3363072                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        69262                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       681815                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        53428                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       720891                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        98162                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       953793                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        56364                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       729357                       # number of overall misses
system.l2.overall_misses::total               3363072                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   6165798999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  24307400000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   4677095499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  23094847250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   8600846499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  36790991749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   4957506999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  23412597500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    132007084495                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     10768700                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1941952                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     19562504                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     12191160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     44464316                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       419991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       252494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       887475                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       187994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1747954                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  42821425562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  48581137947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  50684457617                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  48708242384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  190795263510                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   6165798999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  67128825562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   4677095499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  71675985197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   8600846499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  87475449366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   4957506999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  72120839884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     322802348005                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   6165798999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  67128825562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   4677095499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  71675985197                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   8600846499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  87475449366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   4957506999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  72120839884                       # number of overall miss cycles
system.l2.overall_miss_latency::total    322802348005                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       147723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       755087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       132751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       749399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       257217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      1225230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       144659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       752967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4165033                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3909900                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3909900                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         4928                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         5290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12329                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            814                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       788903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       793165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1319768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       792068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3693904                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       147723                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1543990                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       132751                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1542564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       257217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2544998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       144659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1545035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7858937                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       147723                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1543990                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       132751                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1542564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       257217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2544998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       144659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1545035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7858937                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.468864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.372652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.402468                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.357500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.381631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.356194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.389634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.359293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.368176                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.844373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.906475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.949878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.970321                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.943386                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.635179                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.702290                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.794872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.663636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.684275                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.507578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.571106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.392019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.579270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.495304                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.468864                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.441593                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.402468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.467333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.381631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.374772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.389634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.472065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427930                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.468864                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.441593                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.402468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.467333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.381631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.374772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.389634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.472065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427930                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89021.382562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86384.846385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87540.156828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 86203.752193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87618.900379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 84301.993609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 87955.201884                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86541.523124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86084.128696                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8201.599391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3853.079365                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  4179.129246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2375.055523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3822.914281                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2153.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2744.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7157.056452                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1287.630137                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3138.157989                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 106938.604905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 107247.628371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 97964.833210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106159.575050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104282.158842                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89021.382562                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 98456.070286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87540.156828                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 99426.938604                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87618.900379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91713.243194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87955.201884                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 98882.769184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95984.370244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89021.382562                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 98456.070286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87540.156828                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 99426.938604                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87618.900379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91713.243194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87955.201884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 98882.769184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95984.370244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1886608                       # number of writebacks
system.l2.writebacks::total                   1886608                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        22211                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data        90452                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        23698                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data        82142                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        14730                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data        18673                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        20747                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data        76275                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             348928                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        22211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        90452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        23698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data        82143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        14730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data        18674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        20747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data        76275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              348930                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        22211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        90452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        23698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data        82143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        14730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data        18674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        20747                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data        76275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             348930                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        47051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       190933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        29730                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       185768                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        83432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       417746                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        35617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       194261                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1184538                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1313                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          504                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         4681                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         5133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         11631                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          146                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          557                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       400430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       452980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       517373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       458821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1829604                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        47051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       591363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        29730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       638748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        83432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       935119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        35617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       653082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3014142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        47051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       591363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        29730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       638748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        83432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       935119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        35617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       653082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3014142                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          168                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          178                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          333                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          259                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          360                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          304                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1256                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          501                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          259                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          366                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          308                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   3804814500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  14994231000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   2407842000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  14486035250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   6410714251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  30175199749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   2871911750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  15181719250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  90332467750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     24105614                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      9279928                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     86301937                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     94249421                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    213936900                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      3607658                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1686080                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      2277108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      2677629                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10248475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  37893670434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  43009526299                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  44318885127                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  43059533608                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 168281615468                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   3804814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  52887901434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2407842000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  57495561549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   6410714251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  74494084876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   2871911750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  58241252858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 258614083218                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   3804814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  52887901434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2407842000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  57495561549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   6410714251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  74494084876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   2871911750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  58241252858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 258614083218                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     35523500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       915000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     37001500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     70283500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     54688000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     75819500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     63330500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    264121500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    105807000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     54688000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     76734500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     63893500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    301123000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.318508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.223953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.324364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.340953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.246214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284401                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.844373                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.906475                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.949878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.970321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.943386                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.635179                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.702290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.794872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.663636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.684275                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.507578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.571104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.392018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.579270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495304                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.318508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.383010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.223953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.414082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.324364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.367434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.246214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.422697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.318508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.383010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.223953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.414082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.324364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.367434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.246214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.422697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383530                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80865.752056                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 78531.374880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80990.312815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77979.174293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76837.595299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 72233.366086                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 80633.173765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78151.143307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76259.662206                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18359.188119                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18412.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18436.645375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18361.469121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18393.680681                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18500.810256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18326.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18363.774194                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18339.924658                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18399.416517                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 94632.446205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 94947.958627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 85661.379946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 93848.218822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91977.070157                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80865.752056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89433.903430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80990.312815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90012.902661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76837.595299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79662.679163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 80633.173765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89179.081429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85800.232112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80865.752056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89433.903430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80990.312815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90012.902661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76837.595299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79662.679163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 80633.173765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89179.081429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85800.232112                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211449.404762                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       152500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 207873.595506                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211061.561562                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211150.579151                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210609.722222                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 208324.013158                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210287.818471                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211191.616766                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211150.579151                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 209657.103825                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 207446.428571                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 209988.145049                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1184716                       # Transaction distribution
system.membus.trans_dist::ReadResp            1184715                       # Transaction distribution
system.membus.trans_dist::WriteReq               1256                       # Transaction distribution
system.membus.trans_dist::WriteResp              1256                       # Transaction distribution
system.membus.trans_dist::Writeback           1886992                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            19484                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3183                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1828567                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1828524                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7948707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7951577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7952730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    313578752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    313588477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               313637629                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9442                       # Total snoops (count)
system.membus.snoop_fanout::samples           4924582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4924582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4924582                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3028990                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13226738636                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             390998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        15816355798                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       60454398                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     43381511                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       972043                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     41560840                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       29753501                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.590230                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        5189770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1108                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           120188289                       # DTB read hits
system.switch_cpus0.dtb.read_misses              7945                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   15                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       119928000                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           28773367                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1048                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       28641177                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           148961656                       # DTB hits
system.switch_cpus0.dtb.data_misses              8993                       # DTB misses
system.switch_cpus0.dtb.data_acv                   18                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       148569177                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           68150640                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1103                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  40                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       68151743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               263550894                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     73023297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             626362547                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           60454398                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     34943271                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            179688655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2021446                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles        14651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        31683                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2465                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         68293969                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       309951                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    253771527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.468214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       145070621     57.17%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         6288721      2.48%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        13017646      5.13%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         9855771      3.88%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        10278998      4.05%     72.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3108848      1.23%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         9500624      3.74%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2395139      0.94%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        54255159     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    253771527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.229384                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.376628                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        49404004                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    112049616                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         73259204                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     18049631                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1009072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     11629215                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1703                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     611179499                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4930                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1009072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        55828869                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       44430526                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6543897                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         83524977                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     62434186                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     606587556                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      5231003                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      26192391                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      18976391                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       9596629                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    477344274                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    800544392                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    558078604                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    242459803                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    447074737                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30269537                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       182822                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        59763                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93143407                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    117469059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     29738983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      3573810                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4392532                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         560094519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       349376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        551458790                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       127070                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     30991345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     24127778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       216147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    253771527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.173052                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.089207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     76412078     30.11%     30.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     42285645     16.66%     46.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     38230902     15.07%     61.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     28518355     11.24%     73.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27980986     11.03%     84.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     18399018      7.25%     91.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13398724      5.28%     96.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5521654      2.18%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3024165      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    253771527                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         296166      5.78%      5.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       378635      7.39%     13.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp        54848      1.07%     14.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt        19484      0.38%     14.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult       868651     16.95%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            2      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2428964     47.39%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1079175     21.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        11002      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    287553348     52.14%     52.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1111017      0.20%     52.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     52.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     60258005     10.93%     63.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      7583460      1.38%     64.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      6528541      1.18%     65.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     37558562      6.81%     72.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       896129      0.16%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt         2205      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    120853652     21.92%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     29057540      5.27%     99.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        45329      0.01%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     551458790                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.092419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            5125925                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    980808507                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    380450558                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    355941840                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    381133596                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    211003189                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    188091844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     364971675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      191602038                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      7135406                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5865057                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        29831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        19000                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2229799                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          285                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      4730810                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1009072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       17756527                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      8554124                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    602141683                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       469357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    117469059                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     29738983                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       287265                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        507866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      7834174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        19000                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       742367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       256145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       998512                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    549128290                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    120212826                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2330501                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             41697788                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           148987874                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        56892959                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          28775048                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.083576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             544305491                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            544033684                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        380848678                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        485785695                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              2.064245                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.783985                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     32597800                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       133229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       990030                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    249251186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.285242                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.171477                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    124265010     49.86%     49.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     38049900     15.27%     65.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     14285858      5.73%     70.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7204000      2.89%     73.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5662525      2.27%     76.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      3159285      1.27%     77.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3142544      1.26%     78.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3792552      1.52%     80.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     49689512     19.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    249251186                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    569599365                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     569599365                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             139113186                       # Number of memory references committed
system.switch_cpus0.commit.loads            111604002                       # Number of loads committed
system.switch_cpus0.commit.membars              57790                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          55628980                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         183097437                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        419252034                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4808260                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     40157817      7.05%      7.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    278979279     48.98%     56.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1110114      0.19%     56.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     58968490     10.35%     66.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      7348551      1.29%     67.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      6026648      1.06%     68.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     36893486      6.48%     75.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       895971      0.16%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt         2205      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111661792     19.60%     95.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     27509682      4.83%     99.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        45330      0.01%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    569599365                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     49689512                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           801743063                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1208936485                       # The number of ROB writes
system.switch_cpus0.timesIdled                 125841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                9779367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           141615103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          529452550                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            529452550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.497780                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.497780                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      2.008920                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.008920                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       546489970                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299001821                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        227365299                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       160724509                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      285176468                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        147885                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       59544230                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     42509330                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       971380                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     41895163                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       29721014                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    70.941397                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        5185332                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          834                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           120509942                       # DTB read hits
system.switch_cpus1.dtb.read_misses              8260                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   10                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       120348069                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           28762018                       # DTB write hits
system.switch_cpus1.dtb.write_misses              700                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       28673479                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           149271960                       # DTB hits
system.switch_cpus1.dtb.data_misses              8960                       # DTB misses
system.switch_cpus1.dtb.data_acv                   13                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       149021548                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           68117228                       # ITB hits
system.switch_cpus1.itb.fetch_misses            18493                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  17                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       68135721                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               262679596                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     72405787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             625323996                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           59544230                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     34906346                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            179719625                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2013524                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            166170                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        13278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      1817864                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         2515                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         68206722                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       301245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    255132044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.450982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       146593054     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         6294467      2.47%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        12983166      5.09%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         9852835      3.86%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        10267489      4.02%     72.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3102333      1.22%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         9495901      3.72%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2394727      0.94%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        54148072     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    255132044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.226680                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.380558                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        48950721                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    113963040                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         73137728                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     18075003                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1005552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     11627428                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1256                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     610872365                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4021                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1005552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        55392016                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       46206578                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6674201                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         83409197                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     62444500                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     606398116                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      5235647                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      26305206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18860132                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       9590453                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    477351861                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    800503971                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    557829353                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    242668666                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    446895433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30456428                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       159181                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        58542                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93289566                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    117399927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     29724770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3550937                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4171707                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         560004672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       223675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        551682602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       128991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31084237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     24246525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        95161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    255132044                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.162341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.090560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     77769831     30.48%     30.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     42303566     16.58%     47.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     38139364     14.95%     62.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     28520799     11.18%     73.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     28033784     10.99%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     18420424      7.22%     91.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     13367756      5.24%     96.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5518041      2.16%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3058479      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    255132044                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         298561      5.69%      5.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       382290      7.28%     12.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        56735      1.08%     14.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt        20632      0.39%     14.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult       864996     16.48%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            4      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     30.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2509263     47.81%     78.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1115946     21.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        11096      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    287414827     52.10%     52.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1111764      0.20%     52.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     52.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     60301691     10.93%     63.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp      7594732      1.38%     64.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      6532261      1.18%     65.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     37562633      6.81%     72.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       896163      0.16%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt         2205      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    121169685     21.96%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     29046376      5.27%     99.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        39169      0.01%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     551682602                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.100211                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            5248427                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009513                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    982510544                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    380036259                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    355689866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    381364122                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    211293322                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    188182752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     365187559                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      191732374                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      7131912                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5877041                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        29501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        17455                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2264978                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      5137576                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1005552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       19016139                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      9013463                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    601968970                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       461907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    117399927                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     29724770                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       164910                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        511657                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      8289118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        17455                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       742456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       254374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       996830                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    549351198                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    120533334                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2331404                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             41740623                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           149296524                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        56829296                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          28763190                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.091336                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             544140830                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            543872618                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        380852928                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        485844546                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.070479                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.783899                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     32731278                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       128514                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       988675                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    250599987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.271731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.167703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    125743591     50.18%     50.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     38014682     15.17%     65.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14240771      5.68%     71.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7188052      2.87%     73.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5636868      2.25%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      3147662      1.26%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3143148      1.25%     78.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3791012      1.51%     80.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     49694201     19.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    250599987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    569295742                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     569295742                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             138982678                       # Number of memory references committed
system.switch_cpus1.commit.loads            111522886                       # Number of loads committed
system.switch_cpus1.commit.membars              55561                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          55548520                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         183103402                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        418951043                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      4802673                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     40162728      7.05%      7.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    278805560     48.97%     56.03% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1111156      0.20%     56.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.22% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     58970242     10.36%     66.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp      7348551      1.29%     67.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      6028340      1.06%     68.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     36893486      6.48%     75.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       896018      0.16%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt         2205      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    111578447     19.60%     95.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     27459840      4.82%     99.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        39169      0.01%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    569295742                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     49694201                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           802920457                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1208608963                       # The number of ROB writes
system.switch_cpus1.timesIdled                 109949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7547552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           142642504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          529144110                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            529144110                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.496424                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.496424                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      2.014409                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.014409                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       546592786                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      298852350                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        227491420                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       160792998                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      285308778                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        142426                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       95228561                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     68432434                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1545699                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     66780545                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       46913290                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    70.249936                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        8139227                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1197                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           188115493                       # DTB read hits
system.switch_cpus2.dtb.read_misses             13750                       # DTB read misses
system.switch_cpus2.dtb.read_acv                 1109                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       187783233                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           45397507                       # DTB write hits
system.switch_cpus2.dtb.write_misses             3220                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   2                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       45151582                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           233513000                       # DTB hits
system.switch_cpus2.dtb.data_misses             16970                       # DTB misses
system.switch_cpus2.dtb.data_acv                 1111                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       232934815                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          107374108                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2568                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  40                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      107376676                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               405777071                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    115531125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             985524622                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           95228561                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     55052517                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            275346214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3210988                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                28                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        20694                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        62864                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          237                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        107622758                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       493054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    392566824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.510463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.318463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       221460503     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         9974998      2.54%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        20430204      5.20%     64.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        15477266      3.94%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        16312587      4.16%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4858110      1.24%     73.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        14964789      3.81%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3779150      0.96%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        85309217     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    392566824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.234682                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.428734                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        78239134                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    168985811                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        115247954                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     28491616                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1602309                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     18265266                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3291                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     961688248                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8778                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1602309                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        88374410                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       64924712                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      9869675                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        131498892                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     96296826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     954451528                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8191997                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      41072272                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      30562046                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      12446798                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    750924202                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1259895688                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    878923409                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    380968023                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    703198704                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47725520                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       268142                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        97262                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        146678827                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    184561346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     46922313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      5453172                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6699219                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         881306167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       556026                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        867013644                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196816                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     48823164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37931566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       338819                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    392566824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.208576                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.088566                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    113677534     28.96%     28.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     66682494     16.99%     45.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     59961027     15.27%     61.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     44988563     11.46%     72.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     43760240     11.15%     83.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     28876543      7.36%     91.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21115849      5.38%     96.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      8711954      2.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      4792620      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    392566824                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         476529      6.00%      6.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      6.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      6.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       593144      7.46%     13.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp        85624      1.08%     14.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt        30139      0.38%     14.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      1368575     17.22%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv           30      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     32.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3643680     45.85%     77.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1749354     22.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         7420      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    452932733     52.24%     52.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1740583      0.20%     52.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     52.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     94655098     10.92%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     11910608      1.37%     64.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     10242096      1.18%     65.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     59024280      6.81%     72.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      1403212      0.16%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt         3465      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    189170149     21.82%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     45854751      5.29%     99.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        69249      0.01%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     867013644                       # Type of FU issued
system.switch_cpus2.iq.rate                  2.136675                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            7947075                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009166                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1536205559                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    599268339                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    560559756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    598532443                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    331445808                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    295471204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     574052497                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      300900802                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     11177171                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      9186722                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        46404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        29577                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      3521731                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6668753                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1602309                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       25414428                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     12222731                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    947375683                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       753360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    184561346                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     46922313                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       448822                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        786689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     11108389                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        29577                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       406155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1586146                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    863318691                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    188154897                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3694952                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             65513490                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           233557053                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        89623289                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          45402156                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            2.127569                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             856457028                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            856030960                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        599095674                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        764329491                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              2.109609                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.783819                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     51333120                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       217207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1572576                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    385446018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.324932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     3.185020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    188779262     48.98%     48.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     60054557     15.58%     64.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     22353320      5.80%     70.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     11307341      2.93%     73.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      8837044      2.29%     75.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4983633      1.29%     76.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4936727      1.28%     78.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      5987226      1.55%     79.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     78206908     20.29%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    385446018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    896135769                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     896135769                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             218775213                       # Number of memory references committed
system.switch_cpus2.commit.loads            175374630                       # Number of loads committed
system.switch_cpus2.commit.membars             100530                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          87625942                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         287648532                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        659902691                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7546249                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     63104134      7.04%      7.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    439322626     49.02%     56.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      1738941      0.19%     56.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     92639767     10.34%     66.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     11547723      1.29%     67.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      9455163      1.06%     68.94% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     57975478      6.47%     75.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1403020      0.16%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt         3465      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    175475160     19.58%     95.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     43401044      4.84%     99.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        69248      0.01%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    896135769                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     78206908                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1254677272                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1902092862                       # The number of ROB writes
system.switch_cpus2.timesIdled                 202309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13210247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              160860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          833039055                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            833039055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.487104                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.487104                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      2.052948                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.052948                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       859839068                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      470643704                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        357218524                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       252495304                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      444302545                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        225760                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       59738433                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     42691118                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       981740                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     43776742                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       29829436                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    68.139918                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        5186776                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          873                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           120455566                       # DTB read hits
system.switch_cpus3.dtb.read_misses              7649                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  248                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       120250176                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           28860034                       # DTB write hits
system.switch_cpus3.dtb.write_misses             1500                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       28744468                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           149315600                       # DTB hits
system.switch_cpus3.dtb.data_misses              9149                       # DTB misses
system.switch_cpus3.dtb.data_acv                  248                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       148994644                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           68235428                       # ITB hits
system.switch_cpus3.itb.fetch_misses            20042                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  29                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       68255470                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               263866158                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     72790574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             626194870                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           59738433                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35016212                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            179824823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        2038456                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            238207                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        17713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      2023980                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         2747                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         68354417                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       305799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             45                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    255917289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.446864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       147167587     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         6343616      2.48%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        13019234      5.09%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         9856358      3.85%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        10319232      4.03%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3101832      1.21%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         9505455      3.71%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2406906      0.94%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        54197069     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    255917289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.226397                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.373153                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        49250177                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    114261884                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         73309075                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     18078348                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       1017805                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     11636108                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1451                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     611638868                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4599                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       1017805                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        55689426                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       45821174                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6736408                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         83583858                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     63068618                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     607138050                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      5243708                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      26274156                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      19039376                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      10045850                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    477820525                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    801501241                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    558815673                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    242681130                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    447197993                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30622532                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       167707                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        59930                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93259178                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    117498625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     29824844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      3512243                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4166229                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         560678971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       238510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        552177265                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       125987                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31263770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     24298034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       104143                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    255917289                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.157640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.090326                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78322012     30.60%     30.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     42424826     16.58%     47.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     38197275     14.93%     62.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     28544235     11.15%     73.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     28031546     10.95%     84.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     18402909      7.19%     91.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     13427945      5.25%     96.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5515543      2.16%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3050998      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    255917289                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         298298      5.72%      5.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       382194      7.33%     13.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp        55693      1.07%     14.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt        20286      0.39%     14.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult       864495     16.57%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            4      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2469579     47.34%     78.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1126235     21.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         7524      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    287861157     52.13%     52.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1109418      0.20%     52.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     60298762     10.92%     63.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp      7595382      1.38%     64.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      6525285      1.18%     65.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     37564490      6.80%     72.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       894330      0.16%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt         2205      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    121122181     21.94%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     29146821      5.28%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        49710      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     552177265                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.092641                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            5216784                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009448                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    984317745                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    380918758                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    356334030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    381296845                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    211279569                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    188158948                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     365687315                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      191699210                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7110407                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      5905801                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        29887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        17489                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2279022                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      4982017                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       1017805                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       18807417                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      8865243                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    602652768                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       468112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    117498625                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     29824844                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       175653                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        509205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      8141316                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        17489                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       750230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       258090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1008320                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    549832568                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    120479110                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2344697                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             41735287                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           149341411                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        56960122                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          28862301                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.083756                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             544765720                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            544492978                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        381115990                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        486205489                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.063520                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.783858                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     32906419                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       134367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1000411                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    251354276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.266928                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.165441                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    126302628     50.25%     50.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     38107461     15.16%     65.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     14281086      5.68%     71.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7218092      2.87%     73.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5632512      2.24%     76.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      3160583      1.26%     77.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3137173      1.25%     78.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3795823      1.51%     80.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     49718918     19.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    251354276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    569802015                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     569802015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             139138646                       # Number of memory references committed
system.switch_cpus3.commit.loads            111592824                       # Number of loads committed
system.switch_cpus3.commit.membars              59171                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          55663891                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         183074389                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        419462149                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      4802507                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     40155828      7.05%      7.05% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    279168942     48.99%     56.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1108625      0.19%     56.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     56.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     58960446     10.35%     66.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp      7348551      1.29%     67.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      6022053      1.06%     68.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     36893486      6.47%     75.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       894232      0.16%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt         2205      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    111651995     19.59%     95.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     27545942      4.83%     99.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        49710      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    569802015                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     49718918                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           804325241                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1210002746                       # The number of ROB writes
system.switch_cpus3.timesIdled                 115903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                7948869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           141355087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          529653711                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            529653711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.498186                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.498186                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      2.007282                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.007282                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       547318114                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299253801                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        227492799                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       160782778                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      285284632                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        148211                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4193227                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4193225                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1256                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1256                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3909900                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22541                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3703065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3703065                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       295466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3931736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       265518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3925311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       514452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6538327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       289340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3943438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19703588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9454272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    151558650                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8496064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    151799576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     16461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    254152575                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9258176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    152034028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              753215229                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           47045                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11830488                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               11830103    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    385      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11830488                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9825670817                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         237091155                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2445705284                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         212170687                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2436497501                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         405557624                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3972228038                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         230234054                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2445826758                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003733                       # Number of seconds simulated
sim_ticks                                  3732967000                       # Number of ticks simulated
final_tick                               2484125046000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              216282111                       # Simulator instruction rate (inst/s)
host_op_rate                                216281956                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              317305207                       # Simulator tick rate (ticks/s)
host_mem_usage                                 750100                       # Number of bytes of host memory used
host_seconds                                    11.76                       # Real time elapsed on the host
sim_insts                                  2544467878                       # Number of instructions simulated
sim_ops                                    2544467878                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       266240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       681408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         3776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       341568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       438784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        81984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1935808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       266240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       341568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        81984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        693568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       638400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          638400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         6856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     71321284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    182537912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1011528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       582914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     91500407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    117542962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     21962155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     32111722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             518570885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     71321284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1011528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     91500407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     21962155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        185795374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       171016781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171016781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       171016781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     71321284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    182537912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1011528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       582914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     91500407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    117542962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     21962155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     32111722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            689587666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30247                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9975                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30247                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1929856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  637760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1935808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               638400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          631                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              621                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3733025500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30247                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.450389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.201101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.039694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5617     49.10%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2928     25.60%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          899      7.86%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          437      3.82%     86.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          282      2.47%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.77%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          167      1.46%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          107      0.94%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          800      6.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.983766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.346898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.779192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             64     10.39%     10.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           216     35.06%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           110     17.86%     63.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79     12.82%     76.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            48      7.79%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      4.38%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      2.60%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           19      3.08%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      1.95%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      1.14%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.81%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.97%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.16%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           616                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.164679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.667129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              568     92.21%     92.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.81%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      5.03%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.62%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           616                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    565110750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1130498250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  150770000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18740.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37490.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       516.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    518.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92810.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3574088280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1950147375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8609944200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5689258560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          14556512880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         118863167040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          29453720250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           182696838585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            819.760581                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2032112500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1572961250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4705752240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2567622750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14785422600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6922629360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          14556512880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         128717455005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          20809608000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           193065002835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            866.282527                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1792169250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1813023250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     298                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5902                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2525     48.71%     48.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     48.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      4      0.08%     48.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     49.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2644     51.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5184                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2523     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.20%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       4      0.08%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2522     49.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5060                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1745565000     42.40%     42.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7040000      0.17%     42.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1282000      0.03%     42.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 834000      0.02%     42.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2362428500     57.38%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          4117149500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999208                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.953858                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.976080                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.01%      1.07% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.02%      1.09% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5055     96.23%     97.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.15%     97.47% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     97.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     114      2.17%     99.66% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.29%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5253                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              166                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.578313                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.733840                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        3939383500     95.16%     95.16% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           200520500      4.84%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12374                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          483.920020                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6025124                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12886                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           467.571318                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   483.920020                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.945156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.945156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1976730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1976730                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       286227                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         286227                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       126955                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        126955                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3828                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3828                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         3456                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3456                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       413182                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          413182                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       413182                       # number of overall hits
system.cpu0.dcache.overall_hits::total         413182                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18760                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51193                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51193                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          373                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          373                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        69953                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         69953                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        69953                       # number of overall misses
system.cpu0.dcache.overall_misses::total        69953                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1123351148                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1123351148                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3879241789                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3879241789                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     16305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16305500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       881506                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       881506                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5002592937                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5002592937                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5002592937                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5002592937                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       304987                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       304987                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       178148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       178148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3627                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3627                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       483135                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       483135                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       483135                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       483135                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.061511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061511                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.287362                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.287362                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.088788                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088788                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.047146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.144790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.144790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144790                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59880.125160                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59880.125160                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 75776.801301                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75776.801301                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 43714.477212                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43714.477212                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5155.005848                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5155.005848                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 71513.629680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71513.629680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 71513.629680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71513.629680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       282114                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4950                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             73                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.992727                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.890411                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7763                       # number of writebacks
system.cpu0.dcache.writebacks::total             7763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12931                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        43974                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43974                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        56905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        56905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        56905                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        56905                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5829                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5829                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7219                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7219                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          262                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          262                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        13048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        13048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         7004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7004                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         2570                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2570                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         9574                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         9574                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    395502259                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    395502259                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    606002112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    606002112                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7620250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7620250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       624994                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       624994                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1001504371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1001504371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1001504371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1001504371                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data   1575116500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1575116500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    574603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    574603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data   2149720000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   2149720000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.019112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.040522                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040522                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.062366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.047146                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047146                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.027007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.027007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67850.790702                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67850.790702                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 83945.437318                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83945.437318                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 29084.923664                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29084.923664                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3654.935673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3654.935673                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76755.393240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76755.393240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76755.393240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76755.393240                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224888.135351                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224888.135351                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223581.128405                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223581.128405                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224537.288490                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224537.288490                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             7752                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.757422                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4262144                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8261                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           515.935601                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.757422                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           752809                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          752809                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       363588                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         363588                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       363588                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          363588                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       363588                       # number of overall hits
system.cpu0.icache.overall_hits::total         363588                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8939                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8939                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8939                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8939                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8939                       # number of overall misses
system.cpu0.icache.overall_misses::total         8939                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    473252956                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    473252956                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    473252956                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    473252956                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    473252956                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    473252956                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       372527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       372527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       372527                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       372527                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       372527                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       372527                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.023996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.023996                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.023996                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.023996                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.023996                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.023996                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52942.494239                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52942.494239                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52942.494239                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52942.494239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52942.494239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52942.494239                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          808                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1184                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1184                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1184                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1184                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1184                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         7755                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7755                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         7755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7755                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         7755                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7755                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    394819040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    394819040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    394819040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    394819040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    394819040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    394819040                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.020817                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.020817                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.020817                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.020817                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.020817                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.020817                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50911.546099                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50911.546099                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50911.546099                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50911.546099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50911.546099                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50911.546099                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        74                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      17     25.76%     25.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      4      6.06%     31.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.52%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     44     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  66                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       17     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       4     10.53%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      2.63%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      16     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   38                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3478854500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1677500      0.05%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1700500      0.05%     99.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                7934500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          3490167000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.575758                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   56     81.16%     81.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                      8     11.59%     92.75% # number of callpals executed
system.cpu1.kern.callpal::rti                       5      7.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    69                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               43                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          419.934054                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             161394                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           368.479452                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   419.934054                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.820184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.820184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            12018                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           12018                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         2008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2008                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           722                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           21                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           12                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         2730                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2730                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         2730                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2730                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           17                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            7                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          210                       # number of overall misses
system.cpu1.dcache.overall_misses::total          210                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      8548990                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8548990                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1090755                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1090755                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       251000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       251000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        92002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        92002                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data      9639745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      9639745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data      9639745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      9639745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         2201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         2940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         2940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.087687                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.087687                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.023004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023004                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.368421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.368421                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.071429                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.071429                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.071429                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.071429                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44295.284974                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44295.284974                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64162.058824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64162.058824                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 41833.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41833.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 13143.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13143.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45903.547619                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45903.547619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45903.547619                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45903.547619                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          311                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    51.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu1.dcache.writebacks::total               22                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          132                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data           65                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           13                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           78                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           78                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data      4719017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4719017                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       672495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       672495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       154000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        82998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        82998                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data      5391512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      5391512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data      5391512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      5391512                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1118500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      1118500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1118500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.029532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.017591                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017591                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.148148                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.368421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.368421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.026531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.026531                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026531                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72600.261538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72600.261538                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 51730.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51730.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data        38500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 11856.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11856.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 69121.948718                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69121.948718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 69121.948718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69121.948718                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223700                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223700                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223700                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223700                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              170                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7870699                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              682                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         11540.614370                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2948                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2948                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1197                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1197                       # number of overall hits
system.cpu1.icache.overall_hits::total           1197                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          192                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          192                       # number of overall misses
system.cpu1.icache.overall_misses::total          192                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11079934                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11079934                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11079934                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11079934                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11079934                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11079934                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1389                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1389                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.138229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.138229                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.138229                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.138229                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.138229                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.138229                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57707.989583                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57707.989583                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57707.989583                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57707.989583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57707.989583                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57707.989583                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          170                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          170                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9896806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9896806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9896806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9896806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9896806                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9896806                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.122390                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.122390                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.122390                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.122390                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.122390                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.122390                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58216.505882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58216.505882                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58216.505882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58216.505882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58216.505882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58216.505882                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2895                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     806     45.85%     45.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      4      0.23%     46.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.06%     46.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    947     53.87%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1758                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      806     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       4      0.25%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.06%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     805     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1616                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2809295000     90.45%     90.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2306000      0.07%     90.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1437000      0.05%     90.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              292867500      9.43%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          3105905500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.850053                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.919226                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.44%      2.44% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.44%      4.88% # number of syscalls executed
system.cpu2.kern.syscall::4                        36     87.80%     92.68% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.44%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.44%     97.56% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      2.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    41                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   21      0.91%      0.95% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.09%      1.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1678     72.39%     73.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                      8      0.35%     73.77% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.04%     73.81% # number of callpals executed
system.cpu2.kern.callpal::rti                      75      3.24%     77.05% # number of callpals executed
system.cpu2.kern.callpal::callsys                  50      2.16%     79.21% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.22%     79.42% # number of callpals executed
system.cpu2.kern.callpal::rdunique                477     20.58%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2318                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               97                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 70                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 71                      
system.cpu2.kern.mode_good::user                   70                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.731959                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.844311                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         678836000     67.16%     67.16% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           332005000     32.84%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             8325                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          492.377872                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             509854                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             8741                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.329024                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   492.377872                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.961676                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.961676                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2096022                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2096022                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       410463                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         410463                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        66540                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         66540                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2023                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2023                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2017                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2017                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       477003                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          477003                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       477003                       # number of overall hits
system.cpu2.dcache.overall_hits::total         477003                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        23785                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23785                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        16282                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16282                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          496                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          496                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        40067                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         40067                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        40067                       # number of overall misses
system.cpu2.dcache.overall_misses::total        40067                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1548781987                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1548781987                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1127542773                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1127542773                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     23284999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23284999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       743502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       743502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2676324760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2676324760                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2676324760                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2676324760                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       434248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       434248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        82822                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        82822                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2180                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2180                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       517070                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       517070                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       517070                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       517070                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.054773                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.054773                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.196590                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.196590                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.196904                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.196904                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.074771                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.074771                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.077489                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.077489                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.077489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.077489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 65115.912844                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65115.912844                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69250.876612                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69250.876612                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46945.562500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46945.562500                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4561.361963                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4561.361963                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66796.235306                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66796.235306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66796.235306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66796.235306                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       105165                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         8059                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2238                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            145                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.990617                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    55.579310                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3801                       # number of writebacks
system.cpu2.dcache.writebacks::total             3801                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        17664                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        17664                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        13546                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        13546                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        31210                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        31210                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        31210                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        31210                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6121                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6121                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2736                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2736                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          366                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          366                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8857                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8857                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    433896800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    433896800                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    197679262                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    197679262                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     13518752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13518752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       501998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       501998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    631576062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    631576062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    631576062                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    631576062                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1792000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1792000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1792000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1792000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.014096                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014096                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.145296                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.145296                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.073853                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.073853                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.017129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.017129                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017129                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 70886.587159                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70886.587159                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72251.192251                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72251.192251                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 36936.480874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36936.480874                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data         3118                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3118                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 71308.124873                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 71308.124873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 71308.124873                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 71308.124873                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            11645                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.799953                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1945805                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12156                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.069513                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.799953                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999609                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           325165                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          325165                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       143624                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         143624                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       143624                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          143624                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       143624                       # number of overall hits
system.cpu2.icache.overall_hits::total         143624                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        13134                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        13134                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        13134                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         13134                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        13134                       # number of overall misses
system.cpu2.icache.overall_misses::total        13134                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    622146165                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    622146165                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    622146165                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    622146165                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    622146165                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    622146165                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       156758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       156758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       156758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       156758                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       156758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       156758                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.083785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.083785                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.083785                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.083785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.083785                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.083785                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47369.130882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47369.130882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47369.130882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47369.130882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47369.130882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47369.130882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1160                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.615385                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1485                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1485                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1485                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1485                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        11649                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11649                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        11649                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11649                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        11649                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11649                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    524438824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    524438824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    524438824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    524438824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    524438824                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    524438824                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.074312                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.074312                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.074312                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.074312                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.074312                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.074312                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45020.072453                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45020.072453                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45020.072453                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45020.072453                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45020.072453                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45020.072453                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       886                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     124     42.47%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      4      1.37%     43.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.03%     44.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    161     55.14%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 292                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      124     48.82%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       4      1.57%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.18%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     123     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  254                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              3489479500     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2485500      0.07%     98.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2607000      0.07%     98.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               46572000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          3541144000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.763975                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.869863                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     15.68%     15.95% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.35%     17.30% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  213     57.57%     74.86% # number of callpals executed
system.cpu3.kern.callpal::rdps                      9      2.43%     77.30% # number of callpals executed
system.cpu3.kern.callpal::rti                      73     19.73%     97.03% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.43%     99.46% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.54%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   370                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              131                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.511450                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.676768                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1532167000     96.79%     96.79% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            50746000      3.21%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2584                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          474.750733                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5773137                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2919                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1977.779034                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   474.750733                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.927248                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.927248                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           200567                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          200567                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25220                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25220                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10253                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10253                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          548                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          548                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          519                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          519                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35473                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35473                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35473                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35473                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6495                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6495                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6320                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           91                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           24                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12815                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12815                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12815                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12815                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    344768078                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    344768078                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    418279453                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    418279453                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      5484998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5484998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       207502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       207502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    763047531                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    763047531                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    763047531                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    763047531                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        31715                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        31715                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        16573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          543                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          543                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        48288                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        48288                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        48288                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        48288                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.204793                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.204793                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.381343                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.381343                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142410                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142410                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.044199                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044199                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.265387                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.265387                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.265387                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.265387                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53082.075135                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53082.075135                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66183.457753                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66183.457753                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 60274.703297                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 60274.703297                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8645.916667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8645.916667                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59543.311042                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59543.311042                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59543.311042                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59543.311042                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        50200                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1281                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    39.188134                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1193                       # number of writebacks
system.cpu3.dcache.writebacks::total             1193                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4625                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4625                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5398                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5398                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10023                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10023                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1870                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1870                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          922                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          922                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2792                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2792                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2792                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    121458049                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    121458049                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     68290742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     68290742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1806502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1806502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       171498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       171498                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    189748791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    189748791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    189748791                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    189748791                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1569000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1569000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1569000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1569000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.058963                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.058963                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.055633                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055633                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.068858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.068858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.044199                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.044199                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.057820                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.057820                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.057820                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.057820                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64950.828342                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64950.828342                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74068.049892                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74068.049892                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 41056.863636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41056.863636                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7145.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7145.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 67961.601361                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 67961.601361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 67961.601361                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 67961.601361                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224142.857143                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224142.857143                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224142.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224142.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2279                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5423218                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2791                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1943.109280                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            67619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           67619                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30085                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30085                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30085                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30085                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30085                       # number of overall hits
system.cpu3.icache.overall_hits::total          30085                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2585                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2585                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2585                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2585                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2585                       # number of overall misses
system.cpu3.icache.overall_misses::total         2585                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    151033638                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    151033638                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    151033638                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    151033638                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    151033638                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    151033638                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        32670                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        32670                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        32670                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        32670                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        32670                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        32670                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.079125                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.079125                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.079125                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.079125                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.079125                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.079125                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58426.939265                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58426.939265                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58426.939265                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58426.939265                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58426.939265                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58426.939265                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          304                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          306                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          306                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2279                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2279                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2279                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    130140097                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    130140097                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    130140097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    130140097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    130140097                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    130140097                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.069758                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.069758                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.069758                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.069758                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.069758                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.069758                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57104.035542                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57104.035542                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 57104.035542                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57104.035542                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 57104.035542                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57104.035542                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7004                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7004                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2590                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2590                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        19188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9518                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     9916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                62000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            12052000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16598000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     31272                       # number of replacements
system.l2.tags.tagsinuse                  2722.575268                       # Cycle average of tags in use
system.l2.tags.total_refs                       80585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.392808                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      635.816191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   163.063620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   131.960886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     7.230765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     7.840274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   491.383739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   739.914797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   292.918171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   252.446825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.009953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.029992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.045161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.017878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.015408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.166173                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.146851                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    977942                       # Number of tag accesses
system.l2.tags.data_accesses                   977942                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         3568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1238                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           71                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           11                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         6267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1094                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          931                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          585                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13765                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12779                       # number of Writeback hits
system.l2.Writeback_hits::total                 12779                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   59                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   766                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         3568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         6267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          931                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          679                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14531                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3568                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1624                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           71                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         6267                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1380                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          931                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          679                       # number of overall hits
system.l2.overall_hits::total                   14531                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4371                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         5381                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1348                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1237                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21463                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          326                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                608                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9063                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10652                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6904                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1913                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30526                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4181                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10652                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           99                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           48                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5381                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6904                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1348                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1913                       # number of overall misses
system.l2.overall_misses::total                 30526                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    349523500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    380511500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      8956250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      4490500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    446908500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    424129500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    118018500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    114809750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1847348000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       281993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       377488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       123996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       783477                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        63498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        94497                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    583514249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       404500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    185155745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     63173997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     832248491                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    349523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    964025749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      8956250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      4895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    446908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    609285245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    118018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    177983747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2679596491                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    349523500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    964025749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      8956250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      4895000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    446908500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    609285245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    118018500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    177983747                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2679596491                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         7749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data           55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        11648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5896                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2279                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               35228                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12779                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12779                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              667                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9829                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         7749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           59                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        11648                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45057                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         7749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           59                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        11648                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45057                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.539553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.779283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.582353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.461968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.814450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.591487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.678924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.609260                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.987879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.990099                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.582677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911544                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.942103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.880235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.877922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922067                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.539553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.867709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.582353                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.813559                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.461968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.833414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.591487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.738040                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.677497                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.539553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.867709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.582353                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.813559                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.461968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.833414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.591487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.738040                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.677497                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83598.062664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 87053.649051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90467.171717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 102056.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83053.057053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88323.511037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 87550.816024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92813.055780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86071.285468                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   865.009202                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1887.440000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1675.621622                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1288.613487                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data        10583                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        10333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6749.785714                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92901.488457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       101125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 88085.511418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93452.658284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91829.249807                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83598.062664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90501.854018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90467.171717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 101979.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83053.057053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 88251.049392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87550.816024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93039.073183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87780.793127                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83598.062664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90501.854018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90467.171717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 101979.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83053.057053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 88251.049392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87550.816024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93039.073183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87780.793127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9975                       # number of writebacks
system.l2.writebacks::total                      9975                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           44                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           42                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                269                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 269                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                269                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         5337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1200                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21194                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          326                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           608                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9063                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         5337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30257                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         5337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30257                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         7004                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         7004                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         2570                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         9574                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            8                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9594                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    295769750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    325441250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4902000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      2881250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    376487500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    361203250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     96772250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     96868250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1560325500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5832320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       149005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      3558197                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1371560                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     10911082                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       106506                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        55502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        58502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       255512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    505847251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    159089255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     54833003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    720124509                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    295769750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    831288501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      3236250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    376487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    520292505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     96772250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    151701253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2280450009                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    295769750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    831288501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      3236250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    376487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    520292505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     96772250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    151701253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2280450009                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data   1477047000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1477047000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    541190000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1053500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1687000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1476500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    545407000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data   2018237000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      1053500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1687000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1476500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2022454000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.536843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.778570                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.347059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.545455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.458190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.807327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.562089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.658617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.601624                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.987879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.990099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.582677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911544                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.942103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.880235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.877922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922067                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.536843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.867384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.347059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.576271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.458190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.828344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.562089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.723765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.536843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.867384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.347059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.576271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.458190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.828344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.562089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.723765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.671527                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71098.497596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74522.841768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83084.745763                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96041.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70542.908001                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75883.035714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75544.301327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 80723.541667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73621.095593                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17890.552147                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18625.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17790.985000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18534.594595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17945.858553                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18500.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19500.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18250.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80536.101099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        88750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 75684.707422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81113.909763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79457.630917                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71098.497596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78069.919328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 83084.745763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95183.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70542.908001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75822.282862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75544.301327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80864.207356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75369.336319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71098.497596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78069.919328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 83084.745763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95183.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70542.908001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75822.282862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75544.301327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80864.207356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75369.336319                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210886.207881                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210886.207881                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210579.766537                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210700                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210928.571429                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210581.853282                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210803.948193                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210700                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210928.571429                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210804.044194                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               28198                       # Transaction distribution
system.membus.trans_dist::ReadResp              28197                       # Transaction distribution
system.membus.trans_dist::WriteReq               2590                       # Transaction distribution
system.membus.trans_dist::WriteResp              2590                       # Transaction distribution
system.membus.trans_dist::Writeback              9975                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              816                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            356                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             631                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9060                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9054                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        19188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        91468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  91468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2574208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2584124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2584124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoop_fanout::samples             50995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50995                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14359993                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            88833497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          178824896                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         681578                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       508774                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8417                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       509707                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         200455                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    39.327496                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          77940                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          215                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              357514                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1629                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46051                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             191079                       # DTB write hits
system.switch_cpus0.dtb.write_misses              927                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18632                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              548593                       # DTB hits
system.switch_cpus0.dtb.data_misses              2556                       # DTB misses
system.switch_cpus0.dtb.data_acv                    9                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           64683                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              70711                       # ITB hits
system.switch_cpus0.itb.fetch_misses              535                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          71246                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 6808578                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       582268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               2454606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             681578                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       278395                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              5609947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          36056                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          492                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        22154                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        22642                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           372527                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         6315                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      6255623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.392384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.495651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5742252     91.79%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           42085      0.67%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           96881      1.55%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           47971      0.77%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           77319      1.24%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           39902      0.64%     96.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           42908      0.69%     97.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           21828      0.35%     97.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          144477      2.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      6255623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.100106                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.360517                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          435815                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5420207                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           320076                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62173                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         17352                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        46283                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          697                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       2040893                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2094                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         17352                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          465629                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2493280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2643902                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           352059                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283401                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1938660                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          766                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         86443                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         10444                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        138831                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      1361853                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      2326227                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      2323270                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2615                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      1156953                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          204892                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        48368                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         4383                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           424821                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       361540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       200640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       159735                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74152                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1803434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        74435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1767594                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       287589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       133222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        47410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      6255623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.282561                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.963000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      5511399     88.10%     88.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       330191      5.28%     93.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       149884      2.40%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86598      1.38%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        88511      1.41%     98.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        42613      0.68%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        24521      0.39%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        11642      0.19%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10264      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      6255623                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          12445     21.32%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     21.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         25464     43.63%     64.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        20461     35.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.03%      0.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1161649     65.72%     65.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          874      0.05%     65.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1182      0.07%     65.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.01%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       382137     21.62%     87.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       193202     10.93%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        27868      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1767594                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.259613                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              58370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033022                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      9842688                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      2164280                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1715440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7914                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4032                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3781                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1821390                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4119                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        19862                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        63970                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         2881                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16181                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         7024                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        18170                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         17352                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2239325                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       200257                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1900968                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        12950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       361540                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       200640                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        52337                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          8184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       189371                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         2881                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         9841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        15121                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1751855                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       359682                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        15738                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                23099                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              551889                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          315056                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            192207                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.257301                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1731760                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1719221                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           931362                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1229556                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.252508                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.757478                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       288008                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        27025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        13643                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      6206900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.258812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.095460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      5659386     91.18%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       226353      3.65%     94.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       103211      1.66%     96.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        55476      0.89%     97.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43056      0.69%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        30537      0.49%     98.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         8065      0.13%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        12608      0.20%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        68208      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      6206900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1606422                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1606422                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                482029                       # Number of memory references committed
system.switch_cpus0.commit.loads               297570                       # Number of loads committed
system.switch_cpus0.commit.membars              17246                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            289307                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1549209                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        69417                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        16600      1.03%      1.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      1060356     66.01%     67.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          849      0.05%     67.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.07%     67.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     67.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     67.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     67.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.01%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       314816     19.60%     86.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       184535     11.49%     98.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        27867      1.73%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      1606422                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        68208                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             8024333                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            3837526                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 552955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             1429290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            1590276                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1590276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.281381                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.281381                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.233569                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.233569                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         2166159                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1257515                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2519                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          50119                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         22561                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           3301                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         2843                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          104                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         2360                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           1483                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    62.838983                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS            166                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                2368                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 6                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               6                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                883                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                3251                       # DTB hits
system.switch_cpus1.dtb.data_misses                 6                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               6                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                230                       # ITB hits
system.switch_cpus1.itb.fetch_misses               76                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            306                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   27812                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         7184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                 11722                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               3301                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches         1649                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 5135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            390                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         4880                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          115                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines             1389                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           71                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples        17574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.667008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.879657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0           14902     84.80%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1             140      0.80%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            1020      5.80%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3             145      0.83%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             289      1.64%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5             104      0.59%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6             118      0.67%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7             125      0.71%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             731      4.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total        17574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.118690                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.421473                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            4596                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        10453                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles             2175                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           187                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved          108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            8                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts         10376                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts           24                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles           187                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            4737                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            519                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         9466                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles             2194                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          471                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts          9603                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents             1                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents            26                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents             6                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands         6187                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups        10916                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups        10911                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         4953                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps            1234                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          498                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             1883                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         2384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores         1003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          296                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          157                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              8598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             8420                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           58                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         2113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          523                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples        17574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.479117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.103835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0        13554     77.13%     77.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1         1799     10.24%     87.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         1178      6.70%     94.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          401      2.28%     96.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          359      2.04%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          147      0.84%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6           79      0.45%     99.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           39      0.22%     99.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           18      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total        17574                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             21      8.71%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           140     58.09%     66.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           80     33.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         4723     56.09%     56.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           23      0.27%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         2451     29.11%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          914     10.86%     96.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          309      3.67%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          8420                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.302747                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                241                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028622                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        34713                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes        11396                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         8026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          8661                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           43                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          464                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          234                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           187                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            437                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles           64                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts         9369                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         2384                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts         1003                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          615                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         8250                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts         2374                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          170                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  104                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                3262                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches            1543                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               888                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.296635                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  8071                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 8026                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             3745                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             4801                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.288580                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.780046                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         2138                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          170                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples        17175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.418166                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.204557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0        14078     81.97%     81.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1         1397      8.13%     90.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          895      5.21%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          287      1.67%     96.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4          135      0.79%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5          104      0.61%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           58      0.34%     98.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           42      0.24%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8          179      1.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total        17175                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         7182                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          7182                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  2689                       # Number of memory references committed
system.switch_cpus1.commit.loads                 1920                       # Number of loads committed
system.switch_cpus1.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus1.commit.branches              1372                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             6901                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls          129                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           30      0.42%      0.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         4094     57.00%     57.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           20      0.28%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead         1960     27.29%     84.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          769     10.71%     95.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          309      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         7182                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events          179                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               26233                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes              19034                       # The number of ROB writes
system.switch_cpus1.timesIdled                    123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  10238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             6951870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               7152                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 7152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.888702                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.888702                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.257155                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.257155                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads            9851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           5595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          11838                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           214                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         580538                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       541276                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         9227                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       477941                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         367829                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.961173                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          13640                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          279                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              464176                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1013                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           79790                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              92881                       # DTB write hits
system.switch_cpus2.dtb.write_misses              202                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  41                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          42866                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              557057                       # DTB hits
system.switch_cpus2.dtb.data_misses              1215                       # DTB misses
system.switch_cpus2.dtb.data_acv                   42                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          122656                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              84650                       # ITB hits
system.switch_cpus2.itb.fetch_misses              599                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  31                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          85249                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2059828                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       426044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1745079                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             580538                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       381469                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1036556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          26680                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          300                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        15241                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           156758                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         6496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1491634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.169911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.148605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0          992827     66.56%     66.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           15341      1.03%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          304380     20.41%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           21777      1.46%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           29654      1.99%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           14683      0.98%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           14756      0.99%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10648      0.71%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           87568      5.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1491634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.281838                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.847196                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          361394                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       656761                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           444972                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        16313                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         12194                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        13967                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1155                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1567546                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3221                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         12194                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          372946                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         173718                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       392379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           449107                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        91290                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1520232                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4000                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          6200                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         11275                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         50538                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       938861                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1752636                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1751145                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1398                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       805064                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          133802                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22906                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2856                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           120936                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       461646                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        99051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19830                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        11149                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1439922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1415486                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1373                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       177096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined        84335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        24195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1491634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.948950                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.412150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0       882211     59.14%     59.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       127625      8.56%     67.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       335558     22.50%     90.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        56176      3.77%     93.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        41398      2.78%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        22154      1.49%     98.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16490      1.11%     99.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7261      0.49%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2761      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1491634                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3117     16.61%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.01%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10248     54.60%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5404     28.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       831917     58.77%     58.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2061      0.15%     58.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          312      0.02%     58.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           67      0.00%     58.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          133      0.01%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           15      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       473532     33.45%     92.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        94580      6.68%     99.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        12836      0.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1415486                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.687187                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              18770                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.013260                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4339056                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1648859                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1375083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         3694                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1961                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1748                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1432317                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1907                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        12125                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        41154                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        13964                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          249                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        17238                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         12194                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49762                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        60384                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1488887                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       461646                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        99051                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        28374                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        59944                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         4363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        12028                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1404067                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       465916                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11420                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                15977                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              559116                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          420365                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             93200                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.681643                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1381761                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1376831                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           711681                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           837763                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.668420                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.849502                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       178868                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         8793                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        10976                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1460476                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.895218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.636117                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0       931703     63.79%     63.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       125107      8.57%     72.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       306754     21.00%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        18270      1.25%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        15680      1.07%     95.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8569      0.59%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8750      0.60%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9190      0.63%     97.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        36453      2.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1460476                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1307444                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1307444                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                505579                       # Number of memory references committed
system.switch_cpus2.commit.loads               420492                       # Number of loads committed
system.switch_cpus2.commit.membars               3851                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            406458                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1659                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1281285                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls         9935                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        11656      0.89%      0.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       770728     58.95%     59.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         1992      0.15%     59.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          304      0.02%     60.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           65      0.00%     60.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt          130      0.01%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           15      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       424343     32.46%     92.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite        85374      6.53%     99.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        12836      0.98%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1307444                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        36453                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             2902829                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3003905                       # The number of ROB writes
system.switch_cpus2.timesIdled                   7885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 568194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             4147921                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1295820                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1295820                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.589594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.589594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.629091                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.629091                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1649823                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         868677                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1343                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             858                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          28615                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         11539                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          49005                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        41568                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1821                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        24865                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          18238                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    73.348080                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2660                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          139                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               43800                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1008                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   20                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3583                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18139                       # DTB write hits
system.switch_cpus3.dtb.write_misses              184                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  27                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1294                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               61939                       # DTB hits
system.switch_cpus3.dtb.data_misses              1192                       # DTB misses
system.switch_cpus3.dtb.data_acv                   47                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4877                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7583                       # ITB hits
system.switch_cpus3.itb.fetch_misses              583                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   5                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8166                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  471876                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        92875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                249091                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              49005                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        20898                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               204167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6802                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        26858                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          111                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            32670                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       327636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.760267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.079180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          280325     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2613      0.80%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            7752      2.37%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2674      0.82%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8472      2.59%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1790      0.55%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5300      1.62%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1366      0.42%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17344      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       327636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.103851                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.527874                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           71938                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       213750                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4678                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3213                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1956                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          191                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        207670                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          604                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3213                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           75090                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          39589                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       136497                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            35603                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        37644                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        194489                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           498                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           815                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         26147                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       132970                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       232010                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       231768                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          163                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       106547                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           26423                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10529                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          841                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            37375                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        36831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        19663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         5928                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2594                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            175770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           179016                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          372                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        17369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5050                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       327636                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.546387                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.226826                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       254839     77.78%     77.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25572      7.81%     85.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        14935      4.56%     90.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14371      4.39%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        12795      3.91%     98.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2693      0.82%     99.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1568      0.48%     99.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          496      0.15%     99.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          367      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       327636                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             99      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5135     71.14%     72.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1984     27.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106061     59.25%     59.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          134      0.07%     59.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           25      0.01%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        47260     26.40%     85.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        18745     10.47%     96.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6782      3.79%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        179016                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.379371                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7218                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.040320                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       692570                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       218055                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       162290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          688                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          353                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          314                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        185864                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            364                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          765                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8508                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2467                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        12171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3213                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9762                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        24337                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       187237                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        36831                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        19663                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5953                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        24144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2738                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       176693                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        45381                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2323                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4214                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               63921                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           23974                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             18540                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.374448                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                164496                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               162604                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74331                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            92404                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.344591                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.804413                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        34931                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2203                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2519                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       320930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.469585                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.450639                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       265475     82.72%     82.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        27200      8.48%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        11582      3.61%     94.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3070      0.96%     95.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2259      0.70%     96.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1634      0.51%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1432      0.45%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          892      0.28%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7386      2.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       320930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       150704                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        150704                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 45519                       # Number of memory references committed
system.switch_cpus3.commit.loads                28323                       # Number of loads committed
system.switch_cpus3.commit.membars               1126                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21228                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           144639                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1541                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2850      1.89%      1.89% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94267     62.55%     64.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          120      0.08%     64.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.02%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        29449     19.54%     84.08% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        17209     11.42%     95.50% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6782      4.50%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       150704                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7386                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              492465                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             378074                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 144240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             6609802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             147860                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               147860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.191370                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.191370                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.313345                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.313345                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          220615                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         118097                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17050                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4683                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              43414                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43413                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2590                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2590                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             866                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           362                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1228                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10028                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        53006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        23297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        21691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                125378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       495936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1292266                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        10880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         5224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       745472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       773426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       145856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       242296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3711356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1923                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  70040    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           49094998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12468460                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29480818                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            275194                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            131490                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          18537176                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          14779402                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3677903                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4402760                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
