Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 31 15:00:55 2017
| Host         : DESKTOP-NHGQ0HT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BLDC_design_wrapper_timing_summary_routed.rpt -rpx BLDC_design_wrapper_timing_summary_routed.rpx
| Design       : BLDC_design_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: BLDC_design_i/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.524        0.000                      0                  203        0.263        0.000                      0                  203        2.000        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.000}       20.000          50.000          
clk_fpga_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1          0.524        0.000                      0                  203        0.263        0.000                      0                  203        2.000        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 2.144ns (48.360%)  route 2.289ns (51.640%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.486 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.486    BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1_n_6
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.570     7.762    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[21]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.062     8.010    BLDC_design_i/debounce_1/U0/timer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 2.123ns (48.114%)  route 2.289ns (51.886%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.465 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.465    BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1_n_4
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.570     7.762    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[23]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.062     8.010    BLDC_design_i/debounce_1/U0/timer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.049ns (47.229%)  route 2.289ns (52.771%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.391 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.391    BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1_n_5
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.570     7.762    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[22]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.062     8.010    BLDC_design_i/debounce_1/U0/timer_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_0/U0/timer_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 2.144ns (49.541%)  route 2.184ns (50.459%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.737     3.045    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X43Y22         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     3.501 f  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/Q
                         net (fo=3, routed)           0.982     4.483    BLDC_design_i/debounce_0/U0/timer_reg_reg[12]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.607 r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_5/O
                         net (fo=1, routed)           0.636     5.243    BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_5_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     5.367 f  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.376     5.743    BLDC_design_i/debounce_0/U0/nx_state1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.867 r  BLDC_design_i/debounce_0/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.057    BLDC_design_i/debounce_0/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.583 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.583    BLDC_design_i/debounce_0/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.697 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    BLDC_design_i/debounce_0/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.811 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    BLDC_design_i/debounce_0/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.925    BLDC_design_i/debounce_0/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    BLDC_design_i/debounce_0/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.373 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.373    BLDC_design_i/debounce_0/U0/timer_reg_reg[20]_i_1_n_6
    SLICE_X43Y24         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.559     7.752    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X43Y24         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[21]/C
                         clock pessimism              0.269     8.020    
                         clock uncertainty           -0.083     7.937    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.062     7.999    BLDC_design_i/debounce_0/U0/timer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 2.033ns (47.034%)  route 2.289ns (52.966%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 7.762 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.375 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.375    BLDC_design_i/debounce_1/U0/timer_reg_reg[20]_i_1_n_7
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.570     7.762    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y34         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[20]/C
                         clock pessimism              0.269     8.031    
                         clock uncertainty           -0.083     7.948    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)        0.062     8.010    BLDC_design_i/debounce_1/U0/timer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.030ns (46.997%)  route 2.289ns (53.003%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.372 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.372    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_6
    SLICE_X43Y33         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.569     7.761    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y33         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[17]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.062     8.009    BLDC_design_i/debounce_1/U0/timer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_0/U0/timer_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.123ns (49.295%)  route 2.184ns (50.705%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.737     3.045    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X43Y22         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     3.501 f  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]/Q
                         net (fo=3, routed)           0.982     4.483    BLDC_design_i/debounce_0/U0/timer_reg_reg[12]
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.607 r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_5/O
                         net (fo=1, routed)           0.636     5.243    BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_5_n_0
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.124     5.367 f  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.376     5.743    BLDC_design_i/debounce_0/U0/nx_state1
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.867 r  BLDC_design_i/debounce_0/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.057    BLDC_design_i/debounce_0/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.583 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.583    BLDC_design_i/debounce_0/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.697 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    BLDC_design_i/debounce_0/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.811 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    BLDC_design_i/debounce_0/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.925    BLDC_design_i/debounce_0/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    BLDC_design_i/debounce_0/U0/timer_reg_reg[16]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.352 r  BLDC_design_i/debounce_0/U0/timer_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.352    BLDC_design_i/debounce_0/U0/timer_reg_reg[20]_i_1_n_4
    SLICE_X43Y24         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.559     7.752    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X43Y24         FDCE                                         r  BLDC_design_i/debounce_0/U0/timer_reg_reg[23]/C
                         clock pessimism              0.269     8.020    
                         clock uncertainty           -0.083     7.937    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.062     7.999    BLDC_design_i/debounce_0/U0/timer_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 2.009ns (46.738%)  route 2.289ns (53.262%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 f  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 f  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.388     5.856    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.980 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4/O
                         net (fo=1, routed)           0.190     6.170    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_4_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.696 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.696    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.810 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.810    BLDC_design_i/debounce_1/U0/timer_reg_reg[4]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.924 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    BLDC_design_i/debounce_1/U0/timer_reg_reg[8]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.038 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    BLDC_design_i/debounce_1/U0/timer_reg_reg[12]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.351 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.351    BLDC_design_i/debounce_1/U0/timer_reg_reg[16]_i_1_n_4
    SLICE_X43Y33         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.569     7.761    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y33         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[19]/C
                         clock pessimism              0.269     8.030    
                         clock uncertainty           -0.083     7.947    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.062     8.009    BLDC_design_i/debounce_1/U0/timer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.755%)  route 3.161ns (79.245%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 r  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.811     6.280    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.404 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_1/O
                         net (fo=24, routed)          0.639     7.042    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.565     7.758    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y29         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[0]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.205     7.738    BLDC_design_i/debounce_1/U0/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_1/U0/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.755%)  route 3.161ns (79.245%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.745     3.053    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y32         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.456     3.509 r  BLDC_design_i/debounce_1/U0/timer_reg_reg[15]/Q
                         net (fo=3, routed)           0.844     4.353    BLDC_design_i/debounce_1/U0/timer_reg_reg[15]
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.477 r  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6/O
                         net (fo=1, routed)           0.867     5.344    BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_6_n_0
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.124     5.468 r  BLDC_design_i/debounce_1/U0/FSM_sequential_pr_state[2]_i_2/O
                         net (fo=29, routed)          0.811     6.280    BLDC_design_i/debounce_1/U0/nx_state1
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.404 r  BLDC_design_i/debounce_1/U0/timer_reg[0]_i_1/O
                         net (fo=24, routed)          0.639     7.042    BLDC_design_i/debounce_1/U0/timer_reg[0]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.565     7.758    BLDC_design_i/debounce_1/U0/clk_200M_in
    SLICE_X43Y29         FDCE                                         r  BLDC_design_i/debounce_1/U0/timer_reg_reg[1]/C
                         clock pessimism              0.269     8.026    
                         clock uncertainty           -0.083     7.943    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.205     7.738    BLDC_design_i/debounce_1/U0/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  0.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.920%)  route 0.128ns (36.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.919    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.128     1.048 f  BLDC_design_i/btn_counter_0/U0/present_state_reg[0]/Q
                         net (fo=8, routed)           0.128     1.176    BLDC_design_i/btn_counter_0/U0/present_state[0]
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.099     1.275 r  BLDC_design_i/btn_counter_0/U0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.275    BLDC_design_i/btn_counter_0/U0/next_state[0]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/next_state_reg[0]/C
                         clock pessimism             -0.295     0.920    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.092     1.012    BLDC_design_i/btn_counter_0/U0/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.582     0.923    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  BLDC_design_i/btn_counter_0/U0/count_reg[3]/Q
                         net (fo=11, routed)          0.168     1.232    BLDC_design_i/btn_counter_0/U0/Q[3]
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  BLDC_design_i/btn_counter_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.277    BLDC_design_i/btn_counter_0/U0/p_1_in[3]
    SLICE_X41Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.848     1.218    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[3]/C
                         clock pessimism             -0.295     0.923    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091     1.013    BLDC_design_i/btn_counter_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.919    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/Q
                         net (fo=2, routed)           0.168     1.229    BLDC_design_i/btn_counter_0/U0/next_state_reg_n_0_[1]
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.274 r  BLDC_design_i/btn_counter_0/U0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.274    BLDC_design_i/btn_counter_0/U0/next_state[1]_i_1_n_0
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y25         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/next_state_reg[1]/C
                         clock pessimism             -0.295     0.920    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.091     1.011    BLDC_design_i/btn_counter_0/U0/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.732%)  route 0.212ns (53.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.582     0.923    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X40Y22         FDCE                                         r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     1.064 r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[2]/Q
                         net (fo=30, routed)          0.212     1.276    BLDC_design_i/debounce_0/U0/pr_state[2]
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.321 r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.321    BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state[0]_i_1_n_0
    SLICE_X42Y23         FDPE                                         r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.846     1.216    BLDC_design_i/debounce_0/U0/clk_200M_in
    SLICE_X42Y23         FDPE                                         r  BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[0]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X42Y23         FDPE (Hold_fdpe_C_D)         0.120     1.054    BLDC_design_i/debounce_0/U0/FSM_sequential_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.920    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y23         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     1.183    BLDC_design_i/btn_counter_0/U0/timer_reg_reg_n_0_[2]
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.294 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.294    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[0]_i_2_n_5
    SLICE_X40Y23         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.846     1.216    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y23         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.105     1.026    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.453%)  route 0.190ns (50.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.582     0.923    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  BLDC_design_i/btn_counter_0/U0/count_reg[1]/Q
                         net (fo=11, routed)          0.190     1.254    BLDC_design_i/btn_counter_0/U0/Q[1]
    SLICE_X41Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.299 r  BLDC_design_i/btn_counter_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.299    BLDC_design_i/btn_counter_0/U0/p_1_in[2]
    SLICE_X41Y23         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.846     1.216    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X41Y23         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[2]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.091     1.025    BLDC_design_i/btn_counter_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X39Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  BLDC_design_i/btn_counter_0/U0/count_reg[5]/Q
                         net (fo=7, routed)           0.179     1.238    BLDC_design_i/btn_counter_0/U0/Q[5]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  BLDC_design_i/btn_counter_0/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.283    BLDC_design_i/btn_counter_0/U0/p_1_in[5]
    SLICE_X39Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.843     1.213    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X39Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[5]/C
                         clock pessimism             -0.295     0.918    
    SLICE_X39Y24         FDRE (Hold_fdre_C_D)         0.091     1.009    BLDC_design_i/btn_counter_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.921    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X39Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  BLDC_design_i/btn_counter_0/U0/count_reg[4]/Q
                         net (fo=10, routed)          0.179     1.241    BLDC_design_i/btn_counter_0/U0/Q[4]
    SLICE_X39Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.286 r  BLDC_design_i/btn_counter_0/U0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.286    BLDC_design_i/btn_counter_0/U0/p_1_in[4]
    SLICE_X39Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.846     1.216    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X39Y22         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/count_reg[4]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.091     1.012    BLDC_design_i/btn_counter_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.579     0.919    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/Q
                         net (fo=2, routed)           0.133     1.193    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.304 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.304    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[4]_i_1_n_5
    SLICE_X40Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y24         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]/C
                         clock pessimism             -0.295     0.920    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.105     1.025    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.580     0.920    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y26         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/Q
                         net (fo=2, routed)           0.134     1.195    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.306 r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.306    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[12]_i_1_n_5
    SLICE_X40Y26         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    BLDC_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.846     1.216    BLDC_design_i/btn_counter_0/U0/clk_200M_in
    SLICE_X40Y26         FDRE                                         r  BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.105     1.026    BLDC_design_i/btn_counter_0/U0/timer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { BLDC_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  BLDC_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X42Y28   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X40Y27   BLDC_design_i/btn_counter_0/U0/timer_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X40Y27   BLDC_design_i/btn_counter_0/U0/timer_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   BLDC_design_i/debounce_1/U0/timer_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   BLDC_design_i/debounce_1/U0/timer_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y30   BLDC_design_i/debounce_1/U0/timer_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y19   BLDC_design_i/debounce_0/U0/timer_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y19   BLDC_design_i/debounce_0/U0/timer_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y19   BLDC_design_i/debounce_0/U0/timer_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y20   BLDC_design_i/debounce_0/U0/timer_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y20   BLDC_design_i/debounce_0/U0/timer_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y20   BLDC_design_i/debounce_0/U0/timer_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29   BLDC_design_i/debounce_1/U0/timer_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   BLDC_design_i/btn_counter_0/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y25   BLDC_design_i/btn_counter_0/U0/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y25   BLDC_design_i/btn_counter_0/U0/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y27   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y28   BLDC_design_i/PWM_generator_0/U0/scaler_counter_reg[9]/C



