<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p762" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_762{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_762{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_762{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_762{left:69px;bottom:381px;letter-spacing:-0.09px;}
#t5_762{left:155px;bottom:381px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_762{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t7_762{left:69px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t8_762{left:69px;bottom:323px;letter-spacing:-0.18px;word-spacing:-0.35px;}
#t9_762{left:336px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ta_762{left:431px;bottom:1068px;letter-spacing:0.16px;word-spacing:-0.09px;}
#tb_762{left:75px;bottom:1045px;letter-spacing:-0.15px;}
#tc_762{left:266px;bottom:1045px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#td_762{left:480px;bottom:1045px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_762{left:694px;bottom:1045px;letter-spacing:-0.16px;}
#tf_762{left:75px;bottom:1020px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tg_762{left:266px;bottom:1020px;}
#th_762{left:480px;bottom:1020px;}
#ti_762{left:694px;bottom:1020px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tj_762{left:694px;bottom:1004px;letter-spacing:-0.11px;}
#tk_762{left:694px;bottom:987px;letter-spacing:-0.12px;}
#tl_762{left:75px;bottom:962px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tm_762{left:75px;bottom:946px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tn_762{left:266px;bottom:962px;}
#to_762{left:480px;bottom:962px;}
#tp_762{left:694px;bottom:962px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tq_762{left:694px;bottom:946px;letter-spacing:-0.11px;}
#tr_762{left:694px;bottom:929px;letter-spacing:-0.12px;}
#ts_762{left:75px;bottom:904px;letter-spacing:-0.12px;}
#tt_762{left:266px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_762{left:480px;bottom:904px;letter-spacing:-0.12px;}
#tv_762{left:694px;bottom:904px;letter-spacing:-0.11px;}
#tw_762{left:75px;bottom:880px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_762{left:75px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_762{left:266px;bottom:880px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tz_762{left:266px;bottom:863px;letter-spacing:-0.11px;}
#t10_762{left:480px;bottom:880px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t11_762{left:480px;bottom:863px;letter-spacing:-0.12px;}
#t12_762{left:694px;bottom:880px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t13_762{left:694px;bottom:863px;letter-spacing:-0.11px;}
#t14_762{left:694px;bottom:846px;letter-spacing:-0.12px;}
#t15_762{left:75px;bottom:822px;letter-spacing:-0.12px;}
#t16_762{left:266px;bottom:822px;}
#t17_762{left:282px;bottom:822px;letter-spacing:-0.13px;}
#t18_762{left:282px;bottom:807px;letter-spacing:-0.11px;}
#t19_762{left:266px;bottom:791px;}
#t1a_762{left:282px;bottom:791px;letter-spacing:-0.13px;}
#t1b_762{left:282px;bottom:776px;letter-spacing:-0.11px;}
#t1c_762{left:282px;bottom:761px;letter-spacing:-0.09px;}
#t1d_762{left:266px;bottom:745px;}
#t1e_762{left:282px;bottom:745px;letter-spacing:-0.13px;}
#t1f_762{left:480px;bottom:822px;}
#t1g_762{left:496px;bottom:822px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_762{left:496px;bottom:807px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_762{left:480px;bottom:791px;}
#t1j_762{left:496px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_762{left:496px;bottom:776px;letter-spacing:-0.11px;}
#t1l_762{left:496px;bottom:761px;letter-spacing:-0.1px;}
#t1m_762{left:480px;bottom:745px;}
#t1n_762{left:496px;bottom:745px;letter-spacing:-0.13px;}
#t1o_762{left:694px;bottom:822px;letter-spacing:-0.11px;}
#t1p_762{left:75px;bottom:721px;letter-spacing:-0.12px;}
#t1q_762{left:75px;bottom:704px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_762{left:266px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_762{left:266px;bottom:704px;letter-spacing:-0.11px;}
#t1t_762{left:480px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1u_762{left:694px;bottom:721px;letter-spacing:-0.14px;}
#t1v_762{left:694px;bottom:704px;letter-spacing:-0.12px;}
#t1w_762{left:75px;bottom:680px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_762{left:266px;bottom:680px;letter-spacing:-0.11px;}
#t1y_762{left:480px;bottom:680px;letter-spacing:-0.11px;}
#t1z_762{left:75px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_762{left:266px;bottom:655px;letter-spacing:-0.12px;}
#t21_762{left:266px;bottom:639px;letter-spacing:-0.09px;}
#t22_762{left:480px;bottom:655px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_762{left:75px;bottom:614px;letter-spacing:-0.14px;}
#t24_762{left:266px;bottom:614px;letter-spacing:-0.1px;}
#t25_762{left:266px;bottom:597px;letter-spacing:-0.13px;}
#t26_762{left:480px;bottom:614px;letter-spacing:-0.1px;}
#t27_762{left:480px;bottom:597px;letter-spacing:-0.14px;}
#t28_762{left:75px;bottom:573px;letter-spacing:-0.14px;}
#t29_762{left:266px;bottom:573px;letter-spacing:-0.12px;}
#t2a_762{left:480px;bottom:573px;letter-spacing:-0.17px;}
#t2b_762{left:75px;bottom:548px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_762{left:266px;bottom:548px;letter-spacing:-0.11px;}
#t2d_762{left:480px;bottom:548px;letter-spacing:-0.16px;}
#t2e_762{left:75px;bottom:524px;letter-spacing:-0.11px;}
#t2f_762{left:266px;bottom:524px;letter-spacing:-0.13px;}
#t2g_762{left:480px;bottom:524px;letter-spacing:-0.18px;}
#t2h_762{left:75px;bottom:499px;letter-spacing:-0.1px;}
#t2i_762{left:266px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_762{left:480px;bottom:499px;letter-spacing:-0.13px;}
#t2k_762{left:694px;bottom:499px;letter-spacing:-0.1px;}
#t2l_762{left:75px;bottom:475px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_762{left:266px;bottom:475px;letter-spacing:-0.13px;}
#t2n_762{left:266px;bottom:458px;letter-spacing:-0.12px;}
#t2o_762{left:480px;bottom:475px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_762{left:480px;bottom:458px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_762{left:75px;bottom:434px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_762{left:266px;bottom:434px;letter-spacing:-0.12px;}
#t2s_762{left:480px;bottom:434px;letter-spacing:-0.19px;}
#t2t_762{left:326px;bottom:279px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2u_762{left:421px;bottom:279px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2v_762{left:75px;bottom:256px;letter-spacing:-0.16px;}
#t2w_762{left:256px;bottom:256px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2x_762{left:450px;bottom:256px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_762{left:666px;bottom:256px;letter-spacing:-0.16px;}
#t2z_762{left:75px;bottom:231px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_762{left:256px;bottom:231px;letter-spacing:-0.14px;}
#t31_762{left:450px;bottom:231px;letter-spacing:-0.14px;}
#t32_762{left:666px;bottom:231px;letter-spacing:-0.13px;}
#t33_762{left:75px;bottom:207px;letter-spacing:-0.13px;}
#t34_762{left:260px;bottom:207px;letter-spacing:-0.12px;}
#t35_762{left:450px;bottom:207px;letter-spacing:-0.11px;}
#t36_762{left:666px;bottom:207px;letter-spacing:-0.15px;}
#t37_762{left:75px;bottom:182px;letter-spacing:-0.14px;}
#t38_762{left:260px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t39_762{left:450px;bottom:182px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t3a_762{left:75px;bottom:158px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_762{left:256px;bottom:158px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t3c_762{left:256px;bottom:141px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t3d_762{left:450px;bottom:158px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3e_762{left:450px;bottom:141px;letter-spacing:-0.12px;}

.s1_762{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_762{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_762{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_762{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_762{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_762{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_762{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts762" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg762Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg762" style="-webkit-user-select: none;"><object width="935" height="1210" data="762/762.svg" type="image/svg+xml" id="pdf762" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_762" class="t s1_762">20-48 </span><span id="t2_762" class="t s1_762">Vol. 3B </span>
<span id="t3_762" class="t s2_762">PERFORMANCE MONITORING </span>
<span id="t4_762" class="t s3_762">20.3.6.1 </span><span id="t5_762" class="t s3_762">Processor Event Based Sampling (PEBS) Facility </span>
<span id="t6_762" class="t s4_762">The PEBS facility in the 4th Generation Intel Core processor is similar to those in processors based on Sandy Bridge </span>
<span id="t7_762" class="t s4_762">microarchitecture, with several enhanced features. The key components and differences of PEBS facility relative to </span>
<span id="t8_762" class="t s4_762">Sandy Bridge microarchitecture is summarized in Table 20-23. </span>
<span id="t9_762" class="t s5_762">Table 20-22. </span><span id="ta_762" class="t s5_762">Core PMU Comparison </span>
<span id="tb_762" class="t s6_762">Box </span><span id="tc_762" class="t s6_762">Haswell Microarchitecture </span><span id="td_762" class="t s6_762">Sandy Bridge Microarchitecture </span><span id="te_762" class="t s6_762">Comment </span>
<span id="tf_762" class="t s7_762"># of Fixed counters per thread </span><span id="tg_762" class="t s7_762">3 </span><span id="th_762" class="t s7_762">3 </span><span id="ti_762" class="t s7_762">Use CPUID to determine # </span>
<span id="tj_762" class="t s7_762">of counters. See Section </span>
<span id="tk_762" class="t s7_762">20.2.1. </span>
<span id="tl_762" class="t s7_762"># of general-purpose counters </span>
<span id="tm_762" class="t s7_762">per core </span>
<span id="tn_762" class="t s7_762">8 </span><span id="to_762" class="t s7_762">8 </span><span id="tp_762" class="t s7_762">Use CPUID to determine # </span>
<span id="tq_762" class="t s7_762">of counters. See Section </span>
<span id="tr_762" class="t s7_762">20.2.1. </span>
<span id="ts_762" class="t s7_762">Counter width (R,W) </span><span id="tt_762" class="t s7_762">R:48, W: 32/48 </span><span id="tu_762" class="t s7_762">R:48, W: 32/48 </span><span id="tv_762" class="t s7_762">See Section 20.2.2. </span>
<span id="tw_762" class="t s7_762"># of programmable counters </span>
<span id="tx_762" class="t s7_762">per thread </span>
<span id="ty_762" class="t s7_762">4 or (8 if a core not shared by two </span>
<span id="tz_762" class="t s7_762">threads) </span>
<span id="t10_762" class="t s7_762">4 or (8 if a core not shared by two </span>
<span id="t11_762" class="t s7_762">threads) </span>
<span id="t12_762" class="t s7_762">Use CPUID to determine # </span>
<span id="t13_762" class="t s7_762">of counters. See Section </span>
<span id="t14_762" class="t s7_762">20.2.1. </span>
<span id="t15_762" class="t s7_762">PMI Overhead Mitigation </span><span id="t16_762" class="t s7_762">• </span><span id="t17_762" class="t s7_762">Freeze_Perfmon_on_PMI with </span>
<span id="t18_762" class="t s7_762">legacy semantics. </span>
<span id="t19_762" class="t s7_762">• </span><span id="t1a_762" class="t s7_762">Freeze_LBR_on_PMI with </span>
<span id="t1b_762" class="t s7_762">legacy semantics for branch </span>
<span id="t1c_762" class="t s7_762">profiling. </span>
<span id="t1d_762" class="t s7_762">• </span><span id="t1e_762" class="t s7_762">Freeze_while_SMM. </span>
<span id="t1f_762" class="t s7_762">• </span><span id="t1g_762" class="t s7_762">Freeze_Perfmon_on_PMI with </span>
<span id="t1h_762" class="t s7_762">legacy semantics. </span>
<span id="t1i_762" class="t s7_762">• </span><span id="t1j_762" class="t s7_762">Freeze_LBR_on_PMI with </span>
<span id="t1k_762" class="t s7_762">legacy semantics for branch </span>
<span id="t1l_762" class="t s7_762">profiling. </span>
<span id="t1m_762" class="t s7_762">• </span><span id="t1n_762" class="t s7_762">Freeze_while_SMM. </span>
<span id="t1o_762" class="t s7_762">See Section 18.4.7. </span>
<span id="t1p_762" class="t s7_762">Processor Event Based </span>
<span id="t1q_762" class="t s7_762">Sampling (PEBS) Events </span>
<span id="t1r_762" class="t s7_762">See Table 20-12 and Section </span>
<span id="t1s_762" class="t s7_762">20.3.6.5.1. </span>
<span id="t1t_762" class="t s7_762">See Table 20-12. </span><span id="t1u_762" class="t s7_762">IA32_PMC4-IA32_PMC7 </span>
<span id="t1v_762" class="t s7_762">do not support PEBS. </span>
<span id="t1w_762" class="t s7_762">PEBS-Load Latency </span><span id="t1x_762" class="t s7_762">See Section 20.3.4.4.2. </span><span id="t1y_762" class="t s7_762">See Section 20.3.4.4.2. </span>
<span id="t1z_762" class="t s7_762">PEBS-Precise Store </span><span id="t20_762" class="t s7_762">No, replaced by Data Address </span>
<span id="t21_762" class="t s7_762">profiling. </span>
<span id="t22_762" class="t s7_762">Section 20.3.4.4.3 </span>
<span id="t23_762" class="t s7_762">PEBS-PDIR </span><span id="t24_762" class="t s7_762">Yes (using precise </span>
<span id="t25_762" class="t s7_762">INST_RETIRED.ALL) </span>
<span id="t26_762" class="t s7_762">Yes (using precise </span>
<span id="t27_762" class="t s7_762">INST_RETIRED.ALL) </span>
<span id="t28_762" class="t s7_762">PEBS-EventingIP </span><span id="t29_762" class="t s7_762">Yes </span><span id="t2a_762" class="t s7_762">No </span>
<span id="t2b_762" class="t s7_762">Data Address Profiling </span><span id="t2c_762" class="t s7_762">Yes </span><span id="t2d_762" class="t s7_762">No </span>
<span id="t2e_762" class="t s7_762">LBR Profiling </span><span id="t2f_762" class="t s7_762">Yes </span><span id="t2g_762" class="t s7_762">Yes </span>
<span id="t2h_762" class="t s7_762">Call Stack Profiling </span><span id="t2i_762" class="t s7_762">Yes, see Section 18.11. </span><span id="t2j_762" class="t s7_762">No </span><span id="t2k_762" class="t s7_762">Use LBR facility. </span>
<span id="t2l_762" class="t s7_762">Off-core Response Event </span><span id="t2m_762" class="t s7_762">MSR 1A6H and 1A7H; extended </span>
<span id="t2n_762" class="t s7_762">request and response types. </span>
<span id="t2o_762" class="t s7_762">MSR 1A6H and 1A7H; extended </span>
<span id="t2p_762" class="t s7_762">request and response types. </span>
<span id="t2q_762" class="t s7_762">Intel TSX support for Perfmon </span><span id="t2r_762" class="t s7_762">See Section 20.3.6.5. </span><span id="t2s_762" class="t s7_762">No </span>
<span id="t2t_762" class="t s5_762">Table 20-23. </span><span id="t2u_762" class="t s5_762">PEBS Facility Comparison </span>
<span id="t2v_762" class="t s6_762">Box </span><span id="t2w_762" class="t s6_762">Haswell Microarchitecture </span><span id="t2x_762" class="t s6_762">Sandy Bridge Microarchitecture </span><span id="t2y_762" class="t s6_762">Comment </span>
<span id="t2z_762" class="t s7_762">Valid IA32_PMCx </span><span id="t30_762" class="t s7_762">PMC0-PMC3 </span><span id="t31_762" class="t s7_762">PMC0-PMC3 </span><span id="t32_762" class="t s7_762">No PEBS on PMC4-PMC7 </span>
<span id="t33_762" class="t s7_762">PEBS Buffer Programming </span><span id="t34_762" class="t s7_762">Section 20.3.1.1.1 </span><span id="t35_762" class="t s7_762">Section 20.3.1.1.1 </span><span id="t36_762" class="t s7_762">Unchanged </span>
<span id="t37_762" class="t s7_762">IA32_PEBS_ENABLE Layout </span><span id="t38_762" class="t s7_762">Figure 20-15 </span><span id="t39_762" class="t s7_762">Figure 20-29 </span>
<span id="t3a_762" class="t s7_762">PEBS record layout </span><span id="t3b_762" class="t s7_762">Table 20-24; enhanced fields </span>
<span id="t3c_762" class="t s7_762">at offsets 98H, A0H, A8H, B0H. </span>
<span id="t3d_762" class="t s7_762">Table 20-3; enhanced fields at </span>
<span id="t3e_762" class="t s7_762">offsets 98H, A0H, A8H. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
