============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  01:52:13 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
reg_line_in_reg[15][2]/CP                                         0             0 R 
reg_line_in_reg[15][2]/Q        HS65_LS_DFPRQX27       15 89.8  127  +246     246 F 
gen_filter[1].U_S0/e3[2] 
  addinc_U_S22_add_18_16/A[2] 
    g521/A                                                             +0     246   
    g521/Z                      HS65_LS_NOR2X6          2  7.5   78   +96     341 R 
    g512/B                                                             +0     341   
    g512/Z                      HS65_LS_NAND2X7         1 15.6   89   +94     435 F 
    g493/A0                                                            +0     435   
    g493/S0                     HS65_LS_FA1X27          1 11.6   31  +183     619 R 
  addinc_U_S22_add_18_16/Z[3] 
  csa_tree_U_s23_add_18_10_groupi/in_0[3] 
    g1145/A0                                                           +0     619   
    g1145/S0                    HS65_LS_FA1X18          1 11.6   38  +171     790 R 
    g1127/A0                                                           +0     790   
    g1127/S0                    HS65_LS_FA1X18          1  7.6   34  +148     938 F 
    g308/A                                                             +0     938   
    g308/Z                      HS65_LS_IVX18           1  7.4   23   +27     965 R 
    g292/P                                                             +0     965   
    g292/Z                      HS65_LS_PAOI2X11        1  7.2   44   +36    1000 F 
    g3/A                                                               +0    1000   
    g3/Z                        HS65_LS_PAO2X18         1  7.1   27   +92    1092 F 
    g1168/A                                                            +0    1092   
    g1168/Z                     HS65_LS_PAOI2X6         2 16.9  139   +99    1191 R 
    g288/B                                                             +0    1191   
    g288/Z                      HS65_LS_OAI12X24        2 14.6   50   +69    1261 F 
    g287/B                                                             +0    1261   
    g287/Z                      HS65_LS_NAND2AX21       1 12.3   28   +34    1295 R 
    g285/B                                                             +0    1295   
    g285/Z                      HS65_LS_NAND2AX29       1 12.8   27   +29    1324 F 
    g284/CI                                                            +0    1325   
    g284/CO                     HS65_LS_FA1X27          1 15.6   34   +94    1419 F 
    g283/A0                                                            +0    1419   
    g283/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1520 F 
    g282/A0                                                            +0    1521   
    g282/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1622 F 
    g281/A0                                                            +0    1622   
    g281/CO                     HS65_LS_FA1X27          1 15.6   34  +102    1724 F 
    g280/A0                                                            +0    1724   
    g280/CO                     HS65_LS_FA1X27          1 12.8   31   +99    1823 F 
    g279/CI                                                            +0    1823   
    g279/CO                     HS65_LS_FA1X27          1 15.6   34   +97    1920 F 
    g278/A0                                                            +0    1920   
    g278/CO                     HS65_LS_FA1X27          1  9.2   30   +95    2015 F 
    g277/A                                                             +0    2015   
    g277/Z                      HS65_LSS_XNOR2X12       1  3.8   34   +64    2080 F 
  csa_tree_U_s23_add_18_10_groupi/out_0[15] 
gen_filter[1].U_S0/f3[9] 
reg_out_inter_reg[5][9]/D  <<<  HS65_LS_DFPRQX4                        +0    2080   
reg_out_inter_reg[5][9]/CP      setup                             0  +110    2190 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      2300 R 
                                adjustments                          -100    2200   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      10ps 
Start-point  : reg_line_in_reg[15][2]/CP
End-point    : reg_out_inter_reg[5][9]/D
