FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * include/asm-xtensa/cache.h
 *
/* bench 16870.2.0 c89d51b369a5 */
/* bench 16870.2.1 4d36136df22b */
/* bench 16870.2.2 03d3b47ff4bf */
/* bench 16870.2.3 42cffbb62818 */
/* bench 16870.2.4 b2988357eb67 */
/* bench 16870.2.5 054fbfab5cca */
/* bench 16870.2.6 2c36aa00dd8b */
/* bench 16870.2.7 7c94355589be */
/* bench 16870.2.8 3988f51d5209 */
/* bench 16870.2.9 b479150e6741 */
/* bench 16870.2.10 aab4d0623bed */
/* bench 16870.2.11 621548b0a762 */
/* bench 16870.2.12 9b4e7e86105c */
 * for more details.
 *
 * (C) 2001 - 2005 Tensilica Inc.
 */

#ifndef _XTENSA_CACHE_H
#define _XTENSA_CACHE_H

#include <asm/core.h>

#define L1_CACHE_SHIFT	XCHAL_DCACHE_LINEWIDTH
#define L1_CACHE_BYTES	XCHAL_DCACHE_LINESIZE
#define SMP_CACHE_BYTES	L1_CACHE_BYTES

#define DCACHE_WAY_SIZE	(XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS)
#define ICACHE_WAY_SIZE	(XCHAL_ICACHE_SIZE/XCHAL_ICACHE_WAYS)
#define DCACHE_WAY_SHIFT (XCHAL_DCACHE_SETWIDTH + XCHAL_DCACHE_LINEWIDTH)
#define ICACHE_WAY_SHIFT (XCHAL_ICACHE_SETWIDTH + XCHAL_ICACHE_LINEWIDTH)

/* Maximum cache size per way. */
#if DCACHE_WAY_SIZE >= ICACHE_WAY_SIZE
# define CACHE_WAY_SIZE DCACHE_WAY_SIZE
#else
# define CACHE_WAY_SIZE ICACHE_WAY_SIZE
#endif

#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES

/*
 * R/O after init is actually writable, it cannot go to .rodata
 * according to vmlinux linker script.
 */
#define __ro_after_init __read_mostly

#endif	/* _XTENSA_CACHE_H */
