// Generated by CIRCT firtool-1.62.0
module clint(	// src/main/scala/common/clint.scala:8:7
  input         clock,	// src/main/scala/common/clint.scala:8:7
                reset,	// src/main/scala/common/clint.scala:8:7
  input  [31:0] io_in_ar_addr,	// src/main/scala/common/clint.scala:9:14
  output [31:0] io_in_r_data	// src/main/scala/common/clint.scala:9:14
);

  reg [63:0] mtime;	// src/main/scala/common/clint.scala:20:22
  always @(posedge clock) begin	// src/main/scala/common/clint.scala:8:7
    if (reset)	// src/main/scala/common/clint.scala:8:7
      mtime <= 64'h0;	// src/main/scala/common/clint.scala:20:22
    else	// src/main/scala/common/clint.scala:8:7
      mtime <= mtime + 64'h1;	// src/main/scala/common/clint.scala:20:22, :21:18
  end // always @(posedge)
  assign io_in_r_data =
    io_in_ar_addr == 32'h200BFF8
      ? mtime[31:0]
      : io_in_ar_addr == 32'h200BFFC ? mtime[63:32] : 32'h0;	// src/main/scala/common/clint.scala:8:7, :20:22, :28:{23,39,56}, :29:{18,26}, :30:{30,61,69}, :31:{18,26}, :33:18
endmodule

