$date
	Thu Jun 22 20:27:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 ! z $end
$var reg 4 % next_state [3:0] $end
$var reg 4 & state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b0 %
0$
x#
0"
x!
$end
#1
0!
b0 &
1#
#2
1"
#3
0#
#4
0"
#6
b1 &
b1 %
1"
1$
#8
0"
#10
1"
#12
0"
#14
b10 &
b0 %
1"
0$
#16
0"
#18
b11 &
b100 %
1"
1$
#20
0"
#22
b101 %
b100 &
1"
#24
0"
#26
1!
b0 %
b101 &
1"
#28
0"
#30
0!
b1 %
b0 &
1"
#32
0"
#34
b0 %
1"
0$
#36
0"
#38
1"
#40
0"
#42
b1 &
b1 %
1"
1$
#44
0"
#46
b10 &
b0 %
1"
0$
#48
0"
#50
b11 &
b100 %
1"
1$
#52
0"
#54
b101 %
b100 &
1"
#56
0"
#58
1!
b0 %
b101 &
1"
#60
0"
#62
0!
b1 %
b0 &
1"
#64
0"
#66
b0 %
1"
0$
#68
0"
#70
b1 &
b1 %
1"
1$
#72
0"
#74
1"
#76
0"
#78
1"
#80
0"
#82
1"
#84
0"
#86
1"
#88
0"
#90
1"
#92
0"
