Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:38:49 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.440     -294.638                     69                  729        0.162        0.000                      0                  729        3.000        0.000                       0                   383  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -6.440     -294.638                     69                  729        0.162        0.000                      0                  729        3.000        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           69  Failing Endpoints,  Worst Slack       -6.440ns,  Total Violation     -294.638ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.440ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.465ns  (logic 8.685ns (64.500%)  route 4.780ns (35.500%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.115    add1/out_carry__5_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.438 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.438    sWrite10/add1_out[29]
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                 -6.440    

Slack (VIOLATED) :        -6.432ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.457ns  (logic 8.677ns (64.478%)  route 4.780ns (35.522%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.115    add1/out_carry__5_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.430 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.430    sWrite10/add1_out[31]
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                 -6.432    

Slack (VIOLATED) :        -6.356ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 8.601ns (64.277%)  route 4.780ns (35.723%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.115    add1/out_carry__5_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.354 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.354    sWrite10/add1_out[30]
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                 -6.356    

Slack (VIOLATED) :        -6.336ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.361ns  (logic 8.581ns (64.223%)  route 4.780ns (35.777%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.115 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.115    add1/out_carry__5_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.334 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.334    sWrite10/add1_out[28]
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y83         FDRE                                         r  sWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 -6.336    

Slack (VIOLATED) :        -6.329ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.307ns  (logic 8.660ns (65.077%)  route 4.647ns (34.923%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y84         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.774     2.203    fsm5/fsm5_out[1]
    SLICE_X42Y84         LUT5 (Prop_lut5_I1_O)        0.124     2.327 f  fsm5/q_addr0[3]_INST_0_i_5/O
                         net (fo=12, routed)          0.318     2.645    fsm4/out_reg[0]_3
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     2.769 f  fsm4/s_addr0[3]_INST_0_i_10/O
                         net (fo=8, routed)           1.019     3.787    fsm3/out_reg[0]_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.911 f  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=105, routed)         0.742     4.654    fsm2/out_reg[0]_rep__1_8
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     4.778 r  fsm2/out__0_i_3__0/O
                         net (fo=1, routed)           0.543     5.321    mult1/A[14]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.357 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.359    mult1/out__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.877 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.775    11.652    mult1/out__1_n_105
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.776 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.776    mult1/out_carry_i_3__0_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.309 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    mult1/out_carry_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.426 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.426    mult1/out_carry__0_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.645 r  mult1/out_carry__1/O[0]
                         net (fo=1, routed)           0.474    13.119    fsm2/out__3_0[8]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.295    13.414 r  fsm2/out_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    13.414    add2/out_reg[27]_0[0]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.946 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.946    add2/out_carry__5_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.280 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.280    qWrite10/add2_out[29]
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    qWrite10/clk
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                 -6.329    

Slack (VIOLATED) :        -6.323ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.348ns  (logic 8.568ns (64.188%)  route 4.780ns (35.812%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.321 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.321    sWrite10/add1_out[25]
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                 -6.323    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.340ns  (logic 8.560ns (64.167%)  route 4.780ns (35.833%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.313 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.313    sWrite10/add1_out[27]
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 8.639ns (65.022%)  route 4.647ns (34.978%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y84         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.774     2.203    fsm5/fsm5_out[1]
    SLICE_X42Y84         LUT5 (Prop_lut5_I1_O)        0.124     2.327 f  fsm5/q_addr0[3]_INST_0_i_5/O
                         net (fo=12, routed)          0.318     2.645    fsm4/out_reg[0]_3
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     2.769 f  fsm4/s_addr0[3]_INST_0_i_10/O
                         net (fo=8, routed)           1.019     3.787    fsm3/out_reg[0]_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.911 f  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=105, routed)         0.742     4.654    fsm2/out_reg[0]_rep__1_8
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     4.778 r  fsm2/out__0_i_3__0/O
                         net (fo=1, routed)           0.543     5.321    mult1/A[14]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.357 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.359    mult1/out__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.877 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.775    11.652    mult1/out__1_n_105
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.776 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.776    mult1/out_carry_i_3__0_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.309 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    mult1/out_carry_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.426 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.426    mult1/out_carry__0_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.645 r  mult1/out_carry__1/O[0]
                         net (fo=1, routed)           0.474    13.119    fsm2/out__3_0[8]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.295    13.414 r  fsm2/out_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    13.414    add2/out_reg[27]_0[0]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.946 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.946    add2/out_carry__5_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.259 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.259    qWrite10/add2_out[31]
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    qWrite10/clk
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.239ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 8.484ns (63.962%)  route 4.780ns (36.038%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm3/clk
    SLICE_X38Y79         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.835     2.326    fsm3/fsm3_out[0]
    SLICE_X37Y82         LUT4 (Prop_lut4_I0_O)        0.124     2.450 r  fsm3/s_addr0[3]_INST_0_i_26/O
                         net (fo=1, routed)           0.581     3.031    fsm3/s_addr0[3]_INST_0_i_26_n_0
    SLICE_X38Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.155 f  fsm3/s_addr0[3]_INST_0_i_12/O
                         net (fo=4, routed)           0.752     3.907    fsm3/s_addr0[3]_INST_0_i_12_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     4.031 f  fsm3/out[31]_i_2__3/O
                         net (fo=105, routed)         0.741     4.771    fsm2/out_reg[31]_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     4.895 r  fsm2/out__0_i_9/O
                         net (fo=1, routed)           0.555     5.450    mult0/mult0_left[8]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.486 r  mult0/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.488    mult0/out__0_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.006 r  mult0/out__1/P[0]
                         net (fo=2, routed)           0.716    11.722    mult0/out__1_n_105
    SLICE_X35Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.229 r  mult0/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult0/out_carry_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.563 r  mult0/out_carry__0/O[1]
                         net (fo=1, routed)           0.599    13.162    fsm2/out__3[5]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.303    13.465 r  fsm2/out_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.465    add1/out_reg[23][1]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.998 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.998    add1/out_carry__4_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.237 r  add1/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.237    sWrite10/add1_out[26]
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    sWrite10/clk
    SLICE_X36Y82         FDRE                                         r  sWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.109     7.998    sWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                 -6.239    

Slack (VIOLATED) :        -6.234ns  (required time - arrival time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.212ns  (logic 8.565ns (64.826%)  route 4.647ns (35.174%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.973     0.973    fsm5/clk
    SLICE_X43Y84         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.774     2.203    fsm5/fsm5_out[1]
    SLICE_X42Y84         LUT5 (Prop_lut5_I1_O)        0.124     2.327 f  fsm5/q_addr0[3]_INST_0_i_5/O
                         net (fo=12, routed)          0.318     2.645    fsm4/out_reg[0]_3
    SLICE_X41Y84         LUT6 (Prop_lut6_I1_O)        0.124     2.769 f  fsm4/s_addr0[3]_INST_0_i_10/O
                         net (fo=8, routed)           1.019     3.787    fsm3/out_reg[0]_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.911 f  fsm3/s_addr0[3]_INST_0_i_3/O
                         net (fo=105, routed)         0.742     4.654    fsm2/out_reg[0]_rep__1_8
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     4.778 r  fsm2/out__0_i_3__0/O
                         net (fo=1, routed)           0.543     5.321    mult1/A[14]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.036     9.357 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.359    mult1/out__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.877 r  mult1/out__1/P[0]
                         net (fo=2, routed)           0.775    11.652    mult1/out__1_n_105
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.776 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.776    mult1/out_carry_i_3__0_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.309 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.309    mult1/out_carry_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.426 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.426    mult1/out_carry__0_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.645 r  mult1/out_carry__1/O[0]
                         net (fo=1, routed)           0.474    13.119    fsm2/out__3_0[8]
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.295    13.414 r  fsm2/out_carry__5_i_8__0/O
                         net (fo=1, routed)           0.000    13.414    add2/out_reg[27]_0[0]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.946 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.946    add2/out_carry__5_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.185 r  add2/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.185    qWrite10/add2_out[30]
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=382, unset)          0.924     7.924    qWrite10/clk
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y88         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                 -6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 s00/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.443%)  route 0.065ns (20.557%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    s00/clk
    SLICE_X37Y78         FDRE                                         r  s00/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  s00/out_reg[9]/Q
                         net (fo=2, routed)           0.065     0.616    fsm2/out_reg[11]_2
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.661 r  fsm2/out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.661    add1/out_reg[11][1]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.727 r  add1/out_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.727    sWrite10/add1_out[9]
    SLICE_X36Y78         FDRE                                         r  sWrite10/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    sWrite10/clk
    SLICE_X36Y78         FDRE                                         r  sWrite10/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y78         FDRE (Hold_fdre_C_D)         0.134     0.566    sWrite10/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 s00/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    s00/clk
    SLICE_X37Y77         FDRE                                         r  s00/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  s00/out_reg[7]/Q
                         net (fo=2, routed)           0.092     0.643    fsm2/out_reg[7]_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  fsm2/out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.688    add1/out_reg[7][3]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.752 r  add1/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.752    sWrite10/add1_out[7]
    SLICE_X36Y77         FDRE                                         r  sWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    sWrite10/clk
    SLICE_X36Y77         FDRE                                         r  sWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.134     0.566    sWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 s00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    s00/clk
    SLICE_X37Y76         FDRE                                         r  s00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  s00/out_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    fsm2/out_reg[3]_3
    SLICE_X36Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.695 r  fsm2/out_carry_i_8/O
                         net (fo=1, routed)           0.000     0.695    add1/S[0]
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.765 r  add1/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.765    sWrite10/add1_out[0]
    SLICE_X36Y76         FDRE                                         r  sWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    sWrite10/clk
    SLICE_X36Y76         FDRE                                         r  sWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.134     0.566    sWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 q00/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.272ns (81.144%)  route 0.063ns (18.856%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    q00/clk
    SLICE_X32Y83         FDRE                                         r  q00/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  q00/out_reg[11]/Q
                         net (fo=2, routed)           0.063     0.637    fsm2/out_reg[11]_4
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.682 r  fsm2/out_carry__1_i_5__0/O
                         net (fo=1, routed)           0.000     0.682    add2/out_reg[11]_0[3]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.745 r  add2/out_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.745    qWrite10/add2_out[11]
    SLICE_X33Y83         FDRE                                         r  qWrite10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    qWrite10/clk
    SLICE_X33Y83         FDRE                                         r  qWrite10/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105     0.537    qWrite10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.001%)  route 0.140ns (42.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    fsm5/clk
    SLICE_X43Y84         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[1]/Q
                         net (fo=11, routed)          0.140     0.691    fsm5/fsm5_out[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.045     0.736 r  fsm5/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.736    fsm5/out[2]_i_1_n_0
    SLICE_X43Y85         FDRE                                         r  fsm5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    fsm5/clk
    SLICE_X43Y85         FDRE                                         r  fsm5/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm5/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.055%)  route 0.140ns (42.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X41Y84         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored0/out_reg[0]/Q
                         net (fo=9, routed)           0.140     0.691    fsm5/cond_stored0_out
    SLICE_X43Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.736 r  fsm5/out[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.736    done_reg0/out_reg[0]_0
    SLICE_X43Y84         FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    done_reg0/clk
    SLICE_X43Y84         FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.091     0.523    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 q00/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.279ns (81.768%)  route 0.062ns (18.232%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    q00/clk
    SLICE_X32Y83         FDRE                                         r  q00/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  q00/out_reg[8]/Q
                         net (fo=2, routed)           0.062     0.636    fsm2/out_reg[11]_7
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.681 r  fsm2/out_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000     0.681    add2/out_reg[11]_0[0]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.751 r  add2/out_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.751    qWrite10/add2_out[8]
    SLICE_X33Y83         FDRE                                         r  qWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    qWrite10/clk
    SLICE_X33Y83         FDRE                                         r  qWrite10/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.105     0.537    qWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    fsm4/clk
    SLICE_X45Y84         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[0]/Q
                         net (fo=14, routed)          0.145     0.697    fsm4/fsm4_out[0]
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  fsm4/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.742    fsm4/out[2]_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  fsm4/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    fsm4/clk
    SLICE_X44Y84         FDRE                                         r  fsm4/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm4/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.044%)  route 0.146ns (43.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X41Y84         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=9, routed)           0.146     0.697    i1/cond_computed0_out
    SLICE_X41Y84         LUT4 (Prop_lut4_I1_O)        0.045     0.742 r  i1/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.742    cond_stored0/out_reg[0]_0
    SLICE_X41Y84         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X41Y84         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 q00/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.410     0.410    q00/clk
    SLICE_X32Y88         FDRE                                         r  q00/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  q00/out_reg[31]/Q
                         net (fo=1, routed)           0.082     0.656    fsm2/out_reg[31]_5
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.701 r  fsm2/out_carry__6_i_4__0/O
                         net (fo=1, routed)           0.000     0.701    add2/out_reg[31]_0[3]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.764 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     0.764    qWrite10/add2_out[31]
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=382, unset)          0.432     0.432    qWrite10/clk
    SLICE_X33Y88         FDRE                                         r  qWrite10/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105     0.537    qWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X40Y81  A_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y86  A_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y87  A_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y87  A_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y86  A_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y87  A_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y87  A_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y86  A_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y80  A_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y75  A_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y81  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y86  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y87  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y86  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y86  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y80  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y75  A_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X40Y81  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y86  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y87  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y86  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y87  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y86  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y80  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y75  A_i_j0/out_reg[18]/C



