#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  1 16:31:26 2021
# Process ID: 10748
# Current directory: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10184 C:\Users\adgbir\OneDrive - TalTech\IAS0600_VHDL\FSMD_1\project_1\project_1.xpr
# Log file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/vivado.log
# Journal file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1036.797 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 16:32:57 2021...
DL/FSMD_1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.238 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.238 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1035.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1035.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1035.238 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 19:00:39 2021...
