0.7
2020.2
Oct 14 2022
05:20:55
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd,1715183165,vhdl,,,,c_accum_0,,,,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v,1715873917,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v,,delayLineBRAM,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v,1713974877,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v,,divider_32_20_0,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v,1713974877,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v,,divider_32_20,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,1713974878,vhdl,,,,mult_32_20_lm,,,,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,1715119272,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/binarization.v,,rgb2ycbcr_0,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd,1715180652,vhdl,,,,c_addsub_0,,,,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v,1715119272,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v,,,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd,1715180652,vhdl,,,,mult_gen_0,,,,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v,1715119272,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v,,,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v,1715119272,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,,rgb2ycbcr,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sim_1/imports/tb_src/tb_hdmi.v,1716147843,verilog,,,,tb_hdmi,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/imports/tb_src/hdmi_in.v,1712750594,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/imports/tb_src/hdmi_out.v,,hdmi_in,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/imports/tb_src/hdmi_out.v,1648454698,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/median5x5.v,,hdmi_out,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/binarization.v,1713369591,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v,,binarization,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/centroid.v,1715783279,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v,,centroid,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delayLinieBRAM_WP.v,1715870474,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v,,delayLinieBRAM_WP,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/delay_line.v,1710347165,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/imports/tb_src/hdmi_in.v,,delay_line,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/median5x5.v,1716389823,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v,,median5x5,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/register.v,1710346973,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vis_centroid.v,,register,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vis_centroid.v,1715181656,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v,,vis_centroid,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sources_1/new/vp.v,1716147817,verilog,,D:/programowanie/verilog/lab8_median/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.srcs/sim_1/imports/tb_src/tb_hdmi.v,,vp,,,../../../../hdmi_vga_zybo_LN.gen/sources_1/bd/hdmi_vga/ipshared/7698,,,,,
