--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2674410 paths analyzed, 32039 endpoints analyzed, 9036 failing endpoints
 9036 timing errors detected. (9036 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.390ns.
--------------------------------------------------------------------------------
Slack:                  -5.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (1.470 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.456ns (3.152ns logic, 7.304ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (1.470 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.456ns (3.152ns logic, 7.304ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (1.470 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D5     net (fanout=6)        0.854   cpu0/insn<11>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.418ns (3.152ns logic, 7.266ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  -5.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.763 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X63Y103.D4     net (fanout=51)       0.892   cpu0/insn<13>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.456ns (3.152ns logic, 7.304ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.293ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.763 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X64Y133.B1     net (fanout=42)       2.593   cpu0/insn<15>
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.293ns (3.028ns logic, 7.265ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  -5.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (3.152ns logic, 7.013ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (3.152ns logic, 7.013ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D5     net (fanout=6)        0.854   cpu0/insn<11>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                     10.127ns (3.152ns logic, 6.975ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram2 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (1.470 - 1.673)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram2 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y18.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram2
                                                       cpu0/ram0/Mram_ram2
    SLICE_X63Y129.C1     net (fanout=5)        3.119   cpu0/insn<5>
    SLICE_X63Y129.C      Tilo                  0.124   per_u/tx_wr
                                                       cpu0/_ramWE1
    SLICE_X63Y131.A6     net (fanout=257)      0.464   j1_io_wr
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                     10.070ns (3.028ns logic, 7.042ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -5.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.773 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X63Y103.D4     net (fanout=51)       0.892   cpu0/insn<13>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (3.152ns logic, 7.013ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_207 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.202ns (1.472 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X49Y122.A2     net (fanout=4104)     2.153   dpRm/dlptRAM/BUS_0001
    SLICE_X49Y122.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_195
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1921
    SLICE_X52Y123.CE     net (fanout=6)        0.850   dpRm/dlptRAM/ram_ClockEnableEqn_192
    SLICE_X52Y123.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_207
                                                       dpRm/dlptRAM/ram_FF_207
    -------------------------------------------------  ---------------------------
    Total                                     10.000ns (3.152ns logic, 6.848ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  -5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_207 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.202ns (1.472 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X49Y122.A2     net (fanout=4104)     2.153   dpRm/dlptRAM/BUS_0001
    SLICE_X49Y122.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_195
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1921
    SLICE_X52Y123.CE     net (fanout=6)        0.850   dpRm/dlptRAM/ram_ClockEnableEqn_192
    SLICE_X52Y123.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_207
                                                       dpRm/dlptRAM/ram_FF_207
    -------------------------------------------------  ---------------------------
    Total                                     10.000ns (3.152ns logic, 6.848ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  -5.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.204ns (1.470 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO0  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X64Y133.B6     net (fanout=11)       2.272   cpu0/insn<8>
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                      9.972ns (3.028ns logic, 6.944ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -5.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_109 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.204ns (1.470 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO0  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X64Y133.B6     net (fanout=11)       2.272   cpu0/insn<8>
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X52Y125.CE     net (fanout=6)        1.583   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X52Y125.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_109
                                                       dpRm/dlptRAM/ram_FF_109
    -------------------------------------------------  ---------------------------
    Total                                      9.972ns (3.028ns logic, 6.944ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -5.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_207 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.202ns (1.472 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D5     net (fanout=6)        0.854   cpu0/insn<11>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X49Y122.A2     net (fanout=4104)     2.153   dpRm/dlptRAM/BUS_0001
    SLICE_X49Y122.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_195
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1921
    SLICE_X52Y123.CE     net (fanout=6)        0.850   dpRm/dlptRAM/ram_ClockEnableEqn_192
    SLICE_X52Y123.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_207
                                                       dpRm/dlptRAM/ram_FF_207
    -------------------------------------------------  ---------------------------
    Total                                      9.962ns (3.152ns logic, 6.810ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  -5.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_207 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.765 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X63Y103.D4     net (fanout=51)       0.892   cpu0/insn<13>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X49Y122.A2     net (fanout=4104)     2.153   dpRm/dlptRAM/BUS_0001
    SLICE_X49Y122.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_195
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1921
    SLICE_X52Y123.CE     net (fanout=6)        0.850   dpRm/dlptRAM/ram_ClockEnableEqn_192
    SLICE_X52Y123.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_207
                                                       dpRm/dlptRAM/ram_FF_207
    -------------------------------------------------  ---------------------------
    Total                                     10.000ns (3.152ns logic, 6.848ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  -5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      10.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.099ns (0.773 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X64Y133.B1     net (fanout=42)       2.593   cpu0/insn<15>
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                     10.002ns (3.028ns logic, 6.974ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  -5.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_175 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X46Y116.C6     net (fanout=4104)     2.051   dpRm/dlptRAM/BUS_0001
    SLICE_X46Y116.C      Tilo                  0.124   dpRm/dlptRAM/ram_ff_165
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1601
    SLICE_X55Y116.CE     net (fanout=6)        0.825   dpRm/dlptRAM/ram_ClockEnableEqn_160
    SLICE_X55Y116.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_175
                                                       dpRm/dlptRAM/ram_FF_175
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (3.152ns logic, 6.721ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  -5.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_175 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X46Y116.C6     net (fanout=4104)     2.051   dpRm/dlptRAM/BUS_0001
    SLICE_X46Y116.C      Tilo                  0.124   dpRm/dlptRAM/ram_ff_165
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1601
    SLICE_X55Y116.CE     net (fanout=6)        0.825   dpRm/dlptRAM/ram_ClockEnableEqn_160
    SLICE_X55Y116.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_175
                                                       dpRm/dlptRAM/ram_FF_175
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (3.152ns logic, 6.721ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  -5.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_175 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.194ns (1.480 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D5     net (fanout=6)        0.854   cpu0/insn<11>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X46Y116.C6     net (fanout=4104)     2.051   dpRm/dlptRAM/BUS_0001
    SLICE_X46Y116.C      Tilo                  0.124   dpRm/dlptRAM/ram_ff_165
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1601
    SLICE_X55Y116.CE     net (fanout=6)        0.825   dpRm/dlptRAM/ram_ClockEnableEqn_160
    SLICE_X55Y116.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_175
                                                       dpRm/dlptRAM/ram_FF_175
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (3.152ns logic, 6.683ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram2 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_143 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (1.480 - 1.673)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram2 to dpRm/dlptRAM/ram_FF_143
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y18.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram2
                                                       cpu0/ram0/Mram_ram2
    SLICE_X63Y129.C1     net (fanout=5)        3.119   cpu0/insn<5>
    SLICE_X63Y129.C      Tilo                  0.124   per_u/tx_wr
                                                       cpu0/_ramWE1
    SLICE_X63Y131.A6     net (fanout=257)      0.464   j1_io_wr
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.B6     net (fanout=4104)     1.873   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.B      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1281
    SLICE_X59Y128.CE     net (fanout=5)        1.295   dpRm/dlptRAM/ram_ClockEnableEqn_128
    SLICE_X59Y128.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_143
                                                       dpRm/dlptRAM/ram_FF_143
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (3.028ns logic, 6.751ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_175 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.773 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO1  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X63Y103.D4     net (fanout=51)       0.892   cpu0/insn<13>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X46Y116.C6     net (fanout=4104)     2.051   dpRm/dlptRAM/BUS_0001
    SLICE_X46Y116.C      Tilo                  0.124   dpRm/dlptRAM/ram_ff_165
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1601
    SLICE_X55Y116.CE     net (fanout=6)        0.825   dpRm/dlptRAM/ram_ClockEnableEqn_160
    SLICE_X55Y116.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_175
                                                       dpRm/dlptRAM/ram_FF_175
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (3.152ns logic, 6.721ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  -4.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram4 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_207 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.765 - 0.872)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram4 to dpRm/dlptRAM/ram_FF_207
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDO3  Trcko_DOB             2.454   cpu0/ram0/Mram_ram4
                                                       cpu0/ram0/Mram_ram4
    SLICE_X64Y133.B1     net (fanout=42)       2.593   cpu0/insn<15>
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X49Y122.A2     net (fanout=4104)     2.153   dpRm/dlptRAM/BUS_0001
    SLICE_X49Y122.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_195
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1921
    SLICE_X52Y123.CE     net (fanout=6)        0.850   dpRm/dlptRAM/ram_ClockEnableEqn_192
    SLICE_X52Y123.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_207
                                                       dpRm/dlptRAM/ram_FF_207
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (3.028ns logic, 6.809ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  -4.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_99 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (1.486 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X48Y118.CE     net (fanout=6)        0.858   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X48Y118.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_99
                                                       dpRm/dlptRAM/ram_FF_99
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (3.152ns logic, 6.579ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  -4.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0/ram0/Mram_ram3 (RAM)
  Destination:          dpRm/dlptRAM/ram_FF_99 (FF)
  Requirement:          5.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (1.486 - 1.674)
  Source Clock:         sys_clk_i_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0/ram0/Mram_ram3 to dpRm/dlptRAM/ram_FF_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOBDO2  Trcko_DOB             2.454   cpu0/ram0/Mram_ram3
                                                       cpu0/ram0/Mram_ram3
    SLICE_X63Y103.D6     net (fanout=14)       0.892   cpu0/insn<10>
    SLICE_X63Y103.D      Tilo                  0.124   N8
                                                       cpu0/io_rd_SW0
    SLICE_X64Y133.B2     net (fanout=1)        1.740   N8
    SLICE_X64Y133.B      Tilo                  0.124   per_u/s[2]_GND_20_o_select_18_OUT<15>
                                                       cpu0/io_rd
    SLICE_X63Y131.A1     net (fanout=261)      1.213   j1_io_rd
    SLICE_X63Y131.A      Tilo                  0.124   dpRm/dlptRAM/BUS_0001_198
                                                       dpRm/dlptRAM/Mmux_BUS_000111
    SLICE_X42Y118.A6     net (fanout=4104)     1.876   dpRm/dlptRAM/BUS_0001
    SLICE_X42Y118.A      Tilo                  0.124   dpRm/dlptRAM/ram_ff_111
                                                       dpRm/dlptRAM/ram_ClockEnableEqn_1001
    SLICE_X48Y118.CE     net (fanout=6)        0.858   dpRm/dlptRAM/ram_ClockEnableEqn_100
    SLICE_X48Y118.CLK    Tceck                 0.202   dpRm/dlptRAM/ram_ff_99
                                                       dpRm/dlptRAM/ram_FF_99
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (3.152ns logic, 6.579ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram1/CLKARDCLKL
  Logical resource: cpu0/ram0/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram1/CLKARDCLKU
  Logical resource: cpu0/ram0/Mram_ram1/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0/ram0/Mram_ram1/CLKBWRCLKL
  Logical resource: cpu0/ram0/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0/ram0/Mram_ram1/CLKBWRCLKU
  Logical resource: cpu0/ram0/Mram_ram1/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram2/CLKARDCLKL
  Logical resource: cpu0/ram0/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X1Y18.CLKARDCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram2/CLKARDCLKU
  Logical resource: cpu0/ram0/Mram_ram2/CLKARDCLKU
  Location pin: RAMB36_X1Y18.CLKARDCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0/ram0/Mram_ram2/CLKBWRCLKL
  Logical resource: cpu0/ram0/Mram_ram2/CLKBWRCLKL
  Location pin: RAMB36_X1Y18.CLKBWRCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0/ram0/Mram_ram2/CLKBWRCLKU
  Logical resource: cpu0/ram0/Mram_ram2/CLKBWRCLKU
  Location pin: RAMB36_X1Y18.CLKBWRCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram3/CLKARDCLKL
  Logical resource: cpu0/ram0/Mram_ram3/CLKARDCLKL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram3/CLKARDCLKU
  Logical resource: cpu0/ram0/Mram_ram3/CLKARDCLKU
  Location pin: RAMB36_X1Y19.CLKARDCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0/ram0/Mram_ram3/CLKBWRCLKL
  Logical resource: cpu0/ram0/Mram_ram3/CLKBWRCLKL
  Location pin: RAMB36_X1Y19.CLKBWRCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0/ram0/Mram_ram3/CLKBWRCLKU
  Logical resource: cpu0/ram0/Mram_ram3/CLKBWRCLKU
  Location pin: RAMB36_X1Y19.CLKBWRCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram4/CLKARDCLKL
  Logical resource: cpu0/ram0/Mram_ram4/CLKARDCLKL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/ram0/Mram_ram4/CLKARDCLKU
  Logical resource: cpu0/ram0/Mram_ram4/CLKARDCLKU
  Location pin: RAMB36_X1Y20.CLKARDCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0/ram0/Mram_ram4/CLKBWRCLKL
  Logical resource: cpu0/ram0/Mram_ram4/CLKBWRCLKL
  Location pin: RAMB36_X1Y20.CLKBWRCLKL
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0/ram0/Mram_ram4/CLKBWRCLKU
  Logical resource: cpu0/ram0/Mram_ram4/CLKBWRCLKU
  Location pin: RAMB36_X1Y20.CLKBWRCLKU
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0/Mram_rstack/CLKARDCLK
  Logical resource: cpu0/Mram_rstack/CLKARDCLK
  Location pin: RAMB18_X2Y40.RDCLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMA/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMA/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMA_D1/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMA_D1/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMB/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMB/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMB_D1/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: j1_io_dout<5>/CLK
  Logical resource: cpu0/Mram_dstack1_RAMB_D1/CLK
  Location pin: SLICE_X66Y116.CLK
  Clock network: sys_clk_i_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_i      |   13.887|    9.900|   10.695|    6.397|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9036  Score: 28801706  (Setup/Max: 28801706, Hold: 0)

Constraints cover 2674410 paths, 0 nets, and 40273 connections

Design statistics:
   Minimum period:  21.390ns{1}   (Maximum frequency:  46.751MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun  7 09:58:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 886 MB



