// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_Loop_Col_DCT_Loop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        col_inbuf_address0,
        col_inbuf_ce0,
        col_inbuf_q0,
        col_inbuf_address1,
        col_inbuf_ce1,
        col_inbuf_q1,
        col_outbuf_address0,
        col_outbuf_ce0,
        col_outbuf_we0,
        col_outbuf_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] col_inbuf_address0;
output   col_inbuf_ce0;
input  [15:0] col_inbuf_q0;
output  [5:0] col_inbuf_address1;
output   col_inbuf_ce1;
input  [15:0] col_inbuf_q1;
output  [5:0] col_outbuf_address0;
output   col_outbuf_ce0;
output   col_outbuf_we0;
output  [15:0] col_outbuf_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] col_inbuf_address0;
reg col_inbuf_ce0;
reg[5:0] col_inbuf_address1;
reg col_inbuf_ce1;
reg col_outbuf_ce0;
reg col_outbuf_we0;
reg    ap_done_reg = 1'b0;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
wire   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
wire   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
wire   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
wire   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
wire   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
wire   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
wire   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [6:0] indvar_flatten_reg_259;
reg   [3:0] i_2_i_reg_270;
reg   [3:0] k_i_reg_281;
reg   [15:0] reg_293;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] exitcond_flatten_reg_622;
wire   [0:0] exitcond_flatten_fu_298_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1;
wire   [6:0] indvar_flatten_next_fu_304_p2;
reg   [6:0] indvar_flatten_next_reg_626;
wire   [3:0] i_2_i_mid2_fu_330_p3;
reg   [3:0] i_2_i_mid2_reg_631;
wire   [63:0] tmp_i_20_fu_338_p1;
reg   [63:0] tmp_i_20_reg_642;
wire   [7:0] p_addr2_fu_378_p2;
reg   [7:0] p_addr2_reg_672;
reg   [7:0] ap_reg_ppstg_p_addr2_reg_672_pp0_it1;
wire   [3:0] k_fu_384_p2;
reg   [3:0] k_reg_677;
reg   [14:0] dct_coeff_table_1_load_reg_692;
wire   [28:0] tmp_8_1_i_fu_435_p2;
reg   [28:0] tmp_8_1_i_reg_737;
reg   [14:0] dct_coeff_table_2_load_reg_742;
reg   [14:0] dct_coeff_table_4_load_reg_757;
reg   [14:0] dct_coeff_table_5_load_reg_767;
reg   [14:0] dct_coeff_table_6_load_reg_777;
reg   [14:0] dct_coeff_table_7_load_reg_782;
wire   [28:0] tmp_8_2_i_fu_486_p2;
reg   [28:0] tmp_8_2_i_reg_787;
wire   [28:0] tmp1_fu_529_p2;
reg   [28:0] tmp1_reg_812;
wire   [28:0] tmp_8_4_i_fu_541_p2;
reg   [28:0] tmp_8_4_i_reg_817;
wire   [28:0] tmp_8_6_i_fu_554_p2;
reg   [28:0] tmp_8_6_i_reg_822;
wire   [28:0] tmp_fu_565_p2;
reg   [28:0] tmp_reg_827;
wire   [28:0] tmp4_fu_583_p2;
reg   [28:0] tmp4_reg_832;
wire   [28:0] tmp6_fu_588_p2;
reg   [28:0] tmp6_reg_837;
wire   [28:0] tmp3_fu_598_p2;
reg   [28:0] tmp3_reg_842;
reg    ap_sig_bdd_219;
reg   [6:0] indvar_flatten_phi_fu_263_p4;
reg   [3:0] i_2_i_phi_fu_274_p4;
reg   [3:0] k_i_phi_fu_285_p4;
wire   [63:0] tmp_19_fu_356_p1;
wire   [63:0] tmp_21_fu_369_p1;
wire   [63:0] tmp_23_fu_411_p1;
wire   [63:0] tmp_25_fu_423_p1;
wire   [63:0] tmp_27_fu_462_p1;
wire   [63:0] tmp_29_fu_474_p1;
wire   [63:0] tmp_31_fu_512_p1;
wire   [63:0] tmp_33_fu_524_p1;
wire   [63:0] tmp_34_fu_618_p1;
wire   [0:0] exitcond1_i_fu_310_p2;
wire   [3:0] i_fu_324_p2;
wire   [3:0] k_i_mid2_fu_316_p3;
wire   [6:0] tmp_s_fu_344_p3;
wire   [6:0] tmp_20_fu_361_p3;
wire   [7:0] p_addr_cast_fu_352_p1;
wire   [7:0] tmp_i_trn_cast_fu_374_p1;
wire   [15:0] grp_fu_398_p0;
wire   [13:0] grp_fu_398_p1;
wire   [6:0] tmp_22_fu_404_p3;
wire   [6:0] tmp_24_fu_416_p3;
wire   [15:0] tmp_8_1_i_fu_435_p0;
wire   [14:0] tmp_8_1_i_fu_435_p1;
wire   [15:0] grp_fu_449_p0;
wire   [14:0] grp_fu_449_p1;
wire   [6:0] tmp_26_fu_455_p3;
wire   [6:0] tmp_28_fu_467_p3;
wire   [15:0] tmp_8_2_i_fu_486_p0;
wire   [14:0] tmp_8_2_i_fu_486_p1;
wire   [15:0] grp_fu_499_p0;
wire   [14:0] grp_fu_499_p1;
wire   [6:0] tmp_30_fu_505_p3;
wire   [6:0] tmp_32_fu_517_p3;
wire   [28:0] grp_fu_398_p2;
wire   [15:0] tmp_8_4_i_fu_541_p0;
wire   [14:0] tmp_8_4_i_fu_541_p1;
wire   [15:0] tmp_8_6_i_fu_554_p0;
wire   [14:0] tmp_8_6_i_fu_554_p1;
wire   [28:0] grp_fu_449_p2;
wire   [28:0] tmp2_fu_560_p2;
wire   [15:0] tmp_8_7_i_fu_577_p0;
wire   [14:0] tmp_8_7_i_fu_577_p1;
wire   [28:0] grp_fu_499_p2;
wire   [28:0] tmp_8_7_i_fu_577_p2;
wire   [28:0] tmp5_fu_594_p2;
wire   [28:0] tmp_2_i_fu_603_p2;
wire    grp_fu_398_ce;
wire    grp_fu_449_ce;
wire    grp_fu_499_ce;
reg   [2:0] ap_NS_fsm;
wire   [28:0] grp_fu_398_p10;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b1;
parameter    ap_ST_pp0_stg1_fsm_2 = 3'b10;
parameter    ap_ST_pp0_stg2_fsm_3 = 3'b11;
parameter    ap_ST_pp0_stg3_fsm_4 = 3'b100;
parameter    ap_ST_st10_fsm_5 = 3'b101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_true = 1'b1;


dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0 #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_0_address0 ),
    .ce0( dct_coeff_table_0_ce0 ),
    .q0( dct_coeff_table_0_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_1_address0 ),
    .ce0( dct_coeff_table_1_ce0 ),
    .q0( dct_coeff_table_1_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_2_address0 ),
    .ce0( dct_coeff_table_2_ce0 ),
    .q0( dct_coeff_table_2_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_3_address0 ),
    .ce0( dct_coeff_table_3_ce0 ),
    .q0( dct_coeff_table_3_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_4_address0 ),
    .ce0( dct_coeff_table_4_ce0 ),
    .q0( dct_coeff_table_4_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_5_address0 ),
    .ce0( dct_coeff_table_5_ce0 ),
    .q0( dct_coeff_table_5_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_6_address0 ),
    .ce0( dct_coeff_table_6_ce0 ),
    .q0( dct_coeff_table_6_q0 )
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dct_coeff_table_7_address0 ),
    .ce0( dct_coeff_table_7_ce0 ),
    .q0( dct_coeff_table_7_q0 )
);

dct_mul_16s_14ns_29_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mul_16s_14ns_29_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_398_p0 ),
    .din1( grp_fu_398_p1 ),
    .ce( grp_fu_398_ce ),
    .dout( grp_fu_398_p2 )
);

dct_mul_16s_15s_29_3 #(
    .ID( 19 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_16s_15s_29_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_449_p0 ),
    .din1( grp_fu_449_p1 ),
    .ce( grp_fu_449_ce ),
    .dout( grp_fu_449_p2 )
);

dct_mul_16s_15s_29_3 #(
    .ID( 20 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_16s_15s_29_3_U20(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_499_p0 ),
    .din1( grp_fu_499_p1 ),
    .ce( grp_fu_499_ce ),
    .dout( grp_fu_499_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_ST_st10_fsm_5 == ap_CS_fsm)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_flatten_fu_298_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_219)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_219) | ((ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm) & ~(exitcond_flatten_reg_622 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        i_2_i_reg_270 <= i_2_i_mid2_reg_631;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_219)) begin
        i_2_i_reg_270 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        indvar_flatten_reg_259 <= indvar_flatten_next_reg_626;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_219)) begin
        indvar_flatten_reg_259 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        k_i_reg_281 <= k_reg_677;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_219)) begin
        k_i_reg_281 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm)))) begin
        reg_293 <= col_inbuf_q0;
    end else if ((((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm)))) begin
        reg_293 <= col_inbuf_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm)) begin
        ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1 <= exitcond_flatten_reg_622;
        ap_reg_ppstg_p_addr2_reg_672_pp0_it1 <= p_addr2_reg_672;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_1_load_reg_692 <= dct_coeff_table_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm))) begin
        dct_coeff_table_2_load_reg_742 <= dct_coeff_table_2_q0;
        dct_coeff_table_4_load_reg_757 <= dct_coeff_table_4_q0;
        dct_coeff_table_5_load_reg_767 <= dct_coeff_table_5_q0;
        dct_coeff_table_6_load_reg_777 <= dct_coeff_table_6_q0;
        dct_coeff_table_7_load_reg_782 <= dct_coeff_table_7_q0;
        tmp_8_1_i_reg_737 <= tmp_8_1_i_fu_435_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        exitcond_flatten_reg_622 <= exitcond_flatten_fu_298_p2;
        indvar_flatten_next_reg_626 <= indvar_flatten_next_fu_304_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten_fu_298_p2))) begin
        i_2_i_mid2_reg_631 <= i_2_i_mid2_fu_330_p3;
        k_reg_677 <= k_fu_384_p2;
        p_addr2_reg_672 <= p_addr2_fu_378_p2;
        tmp_i_20_reg_642[0] <= tmp_i_20_fu_338_p1[0];
tmp_i_20_reg_642[1] <= tmp_i_20_fu_338_p1[1];
tmp_i_20_reg_642[2] <= tmp_i_20_fu_338_p1[2];
tmp_i_20_reg_642[3] <= tmp_i_20_fu_338_p1[3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm))) begin
        tmp1_reg_812 <= tmp1_fu_529_p2;
        tmp_8_2_i_reg_787 <= tmp_8_2_i_fu_486_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1))) begin
        tmp3_reg_842 <= tmp3_fu_598_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1))) begin
        tmp4_reg_832 <= tmp4_fu_583_p2;
        tmp6_reg_837 <= tmp6_fu_588_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        tmp_8_4_i_reg_817 <= tmp_8_4_i_fu_541_p2;
        tmp_8_6_i_reg_822 <= tmp_8_6_i_fu_554_p2;
        tmp_reg_827 <= tmp_fu_565_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm)
begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_ST_st10_fsm_5 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st10_fsm_5 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// col_inbuf_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_19_fu_356_p1 or tmp_23_fu_411_p1 or tmp_27_fu_462_p1 or tmp_31_fu_512_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm)) begin
            col_inbuf_address0 = tmp_31_fu_512_p1;
        end else if ((ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm)) begin
            col_inbuf_address0 = tmp_27_fu_462_p1;
        end else if ((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm)) begin
            col_inbuf_address0 = tmp_23_fu_411_p1;
        end else if ((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm)) begin
            col_inbuf_address0 = tmp_19_fu_356_p1;
        end else begin
            col_inbuf_address0 = 'bx;
        end
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

/// col_inbuf_address1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_21_fu_369_p1 or tmp_25_fu_423_p1 or tmp_29_fu_474_p1 or tmp_33_fu_524_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm)) begin
            col_inbuf_address1 = tmp_33_fu_524_p1;
        end else if ((ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm)) begin
            col_inbuf_address1 = tmp_29_fu_474_p1;
        end else if ((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm)) begin
            col_inbuf_address1 = tmp_25_fu_423_p1;
        end else if ((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm)) begin
            col_inbuf_address1 = tmp_21_fu_369_p1;
        end else begin
            col_inbuf_address1 = 'bx;
        end
    end else begin
        col_inbuf_address1 = 'bx;
    end
end

/// col_inbuf_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622 or exitcond_flatten_fu_298_p2)
begin
    if ((((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten_fu_298_p2)))) begin
        col_inbuf_ce0 = ap_const_logic_1;
    end else begin
        col_inbuf_ce0 = ap_const_logic_0;
    end
end

/// col_inbuf_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622 or exitcond_flatten_fu_298_p2)
begin
    if ((((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg2_fsm_3 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten_fu_298_p2)))) begin
        col_inbuf_ce1 = ap_const_logic_1;
    end else begin
        col_inbuf_ce1 = ap_const_logic_0;
    end
end

/// col_outbuf_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1))) begin
        col_outbuf_ce0 = ap_const_logic_1;
    end else begin
        col_outbuf_ce0 = ap_const_logic_0;
    end
end

/// col_outbuf_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_flatten_reg_622_pp0_it1))) begin
        col_outbuf_we0 = ap_const_logic_1;
    end else begin
        col_outbuf_we0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_298_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten_fu_298_p2))) begin
        dct_coeff_table_0_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_0_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_fu_298_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten_fu_298_p2))) begin
        dct_coeff_table_1_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_1_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_2_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_2_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_3_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_3_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_4_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_4_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_4_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_5_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_5_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_5_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_6_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_6_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_6_ce0 = ap_const_logic_0;
    end
end

/// dct_coeff_table_7_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or exitcond_flatten_reg_622)
begin
    if (((ap_ST_pp0_stg1_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_reg_622 == ap_const_lv1_0))) begin
        dct_coeff_table_7_ce0 = ap_const_logic_1;
    end else begin
        dct_coeff_table_7_ce0 = ap_const_logic_0;
    end
end

/// i_2_i_phi_fu_274_p4 assign process. ///
always @ (ap_CS_fsm or i_2_i_reg_270 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_622 or i_2_i_mid2_reg_631)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        i_2_i_phi_fu_274_p4 = i_2_i_mid2_reg_631;
    end else begin
        i_2_i_phi_fu_274_p4 = i_2_i_reg_270;
    end
end

/// indvar_flatten_phi_fu_263_p4 assign process. ///
always @ (ap_CS_fsm or indvar_flatten_reg_259 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_622 or indvar_flatten_next_reg_626)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        indvar_flatten_phi_fu_263_p4 = indvar_flatten_next_reg_626;
    end else begin
        indvar_flatten_phi_fu_263_p4 = indvar_flatten_reg_259;
    end
end

/// k_i_phi_fu_285_p4 assign process. ///
always @ (ap_CS_fsm or k_i_reg_281 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_reg_622 or k_reg_677)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_622 == ap_const_lv1_0) & (ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm))) begin
        k_i_phi_fu_285_p4 = k_reg_677;
    end else begin
        k_i_phi_fu_285_p4 = k_i_reg_281;
    end
end
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or exitcond_flatten_fu_298_p2 or ap_sig_bdd_219)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_219) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_pp0_stg0_fsm_1 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == exitcond_flatten_fu_298_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_5;
            end
        ap_ST_pp0_stg1_fsm_2 : 
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
        ap_ST_pp0_stg2_fsm_3 : 
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
        ap_ST_pp0_stg3_fsm_4 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_ST_pp0_stg3_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_5;
            end
        ap_ST_st10_fsm_5 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_219 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_219 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign col_outbuf_address0 = tmp_34_fu_618_p1;
assign col_outbuf_d0 = {{tmp_2_i_fu_603_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
assign dct_coeff_table_0_address0 = tmp_i_20_fu_338_p1;
assign dct_coeff_table_1_address0 = tmp_i_20_fu_338_p1;
assign dct_coeff_table_2_address0 = tmp_i_20_reg_642;
assign dct_coeff_table_3_address0 = tmp_i_20_reg_642;
assign dct_coeff_table_4_address0 = tmp_i_20_reg_642;
assign dct_coeff_table_5_address0 = tmp_i_20_reg_642;
assign dct_coeff_table_6_address0 = tmp_i_20_reg_642;
assign dct_coeff_table_7_address0 = tmp_i_20_reg_642;
assign exitcond1_i_fu_310_p2 = (k_i_phi_fu_285_p4 == ap_const_lv4_8? 1'b1: 1'b0);
assign exitcond_flatten_fu_298_p2 = (indvar_flatten_phi_fu_263_p4 == ap_const_lv7_40? 1'b1: 1'b0);
assign grp_fu_398_ce = ap_const_logic_1;
assign grp_fu_398_p0 = col_inbuf_q0;
assign grp_fu_398_p1 = grp_fu_398_p10;
assign grp_fu_398_p10 = $unsigned(dct_coeff_table_0_q0);
assign grp_fu_449_ce = ap_const_logic_1;
assign grp_fu_449_p0 = col_inbuf_q1;
assign grp_fu_449_p1 = dct_coeff_table_3_q0;
assign grp_fu_499_ce = ap_const_logic_1;
assign grp_fu_499_p0 = col_inbuf_q1;
assign grp_fu_499_p1 = dct_coeff_table_5_load_reg_767;
assign i_2_i_mid2_fu_330_p3 = ((exitcond1_i_fu_310_p2)? i_fu_324_p2: i_2_i_phi_fu_274_p4);
assign i_fu_324_p2 = (i_2_i_phi_fu_274_p4 + ap_const_lv4_1);
assign indvar_flatten_next_fu_304_p2 = (indvar_flatten_phi_fu_263_p4 + ap_const_lv7_1);
assign k_fu_384_p2 = (k_i_mid2_fu_316_p3 + ap_const_lv4_1);
assign k_i_mid2_fu_316_p3 = ((exitcond1_i_fu_310_p2)? ap_const_lv4_0: k_i_phi_fu_285_p4);
assign p_addr2_fu_378_p2 = (p_addr_cast_fu_352_p1 + tmp_i_trn_cast_fu_374_p1);
assign p_addr_cast_fu_352_p1 = $unsigned(tmp_s_fu_344_p3);
assign tmp1_fu_529_p2 = (tmp_8_1_i_reg_737 + grp_fu_398_p2);
assign tmp2_fu_560_p2 = (tmp_8_2_i_reg_787 + grp_fu_449_p2);
assign tmp3_fu_598_p2 = (tmp5_fu_594_p2 + tmp4_reg_832);
assign tmp4_fu_583_p2 = (tmp_8_4_i_reg_817 + grp_fu_499_p2);
assign tmp5_fu_594_p2 = (tmp6_reg_837 + tmp_8_6_i_reg_822);
assign tmp6_fu_588_p2 = (tmp_8_7_i_fu_577_p2 + ap_const_lv29_1000);
assign tmp_19_fu_356_p1 = $unsigned(tmp_s_fu_344_p3);
assign tmp_20_fu_361_p3 = {{i_2_i_mid2_fu_330_p3}, {ap_const_lv3_1}};
assign tmp_21_fu_369_p1 = $unsigned(tmp_20_fu_361_p3);
assign tmp_22_fu_404_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_2}};
assign tmp_23_fu_411_p1 = $unsigned(tmp_22_fu_404_p3);
assign tmp_24_fu_416_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_3}};
assign tmp_25_fu_423_p1 = $unsigned(tmp_24_fu_416_p3);
assign tmp_26_fu_455_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_4}};
assign tmp_27_fu_462_p1 = $unsigned(tmp_26_fu_455_p3);
assign tmp_28_fu_467_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_5}};
assign tmp_29_fu_474_p1 = $unsigned(tmp_28_fu_467_p3);
assign tmp_2_i_fu_603_p2 = (tmp3_reg_842 + tmp_reg_827);
assign tmp_30_fu_505_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_6}};
assign tmp_31_fu_512_p1 = $unsigned(tmp_30_fu_505_p3);
assign tmp_32_fu_517_p3 = {{i_2_i_mid2_reg_631}, {ap_const_lv3_7}};
assign tmp_33_fu_524_p1 = $unsigned(tmp_32_fu_517_p3);
assign tmp_34_fu_618_p1 = $unsigned(ap_reg_ppstg_p_addr2_reg_672_pp0_it1);
assign tmp_8_1_i_fu_435_p0 = reg_293;
assign tmp_8_1_i_fu_435_p1 = dct_coeff_table_1_load_reg_692;
assign tmp_8_1_i_fu_435_p2 = ($signed(tmp_8_1_i_fu_435_p0) * $signed(tmp_8_1_i_fu_435_p1));
assign tmp_8_2_i_fu_486_p0 = reg_293;
assign tmp_8_2_i_fu_486_p1 = dct_coeff_table_2_load_reg_742;
assign tmp_8_2_i_fu_486_p2 = ($signed(tmp_8_2_i_fu_486_p0) * $signed(tmp_8_2_i_fu_486_p1));
assign tmp_8_4_i_fu_541_p0 = reg_293;
assign tmp_8_4_i_fu_541_p1 = dct_coeff_table_4_load_reg_757;
assign tmp_8_4_i_fu_541_p2 = ($signed(tmp_8_4_i_fu_541_p0) * $signed(tmp_8_4_i_fu_541_p1));
assign tmp_8_6_i_fu_554_p0 = col_inbuf_q0;
assign tmp_8_6_i_fu_554_p1 = dct_coeff_table_6_load_reg_777;
assign tmp_8_6_i_fu_554_p2 = ($signed(tmp_8_6_i_fu_554_p0) * $signed(tmp_8_6_i_fu_554_p1));
assign tmp_8_7_i_fu_577_p0 = reg_293;
assign tmp_8_7_i_fu_577_p1 = dct_coeff_table_7_load_reg_782;
assign tmp_8_7_i_fu_577_p2 = ($signed(tmp_8_7_i_fu_577_p0) * $signed(tmp_8_7_i_fu_577_p1));
assign tmp_fu_565_p2 = (tmp2_fu_560_p2 + tmp1_reg_812);
assign tmp_i_20_fu_338_p1 = $unsigned(k_i_mid2_fu_316_p3);
assign tmp_i_trn_cast_fu_374_p1 = $unsigned(k_i_mid2_fu_316_p3);
assign tmp_s_fu_344_p3 = {{i_2_i_mid2_fu_330_p3}, {ap_const_lv3_0}};
always @ (posedge ap_clk)
begin
    tmp_i_20_reg_642[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end



endmodule //dct_Loop_Col_DCT_Loop_proc

