#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bc95946480 .scope module, "testbench_clean" "testbench_clean" 2 3;
 .timescale -9 -12;
v000001bc959d15f0_0 .var "addr", 7 0;
v000001bc959d1b90_0 .var "clk", 0 0;
v000001bc959d0830_0 .var "data_in", 7 0;
v000001bc959d1230_0 .net "data_out", 7 0, L_000001bc9598df50;  1 drivers
RS_000001bc95956a48 .resolv tri, v000001bc959cc130_0, L_000001bc9598e180;
v000001bc959d1c30_0 .net8 "hit", 0 0, RS_000001bc95956a48;  2 drivers
v000001bc959d01f0_0 .net "miss", 0 0, L_000001bc9598e8f0;  1 drivers
v000001bc959d0510_0 .var "read", 0 0;
v000001bc959d0330_0 .net "ready", 0 0, L_000001bc9598e340;  1 drivers
v000001bc959d0bf0_0 .var "reset", 0 0;
v000001bc959d1cd0_0 .var/i "test_count", 31 0;
v000001bc959d06f0_0 .var "write", 0 0;
E_000001bc9593aa00 .event posedge, v000001bc95955030_0;
S_000001bc9593e580 .scope task, "cpu_read" "cpu_read" 2 121, 2 121 0, S_000001bc95946480;
 .timescale -9 -12;
v000001bc95954770_0 .var "address", 7 0;
E_000001bc9593ae40 .event negedge, v000001bc95955030_0;
TD_testbench_clean.cpu_read ;
    %fork TD_testbench_clean.wait_for_ready, S_000001bc9590b9b0;
    %join;
    %wait E_000001bc9593ae40;
    %load/vec4 v000001bc95954770_0;
    %store/vec4 v000001bc959d15f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc959d0510_0, 0, 1;
    %vpi_call 2 130 "$display", "Time %0t: CPU READ  -> Address: 0x%h", $time, v000001bc95954770_0 {0 0 0};
    %fork TD_testbench_clean.wait_for_ready, S_000001bc9590b9b0;
    %join;
    %wait E_000001bc9593ae40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d0510_0, 0, 1;
    %load/vec4 v000001bc959d1c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 140 "$display", "Time %0t: *** HIT!  Data: 0x%h", $time, v000001bc959d1230_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bc959d01f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 142 "$display", "Time %0t: *** MISS! Data not in cache", $time {0 0 0};
T_0.2 ;
T_0.1 ;
    %end;
S_000001bc9594a110 .scope task, "cpu_write" "cpu_write" 2 99, 2 99 0, S_000001bc95946480;
 .timescale -9 -12;
v000001bc959549f0_0 .var "address", 7 0;
v000001bc95954e50_0 .var "data", 7 0;
TD_testbench_clean.cpu_write ;
    %fork TD_testbench_clean.wait_for_ready, S_000001bc9590b9b0;
    %join;
    %wait E_000001bc9593ae40;
    %load/vec4 v000001bc959549f0_0;
    %store/vec4 v000001bc959d15f0_0, 0, 8;
    %load/vec4 v000001bc95954e50_0;
    %store/vec4 v000001bc959d0830_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc959d06f0_0, 0, 1;
    %vpi_call 2 110 "$display", "Time %0t: CPU WRITE -> Address: 0x%h, Data: 0x%h", $time, v000001bc959549f0_0, v000001bc95954e50_0 {0 0 0};
    %fork TD_testbench_clean.wait_for_ready, S_000001bc9590b9b0;
    %join;
    %wait E_000001bc9593ae40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d06f0_0, 0, 1;
    %end;
S_000001bc959456a0 .scope module, "dut" "fully_associative_cache" 2 14, 3 1 0, S_000001bc95946480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "ready";
P_000001bc9593e1f0 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_000001bc9593e228 .param/l "BLOCK_SIZE" 0 3 3, +C4<00000000000000000000000000000001>;
P_000001bc9593e260 .param/l "CACHE_SIZE" 0 3 2, +C4<00000000000000000000000000000100>;
P_000001bc9593e298 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
L_000001bc9598df50 .functor BUFZ 8, v000001bc959cdfd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc9598e180 .functor BUFZ 1, v000001bc959cdad0_0, C4<0>, C4<0>, C4<0>;
L_000001bc9598e8f0 .functor BUFZ 1, v000001bc959cc4f0_0, C4<0>, C4<0>, C4<0>;
L_000001bc9598e340 .functor BUFZ 1, v000001bc959cf360_0, C4<0>, C4<0>, C4<0>;
v000001bc959cf900_0 .net "addr", 7 0, v000001bc959d15f0_0;  1 drivers
v000001bc959cf2c0_0 .net "cache_write_enable", 0 0, v000001bc959cd850_0;  1 drivers
v000001bc959cf0e0_0 .net "clear_dirty_bit", 0 0, v000001bc959cd030_0;  1 drivers
v000001bc959ce140_0 .net "clk", 0 0, v000001bc959d1b90_0;  1 drivers
v000001bc959ced20_0 .net "data_in", 7 0, v000001bc959d0830_0;  1 drivers
v000001bc959cfb80_0 .net "data_out", 7 0, L_000001bc9598df50;  alias, 1 drivers
v000001bc959cedc0_0 .net "data_out_0", 7 0, L_000001bc95926db0;  1 drivers
v000001bc959cee60_0 .net "data_out_1", 7 0, L_000001bc959273d0;  1 drivers
v000001bc959cf400_0 .net "data_out_2", 7 0, L_000001bc95927440;  1 drivers
v000001bc959cf680_0 .net "data_out_3", 7 0, L_000001bc959274b0;  1 drivers
v000001bc959cfc20_0 .net "dirty_0", 0 0, L_000001bc95926e90;  1 drivers
v000001bc959cf180_0 .net "dirty_1", 0 0, L_000001bc95926e20;  1 drivers
v000001bc959cf220_0 .net "dirty_2", 0 0, L_000001bc958f9230;  1 drivers
v000001bc959cf4a0_0 .net "dirty_3", 0 0, L_000001bc9598eab0;  1 drivers
v000001bc959cf540_0 .net8 "hit", 0 0, RS_000001bc95956a48;  alias, 2 drivers
v000001bc959cfcc0_0 .net "hit_index", 1 0, v000001bc959ccb30_0;  1 drivers
v000001bc959ce780_0 .net "hit_lines", 3 0, v000001bc959cd3f0_0;  1 drivers
v000001bc959cf5e0_0 .net "hit_signal", 0 0, v000001bc959cdad0_0;  1 drivers
v000001bc959ce320_0 .net "line_select", 3 0, v000001bc959cdc10_0;  1 drivers
v000001bc959cf720_0 .net "miss", 0 0, L_000001bc9598e8f0;  alias, 1 drivers
v000001bc959ce820_0 .net "miss_signal", 0 0, v000001bc959cc4f0_0;  1 drivers
v000001bc959ce8c0_0 .net "read", 0 0, v000001bc959d0510_0;  1 drivers
v000001bc959cfd60_0 .net "read_data_signal", 7 0, v000001bc959cdfd0_0;  1 drivers
v000001bc959cf7c0_0 .net "ready", 0 0, L_000001bc9598e340;  alias, 1 drivers
v000001bc959ce280_0 .net "ready_signal", 0 0, v000001bc959cf360_0;  1 drivers
v000001bc959cfe00_0 .net "replace_index", 1 0, v000001bc959cf040_0;  1 drivers
v000001bc959cfea0_0 .net "reset", 0 0, v000001bc959d0bf0_0;  1 drivers
v000001bc959ce3c0_0 .net "set_dirty_bit", 0 0, v000001bc959cfa40_0;  1 drivers
v000001bc959ce460_0 .net "set_valid_bit", 0 0, v000001bc959ceb40_0;  1 drivers
v000001bc959ce500_0 .net "tag_out_0", 7 0, L_000001bc95927590;  1 drivers
v000001bc959ce960_0 .net "tag_out_1", 7 0, L_000001bc959271a0;  1 drivers
v000001bc959ccef0_0 .net "tag_out_2", 7 0, L_000001bc959277c0;  1 drivers
v000001bc959d0e70_0 .net "tag_out_3", 7 0, L_000001bc95927910;  1 drivers
v000001bc959d0b50_0 .net "valid_0", 0 0, L_000001bc95926aa0;  1 drivers
v000001bc959d19b0_0 .net "valid_1", 0 0, L_000001bc95926b80;  1 drivers
v000001bc959d1a50_0 .net "valid_2", 0 0, L_000001bc95926bf0;  1 drivers
v000001bc959d12d0_0 .net "valid_3", 0 0, L_000001bc95926c60;  1 drivers
v000001bc959d1af0_0 .net "write", 0 0, v000001bc959d06f0_0;  1 drivers
S_000001bc95931db0 .scope module, "cache_array" "cache_memory_array" 3 44, 4 1 0, S_000001bc959456a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "line_select";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 8 "tag_in";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 1 "set_valid";
    .port_info 7 /INPUT 1 "set_dirty";
    .port_info 8 /INPUT 1 "clear_dirty";
    .port_info 9 /OUTPUT 8 "tag_out_0";
    .port_info 10 /OUTPUT 8 "tag_out_1";
    .port_info 11 /OUTPUT 8 "tag_out_2";
    .port_info 12 /OUTPUT 8 "tag_out_3";
    .port_info 13 /OUTPUT 8 "data_out_0";
    .port_info 14 /OUTPUT 8 "data_out_1";
    .port_info 15 /OUTPUT 8 "data_out_2";
    .port_info 16 /OUTPUT 8 "data_out_3";
    .port_info 17 /OUTPUT 1 "valid_0";
    .port_info 18 /OUTPUT 1 "valid_1";
    .port_info 19 /OUTPUT 1 "valid_2";
    .port_info 20 /OUTPUT 1 "valid_3";
    .port_info 21 /OUTPUT 1 "dirty_0";
    .port_info 22 /OUTPUT 1 "dirty_1";
    .port_info 23 /OUTPUT 1 "dirty_2";
    .port_info 24 /OUTPUT 1 "dirty_3";
P_000001bc95931f40 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_000001bc95931f78 .param/l "BLOCK_SIZE" 0 4 3, +C4<00000000000000000000000000000001>;
P_000001bc95931fb0 .param/l "CACHE_SIZE" 0 4 2, +C4<00000000000000000000000000000100>;
P_000001bc95931fe8 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_000001bc95927590 .functor BUFZ 8, v000001bc959cc1d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc959271a0 .functor BUFZ 8, v000001bc959ccdb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc959277c0 .functor BUFZ 8, v000001bc959cd0d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc95927910 .functor BUFZ 8, v000001bc959cd210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc95926db0 .functor BUFZ 8, v000001bc95954bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc959273d0 .functor BUFZ 8, v000001bc95954810_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc95927440 .functor BUFZ 8, v000001bc95954c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc959274b0 .functor BUFZ 8, v000001bc95954630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc95926aa0 .functor BUFZ 1, v000001bc959cdcb0_0, C4<0>, C4<0>, C4<0>;
L_000001bc95926b80 .functor BUFZ 1, v000001bc959cddf0_0, C4<0>, C4<0>, C4<0>;
L_000001bc95926bf0 .functor BUFZ 1, v000001bc959ccd10_0, C4<0>, C4<0>, C4<0>;
L_000001bc95926c60 .functor BUFZ 1, v000001bc959cd5d0_0, C4<0>, C4<0>, C4<0>;
L_000001bc95926e90 .functor BUFZ 1, v000001bc95955210_0, C4<0>, C4<0>, C4<0>;
L_000001bc95926e20 .functor BUFZ 1, v000001bc95954f90_0, C4<0>, C4<0>, C4<0>;
L_000001bc958f9230 .functor BUFZ 1, v000001bc959550d0_0, C4<0>, C4<0>, C4<0>;
L_000001bc9598eab0 .functor BUFZ 1, v000001bc95955170_0, C4<0>, C4<0>, C4<0>;
v000001bc95954590_0 .net "clear_dirty", 0 0, v000001bc959cd030_0;  alias, 1 drivers
v000001bc95955030_0 .net "clk", 0 0, v000001bc959d1b90_0;  alias, 1 drivers
v000001bc95954bd0_0 .var "data_0", 7 0;
v000001bc95954810_0 .var "data_1", 7 0;
v000001bc95954c70_0 .var "data_2", 7 0;
v000001bc95954630_0 .var "data_3", 7 0;
v000001bc959546d0_0 .net "data_in", 7 0, v000001bc959d0830_0;  alias, 1 drivers
v000001bc959548b0_0 .net "data_out_0", 7 0, L_000001bc95926db0;  alias, 1 drivers
v000001bc95954950_0 .net "data_out_1", 7 0, L_000001bc959273d0;  alias, 1 drivers
v000001bc95954d10_0 .net "data_out_2", 7 0, L_000001bc95927440;  alias, 1 drivers
v000001bc95954a90_0 .net "data_out_3", 7 0, L_000001bc959274b0;  alias, 1 drivers
v000001bc959543b0_0 .net "dirty_0", 0 0, L_000001bc95926e90;  alias, 1 drivers
v000001bc95955210_0 .var "dirty_0_reg", 0 0;
v000001bc95954db0_0 .net "dirty_1", 0 0, L_000001bc95926e20;  alias, 1 drivers
v000001bc95954f90_0 .var "dirty_1_reg", 0 0;
v000001bc95954ef0_0 .net "dirty_2", 0 0, L_000001bc958f9230;  alias, 1 drivers
v000001bc959550d0_0 .var "dirty_2_reg", 0 0;
v000001bc959552b0_0 .net "dirty_3", 0 0, L_000001bc9598eab0;  alias, 1 drivers
v000001bc95955170_0 .var "dirty_3_reg", 0 0;
v000001bc95954450_0 .net "line_select", 3 0, v000001bc959cdc10_0;  alias, 1 drivers
v000001bc959544f0_0 .net "reset", 0 0, v000001bc959d0bf0_0;  alias, 1 drivers
v000001bc959cc6d0_0 .net "set_dirty", 0 0, v000001bc959cfa40_0;  alias, 1 drivers
v000001bc959cd7b0_0 .net "set_valid", 0 0, v000001bc959ceb40_0;  alias, 1 drivers
v000001bc959cc1d0_0 .var "tag_0", 7 0;
v000001bc959ccdb0_0 .var "tag_1", 7 0;
v000001bc959cd0d0_0 .var "tag_2", 7 0;
v000001bc959cd210_0 .var "tag_3", 7 0;
v000001bc959cc270_0 .net "tag_in", 7 0, v000001bc959d15f0_0;  alias, 1 drivers
v000001bc959cc770_0 .net "tag_out_0", 7 0, L_000001bc95927590;  alias, 1 drivers
v000001bc959cc590_0 .net "tag_out_1", 7 0, L_000001bc959271a0;  alias, 1 drivers
v000001bc959cd2b0_0 .net "tag_out_2", 7 0, L_000001bc959277c0;  alias, 1 drivers
v000001bc959cd670_0 .net "tag_out_3", 7 0, L_000001bc95927910;  alias, 1 drivers
v000001bc959cc810_0 .net "valid_0", 0 0, L_000001bc95926aa0;  alias, 1 drivers
v000001bc959cdcb0_0 .var "valid_0_reg", 0 0;
v000001bc959cdd50_0 .net "valid_1", 0 0, L_000001bc95926b80;  alias, 1 drivers
v000001bc959cddf0_0 .var "valid_1_reg", 0 0;
v000001bc959cd8f0_0 .net "valid_2", 0 0, L_000001bc95926bf0;  alias, 1 drivers
v000001bc959ccd10_0 .var "valid_2_reg", 0 0;
v000001bc959cc8b0_0 .net "valid_3", 0 0, L_000001bc95926c60;  alias, 1 drivers
v000001bc959cd5d0_0 .var "valid_3_reg", 0 0;
v000001bc959cd710_0 .net "write_enable", 0 0, v000001bc959cd850_0;  alias, 1 drivers
E_000001bc9593b1c0 .event posedge, v000001bc959544f0_0, v000001bc95955030_0;
S_000001bc95947270 .scope module, "comparators" "comparator_logic" 3 73, 5 1 0, S_000001bc959456a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 8 "tag_out_0";
    .port_info 2 /INPUT 8 "tag_out_1";
    .port_info 3 /INPUT 8 "tag_out_2";
    .port_info 4 /INPUT 8 "tag_out_3";
    .port_info 5 /INPUT 1 "valid_0";
    .port_info 6 /INPUT 1 "valid_1";
    .port_info 7 /INPUT 1 "valid_2";
    .port_info 8 /INPUT 1 "valid_3";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 4 "hit_lines";
    .port_info 11 /OUTPUT 2 "hit_index";
P_000001bc959a9310 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_000001bc959a9348 .param/l "CACHE_SIZE" 0 5 2, +C4<00000000000000000000000000000100>;
v000001bc959cd350_0 .net "address", 7 0, v000001bc959d15f0_0;  alias, 1 drivers
v000001bc959cc130_0 .var "hit", 0 0;
v000001bc959ccb30_0 .var "hit_index", 1 0;
v000001bc959cd3f0_0 .var "hit_lines", 3 0;
v000001bc959cd490_0 .var "match_lines", 3 0;
v000001bc959cc3b0_0 .net "tag_out_0", 7 0, L_000001bc95927590;  alias, 1 drivers
v000001bc959cc950_0 .net "tag_out_1", 7 0, L_000001bc959271a0;  alias, 1 drivers
v000001bc959ccbd0_0 .net "tag_out_2", 7 0, L_000001bc959277c0;  alias, 1 drivers
v000001bc959cc310_0 .net "tag_out_3", 7 0, L_000001bc95927910;  alias, 1 drivers
v000001bc959cc630_0 .net "valid_0", 0 0, L_000001bc95926aa0;  alias, 1 drivers
v000001bc959cc9f0_0 .net "valid_1", 0 0, L_000001bc95926b80;  alias, 1 drivers
v000001bc959cca90_0 .net "valid_2", 0 0, L_000001bc95926bf0;  alias, 1 drivers
v000001bc959cd530_0 .net "valid_3", 0 0, L_000001bc95926c60;  alias, 1 drivers
E_000001bc9593b2c0/0 .event anyedge, v000001bc959cc810_0, v000001bc959cc770_0, v000001bc959cc270_0, v000001bc959cdd50_0;
E_000001bc9593b2c0/1 .event anyedge, v000001bc959cc590_0, v000001bc959cd8f0_0, v000001bc959cd2b0_0, v000001bc959cc8b0_0;
E_000001bc9593b2c0/2 .event anyedge, v000001bc959cd670_0, v000001bc959cd490_0;
E_000001bc9593b2c0 .event/or E_000001bc9593b2c0/0, E_000001bc9593b2c0/1, E_000001bc9593b2c0/2;
S_000001bc9590a890 .scope module, "controller" "cache_control_fsm" 3 99, 6 1 0, S_000001bc959456a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read_request";
    .port_info 3 /INPUT 1 "write_request";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "cache_hit";
    .port_info 7 /INPUT 4 "hit_lines";
    .port_info 8 /INPUT 2 "hit_index";
    .port_info 9 /INPUT 2 "replace_index";
    .port_info 10 /OUTPUT 4 "line_select";
    .port_info 11 /OUTPUT 1 "cache_write_enable";
    .port_info 12 /OUTPUT 1 "set_valid_bit";
    .port_info 13 /OUTPUT 1 "set_dirty_bit";
    .port_info 14 /OUTPUT 1 "clear_dirty_bit";
    .port_info 15 /OUTPUT 8 "read_data";
    .port_info 16 /OUTPUT 1 "hit_signal";
    .port_info 17 /OUTPUT 1 "miss_signal";
    .port_info 18 /OUTPUT 1 "ready";
P_000001bc958e1ea0 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_000001bc958e1ed8 .param/l "BLOCK_SIZE" 0 6 3, +C4<00000000000000000000000000000001>;
P_000001bc958e1f10 .param/l "CACHE_SIZE" 0 6 2, +C4<00000000000000000000000000000100>;
P_000001bc958e1f48 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000001000>;
P_000001bc958e1f80 .param/l "IDLE" 0 6 30, C4<000>;
P_000001bc958e1fb8 .param/l "READ_HIT" 0 6 32, C4<010>;
P_000001bc958e1ff0 .param/l "READ_MISS" 0 6 34, C4<100>;
P_000001bc958e2028 .param/l "TAG_COMPARE" 0 6 31, C4<001>;
P_000001bc958e2060 .param/l "UPDATE_CACHE" 0 6 36, C4<110>;
P_000001bc958e2098 .param/l "WRITE_HIT" 0 6 33, C4<011>;
P_000001bc958e20d0 .param/l "WRITE_MISS" 0 6 35, C4<101>;
v000001bc959cd170_0 .net "address", 7 0, v000001bc959d15f0_0;  alias, 1 drivers
v000001bc959cce50_0 .net8 "cache_hit", 0 0, RS_000001bc95956a48;  alias, 2 drivers
v000001bc959cd850_0 .var "cache_write_enable", 0 0;
v000001bc959cd030_0 .var "clear_dirty_bit", 0 0;
v000001bc959cc450_0 .net "clk", 0 0, v000001bc959d1b90_0;  alias, 1 drivers
v000001bc959ccf90_0 .var "current_state", 2 0;
v000001bc959cd990_0 .net "hit_index", 1 0, v000001bc959ccb30_0;  alias, 1 drivers
v000001bc959cda30_0 .net "hit_lines", 3 0, v000001bc959cd3f0_0;  alias, 1 drivers
v000001bc959cdad0_0 .var "hit_signal", 0 0;
v000001bc959cdc10_0 .var "line_select", 3 0;
v000001bc959cc4f0_0 .var "miss_signal", 0 0;
v000001bc959cdb70_0 .var "next_state", 2 0;
v000001bc959cdfd0_0 .var "read_data", 7 0;
v000001bc959cdf30_0 .var "read_operation", 0 0;
v000001bc959cffe0_0 .net "read_request", 0 0, v000001bc959d0510_0;  alias, 1 drivers
v000001bc959cf360_0 .var "ready", 0 0;
v000001bc959ce1e0_0 .net "replace_index", 1 0, v000001bc959cf040_0;  alias, 1 drivers
v000001bc959cf9a0_0 .net "reset", 0 0, v000001bc959d0bf0_0;  alias, 1 drivers
v000001bc959cea00_0 .var "saved_address", 7 0;
v000001bc959ce6e0_0 .var "saved_write_data", 7 0;
v000001bc959cfa40_0 .var "set_dirty_bit", 0 0;
v000001bc959ceb40_0 .var "set_valid_bit", 0 0;
v000001bc959cebe0_0 .var "target_line", 1 0;
v000001bc959cf860_0 .net "write_data", 7 0, v000001bc959d0830_0;  alias, 1 drivers
v000001bc959cef00_0 .net "write_request", 0 0, v000001bc959d06f0_0;  alias, 1 drivers
E_000001bc9593c1c0 .event anyedge, v000001bc959ccf90_0, v000001bc959cffe0_0, v000001bc959cef00_0, v000001bc959cc130_0;
S_000001bc958e2110 .scope function.vec4.s81, "state_to_string" "state_to_string" 6 45, 6 45 0, S_000001bc9590a890;
 .timescale -9 -12;
v000001bc959cde90_0 .var "state", 2 0;
; Variable state_to_string is vec4 return value of scope S_000001bc958e2110
TD_testbench_clean.dut.controller.state_to_string ;
    %load/vec4 v000001bc959cde90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 2862388892, 0, 58;
    %concati/vec4 5199694, 0, 23;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1229212741, 0, 81;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 2190392966, 0, 34;
    %concati/vec4 2660933762, 0, 32;
    %concati/vec4 21061, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 2760540808, 0, 50;
    %concati/vec4 1598572884, 0, 31;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 2930021032, 0, 42;
    %concati/vec4 2327744658, 0, 32;
    %concati/vec4 84, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 2760540808, 0, 42;
    %concati/vec4 3197801126, 0, 32;
    %concati/vec4 83, 0, 7;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 2930021032, 0, 34;
    %concati/vec4 2327747218, 0, 32;
    %concati/vec4 21331, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 2290264202, 0, 34;
    %concati/vec4 3196486278, 0, 32;
    %concati/vec4 18501, 0, 15;
    %ret/vec4 0, 0, 81;  Assign to state_to_string (store_vec4_to_lval)
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %end;
S_000001bc958ef690 .scope module, "repl_policy" "replacement_policy" 3 89, 7 1 0, S_000001bc959456a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "access_lines";
    .port_info 3 /INPUT 1 "update_policy";
    .port_info 4 /OUTPUT 2 "replace_index";
    .port_info 5 /OUTPUT 1 "replacement_ready";
P_000001bc9593c840 .param/l "CACHE_SIZE" 0 7 2, +C4<00000000000000000000000000000100>;
v000001bc959cefa0_0 .net "access_lines", 3 0, v000001bc959cd3f0_0;  alias, 1 drivers
v000001bc959cfae0_0 .net "clk", 0 0, v000001bc959d1b90_0;  alias, 1 drivers
v000001bc959cf040_0 .var "replace_index", 1 0;
v000001bc959ceaa0_0 .var "replacement_ready", 0 0;
v000001bc959ce640_0 .net "reset", 0 0, v000001bc959d0bf0_0;  alias, 1 drivers
v000001bc959cff40_0 .var "rr_pointer", 1 0;
v000001bc959cec80_0 .net8 "update_policy", 0 0, RS_000001bc95956a48;  alias, 2 drivers
S_000001bc9590b9b0 .scope task, "wait_for_ready" "wait_for_ready" 2 148, 2 148 0, S_000001bc95946480;
 .timescale -9 -12;
E_000001bc9593bfc0 .event posedge, v000001bc959cf7c0_0;
TD_testbench_clean.wait_for_ready ;
    %load/vec4 v000001bc959d0330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %wait E_000001bc9593bfc0;
T_3.13 ;
    %end;
    .scope S_000001bc95931db0;
T_4 ;
    %wait E_000001bc9593b1c0;
    %load/vec4 v000001bc959544f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959cc1d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959ccdb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959cd0d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959cd210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc95954bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc95954810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc95954c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc95954630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cdcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959ccd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cd5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95955210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95954f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959550d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95955170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bc95954450_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001bc959cd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bc959546d0_0;
    %assign/vec4 v000001bc95954bd0_0, 0;
T_4.4 ;
    %load/vec4 v000001bc959cc270_0;
    %assign/vec4 v000001bc959cc1d0_0, 0;
    %load/vec4 v000001bc959cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cdcb0_0, 0;
T_4.6 ;
    %load/vec4 v000001bc959cc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc95955210_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001bc95954590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95955210_0, 0;
T_4.10 ;
T_4.9 ;
T_4.2 ;
    %load/vec4 v000001bc95954450_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v000001bc959cd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000001bc959546d0_0;
    %assign/vec4 v000001bc95954810_0, 0;
T_4.14 ;
    %load/vec4 v000001bc959cc270_0;
    %assign/vec4 v000001bc959ccdb0_0, 0;
    %load/vec4 v000001bc959cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cddf0_0, 0;
T_4.16 ;
    %load/vec4 v000001bc959cc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc95954f90_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001bc95954590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95954f90_0, 0;
T_4.20 ;
T_4.19 ;
T_4.12 ;
    %load/vec4 v000001bc95954450_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v000001bc959cd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000001bc959546d0_0;
    %assign/vec4 v000001bc95954c70_0, 0;
T_4.24 ;
    %load/vec4 v000001bc959cc270_0;
    %assign/vec4 v000001bc959cd0d0_0, 0;
    %load/vec4 v000001bc959cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959ccd10_0, 0;
T_4.26 ;
    %load/vec4 v000001bc959cc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959550d0_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001bc95954590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959550d0_0, 0;
T_4.30 ;
T_4.29 ;
T_4.22 ;
    %load/vec4 v000001bc95954450_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000001bc959cd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000001bc959546d0_0;
    %assign/vec4 v000001bc95954630_0, 0;
T_4.34 ;
    %load/vec4 v000001bc959cc270_0;
    %assign/vec4 v000001bc959cd210_0, 0;
    %load/vec4 v000001bc959cd7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cd5d0_0, 0;
T_4.36 ;
    %load/vec4 v000001bc959cc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc95955170_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001bc95954590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc95955170_0, 0;
T_4.40 ;
T_4.39 ;
T_4.32 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bc95947270;
T_5 ;
    %wait E_000001bc9593b2c0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bc959cd490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959cc130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc959ccb30_0, 0, 2;
    %load/vec4 v000001bc959cc630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bc959cc3b0_0;
    %load/vec4 v000001bc959cd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc959cd490_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001bc959ccb30_0, 0, 2;
T_5.0 ;
    %load/vec4 v000001bc959cc9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v000001bc959cc950_0;
    %load/vec4 v000001bc959cd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc959cd490_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001bc959ccb30_0, 0, 2;
T_5.3 ;
    %load/vec4 v000001bc959cca90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.8, 9;
    %load/vec4 v000001bc959ccbd0_0;
    %load/vec4 v000001bc959cd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc959cd490_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bc959ccb30_0, 0, 2;
T_5.6 ;
    %load/vec4 v000001bc959cd530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v000001bc959cc310_0;
    %load/vec4 v000001bc959cd350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc959cd490_0, 4, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bc959ccb30_0, 0, 2;
T_5.9 ;
    %load/vec4 v000001bc959cd490_0;
    %store/vec4 v000001bc959cd3f0_0, 0, 4;
    %load/vec4 v000001bc959cd490_0;
    %or/r;
    %store/vec4 v000001bc959cc130_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bc958ef690;
T_6 ;
    %wait E_000001bc9593b1c0;
    %load/vec4 v000001bc959ce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bc959cff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959ceaa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bc959cf040_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001bc959cec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001bc959cff40_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001bc959cff40_0, 0;
    %load/vec4 v000001bc959cff40_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001bc959cf040_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001bc959cff40_0;
    %assign/vec4 v000001bc959cf040_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001bc9590a890;
T_7 ;
    %wait E_000001bc9593b1c0;
    %load/vec4 v000001bc959cf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001bc959ccf90_0, 0;
    %vpi_call 6 65 "$display", "[FSM] System Reset -> Initializing to IDLE state" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bc959cdb70_0;
    %assign/vec4 v000001bc959ccf90_0, 0;
    %load/vec4 v000001bc959ccf90_0;
    %load/vec4 v000001bc959cdb70_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001bc959ccf90_0;
    %store/vec4 v000001bc959cde90_0, 0, 3;
    %callf/vec4 TD_testbench_clean.dut.controller.state_to_string, S_000001bc958e2110;
    %load/vec4 v000001bc959cdb70_0;
    %store/vec4 v000001bc959cde90_0, 0, 3;
    %callf/vec4 TD_testbench_clean.dut.controller.state_to_string, S_000001bc958e2110;
    %vpi_call 6 69 "$display", "[FSM] State Transition: %s -> %s", S<1,vec4,u81>, S<0,vec4,u81> {2 0 0};
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bc9590a890;
T_8 ;
    %wait E_000001bc9593c1c0;
    %load/vec4 v000001bc959ccf90_0;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %load/vec4 v000001bc959ccf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v000001bc959cffe0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.11, 8;
    %load/vec4 v000001bc959cef00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.11;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
T_8.9 ;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v000001bc959cce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v000001bc959cffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
T_8.15 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001bc959cffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
T_8.17 ;
T_8.13 ;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc959cdb70_0, 0, 3;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001bc9590a890;
T_9 ;
    %wait E_000001bc9593b1c0;
    %load/vec4 v000001bc959cf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bc959cdc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cd850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959ceb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cd030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959cdfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cc4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959cea00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001bc959ce6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cdf30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bc959cebe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bc959cdc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cd850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959ceb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cd030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cc4f0_0, 0;
    %load/vec4 v000001bc959ccf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %load/vec4 v000001bc959cffe0_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.12, 8;
    %load/vec4 v000001bc959cef00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.12;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %load/vec4 v000001bc959cd170_0;
    %assign/vec4 v000001bc959cea00_0, 0;
    %load/vec4 v000001bc959cf860_0;
    %assign/vec4 v000001bc959ce6e0_0, 0;
    %load/vec4 v000001bc959cffe0_0;
    %assign/vec4 v000001bc959cdf30_0, 0;
    %load/vec4 v000001bc959cffe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %vpi_call 6 152 "$display", "[FSM] New %s Request -> Address: 0x%02h", S<0,vec4,u40>, v000001bc959cd170_0 {1 0 0};
T_9.10 ;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000001bc959cce50_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %vpi_call 6 158 "$display", "[FSM] Tag Comparison Result: %s", S<0,vec4,u32> {1 0 0};
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001bc959cd990_0;
    %assign/vec4/off/d v000001bc959cdc10_0, 4, 5;
    %load/vec4 v000001bc959cea00_0;
    %parti/s 4, 0, 2;
    %concati/vec4 10, 0, 4;
    %assign/vec4 v000001bc959cdfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %vpi_call 6 167 "$display", "[FSM] *** READ HIT *** Addr: 0x%02h -> Data: 0x%02h", v000001bc959cea00_0, v000001bc959cdfd0_0 {0 0 0};
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001bc959cd990_0;
    %assign/vec4/off/d v000001bc959cdc10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cd850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cfa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %vpi_call 6 177 "$display", "[FSM] *** WRITE HIT *** Addr: 0x%02h <- Data: 0x%02h", v000001bc959cea00_0, v000001bc959ce6e0_0 {0 0 0};
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cc4f0_0, 0;
    %load/vec4 v000001bc959ce1e0_0;
    %assign/vec4 v000001bc959cebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %vpi_call 6 185 "$display", "[FSM] *** READ MISS *** Addr: 0x%02h -> Replacing Line: %0d", v000001bc959cea00_0, v000001bc959ce1e0_0 {0 0 0};
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cc4f0_0, 0;
    %load/vec4 v000001bc959ce1e0_0;
    %assign/vec4 v000001bc959cebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %vpi_call 6 193 "$display", "[FSM] *** WRITE MISS *** Addr: 0x%02h -> Replacing Line: %0d", v000001bc959cea00_0, v000001bc959ce1e0_0 {0 0 0};
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001bc959cebe0_0;
    %assign/vec4/off/d v000001bc959cdc10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959ceb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cd850_0, 0;
    %load/vec4 v000001bc959cdf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v000001bc959cea00_0;
    %parti/s 4, 0, 2;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v000001bc959cdfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %vpi_call 6 205 "$display", "[FSM] Cache Update (READ) -> Line %0d: Addr 0x%02h = Data 0x%02h", v000001bc959cebe0_0, v000001bc959cea00_0, v000001bc959cdfd0_0 {0 0 0};
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cfa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cdad0_0, 0;
    %vpi_call 6 210 "$display", "[FSM] Cache Update (WRITE) -> Line %0d: Addr 0x%02h <- Data 0x%02h", v000001bc959cebe0_0, v000001bc959cea00_0, v000001bc959ce6e0_0 {0 0 0};
T_9.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bc959cf360_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bc95946480;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v000001bc959d1b90_0;
    %inv;
    %store/vec4 v000001bc959d1b90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bc95946480;
T_11 ;
    %vpi_call 2 33 "$dumpfile", "cache_waves.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bc95946480 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d1b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bc959d0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bc959d15f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bc959d0830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d06f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 45 "$display", "==================================================" {0 0 0};
    %vpi_call 2 46 "$display", "        Starting Cache Simulation" {0 0 0};
    %vpi_call 2 47 "$display", "==================================================" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc959d0bf0_0, 0, 1;
    %vpi_call 2 52 "$display", "Time %0t: Reset released", $time {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 56 "$display", "\012[Test %0d] Write then Read", v000001bc959d1cd0_0 {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001bc959549f0_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001bc95954e50_0, 0, 8;
    %fork TD_testbench_clean.cpu_write, S_000001bc9594a110;
    %join;
    %delay 20000, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 64 "$display", "\012[Test %0d] Read Miss", v000001bc959d1cd0_0 {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 70 "$display", "\012[Test %0d] Read Hit", v000001bc959d1cd0_0 {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %delay 50000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 76 "$display", "\012[Test %0d] Fill Cache", v000001bc959d1cd0_0 {0 0 0};
    %pushi/vec4 48, 0, 8;
    %store/vec4 v000001bc959549f0_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v000001bc95954e50_0, 0, 8;
    %fork TD_testbench_clean.cpu_write, S_000001bc9594a110;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001bc959549f0_0, 0, 8;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v000001bc95954e50_0, 0, 8;
    %fork TD_testbench_clean.cpu_write, S_000001bc9594a110;
    %join;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v000001bc959549f0_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001bc95954e50_0, 0, 8;
    %fork TD_testbench_clean.cpu_write, S_000001bc9594a110;
    %join;
    %delay 50000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001bc959d1cd0_0, 0, 32;
    %vpi_call 2 84 "$display", "\012[Test %0d] Verify Data", v000001bc959d1cd0_0 {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v000001bc95954770_0, 0, 8;
    %fork TD_testbench_clean.cpu_read, S_000001bc9593e580;
    %join;
    %delay 100000, 0;
    %vpi_call 2 92 "$display", "\012==================================================" {0 0 0};
    %vpi_call 2 93 "$display", "        All Tests Completed Successfully!" {0 0 0};
    %vpi_call 2 94 "$display", "==================================================" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001bc95946480;
T_12 ;
    %wait E_000001bc9593aa00;
    %load/vec4 v000001bc959d1c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000001bc959d0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_12.3, 9;
    %load/vec4 v000001bc959d06f0_0;
    %or;
T_12.3;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 160 "$display", "Time %0t: [CACHE] HIT  for address 0x%h", $time, v000001bc959d15f0_0 {0 0 0};
T_12.0 ;
    %load/vec4 v000001bc959d01f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000001bc959d0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_12.7, 9;
    %load/vec4 v000001bc959d06f0_0;
    %or;
T_12.7;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 163 "$display", "Time %0t: [CACHE] MISS for address 0x%h", $time, v000001bc959d15f0_0 {0 0 0};
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bc95946480;
T_13 ;
    %delay 5000000, 0;
    %vpi_call 2 170 "$display", "\012!!! ERROR: Simulation timeout !!!" {0 0 0};
    %vpi_call 2 171 "$display", "Simulation ran for 5000ns without completing" {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench_clean.v";
    "fully_associative_cache.v";
    "cache_memory_array.v";
    "comparator_logic.v";
    "cache_control_fsm.v";
    "replacement_policy.v";
