
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000001 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 41 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6250075 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 20209666 heartbeat IPC: 0.65748 cumulative IPC: 0.358177 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 48172027 heartbeat IPC: 0.357624 cumulative IPC: 0.357808 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 76159577 heartbeat IPC: 0.357302 cumulative IPC: 0.357605 (Simulation time: 0 hr 2 min 43 sec) 
Finished CPU 0 instructions: 25000002 cycles: 69909502 cumulative IPC: 0.357605 (Simulation time: 0 hr 2 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.357605 instructions: 25000002 cycles: 69909502
cpu0_DTLB TOTAL     ACCESS:    4748327  HIT:    4740201  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3938737  HIT:    3930614  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.401 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.508 cycles
cpu0_L1D TOTAL     ACCESS:    5545864  HIT:    4943166  MISS:     602698
cpu0_L1D LOAD      ACCESS:    3380509  HIT:    2778728  MISS:     601781
cpu0_L1D RFO       ACCESS:    2157621  HIT:    2157449  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 72.5426 cycles
cpu0_L2C TOTAL     ACCESS:     799937  HIT:     260032  MISS:     539905
cpu0_L2C LOAD      ACCESS:     601781  HIT:     257538  MISS:     344243
cpu0_L2C RFO       ACCESS:        172  HIT:          0  MISS:        172
cpu0_L2C PREFETCH  ACCESS:     195655  HIT:        341  MISS:     195314
cpu0_L2C WRITEBACK ACCESS:       1584  HIT:       1584  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        569  MISS:        176
cpu0_L2C PREFETCH  REQUESTED:     195655  ISSUED:     195655  USEFUL:     100799  USELESS:      94499
cpu0_L2C AVERAGE MISS LATENCY: 108.615 cycles
LLC TOTAL     ACCESS:     540528  HIT:       1514  MISS:     539014
LLC LOAD      ACCESS:     344243  HIT:        749  MISS:     343494
LLC RFO       ACCESS:        172  HIT:          0  MISS:        172
LLC PREFETCH  ACCESS:     195314  HIT:         48  MISS:     195266
LLC WRITEBACK ACCESS:        623  HIT:        623  MISS:          0
LLC TRANSLATION ACCESS:        176  HIT:         94  MISS:         82
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 87.7595 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     451572  ROW_BUFFER_MISS:      87442
 DBUS AVG_CONGESTED_CYCLE:    3.98867
 WQ ROW_BUFFER_HIT:        368  ROW_BUFFER_MISS:        244  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4837
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

