{"Source Block": ["verilog-ethernet/rtl/ip_demux_64_4.v@387:449@HdlStmProcess", "    output_ip_payload_tvalid_int = input_ip_payload_tvalid & input_ip_payload_tready;\n    output_ip_payload_tlast_int = input_ip_payload_tlast;\n    output_ip_payload_tuser_int = input_ip_payload_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_ip_hdr_ready_reg <= 0;\n        input_ip_payload_tready_reg <= 0;\n        output_0_ip_hdr_valid_reg <= 0;\n        output_1_ip_hdr_valid_reg <= 0;\n        output_2_ip_hdr_valid_reg <= 0;\n        output_3_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_ip_hdr_ready_reg <= input_ip_hdr_ready_next;\n        input_ip_payload_tready_reg <= input_ip_payload_tready_next;\n        output_0_ip_hdr_valid_reg <= output_0_ip_hdr_valid_next;\n        output_1_ip_hdr_valid_reg <= output_1_ip_hdr_valid_next;\n        output_2_ip_hdr_valid_reg <= output_2_ip_hdr_valid_next;\n        output_3_ip_hdr_valid_reg <= output_3_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_ip_payload_tdata_reg = 0;\nreg [7:0]  output_ip_payload_tkeep_reg = 0;\nreg        output_0_ip_payload_tvalid_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_mux_64_2.v@345:405", "    output_ip_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_ip_payload_tlast_int = current_input_tlast;\n    output_ip_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_ip_hdr_ready_reg <= 0;\n        input_1_ip_hdr_ready_reg <= 0;\n        input_0_ip_payload_tready_reg <= 0;\n        input_1_ip_payload_tready_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_ip_hdr_ready_reg <= input_0_ip_hdr_ready_next;\n        input_1_ip_hdr_ready_reg <= input_1_ip_hdr_ready_next;\n        input_0_ip_payload_tready_reg <= input_0_ip_payload_tready_next;\n        input_1_ip_payload_tready_reg <= input_1_ip_payload_tready_next;\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_ip_payload_tdata_reg = 0;\nreg [7:0]  output_ip_payload_tkeep_reg = 0;\nreg        output_ip_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/udp_demux_64_4.v@435:505", "    output_udp_payload_tvalid_int = input_udp_payload_tvalid & input_udp_payload_tready;\n    output_udp_payload_tlast_int = input_udp_payload_tlast;\n    output_udp_payload_tuser_int = input_udp_payload_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_udp_hdr_ready_reg <= 0;\n        input_udp_payload_tready_reg <= 0;\n        output_0_udp_hdr_valid_reg <= 0;\n        output_1_udp_hdr_valid_reg <= 0;\n        output_2_udp_hdr_valid_reg <= 0;\n        output_3_udp_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n        output_udp_source_port_reg <= 0;\n        output_udp_dest_port_reg <= 0;\n        output_udp_length_reg <= 0;\n        output_udp_checksum_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_udp_hdr_ready_reg <= input_udp_hdr_ready_next;\n        input_udp_payload_tready_reg <= input_udp_payload_tready_next;\n        output_0_udp_hdr_valid_reg <= output_0_udp_hdr_valid_next;\n        output_1_udp_hdr_valid_reg <= output_1_udp_hdr_valid_next;\n        output_2_udp_hdr_valid_reg <= output_2_udp_hdr_valid_next;\n        output_3_udp_hdr_valid_reg <= output_3_udp_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n        output_udp_source_port_reg <= output_udp_source_port_next;\n        output_udp_dest_port_reg <= output_udp_dest_port_next;\n        output_udp_length_reg <= output_udp_length_next;\n        output_udp_checksum_reg <= output_udp_checksum_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_udp_payload_tdata_reg = 0;\nreg [7:0]  output_udp_payload_tkeep_reg = 0;\nreg        output_0_udp_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@465:533", "    output_ip_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_ip_payload_tlast_int = current_input_tlast;\n    output_ip_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_ip_hdr_ready_reg <= 0;\n        input_1_ip_hdr_ready_reg <= 0;\n        input_2_ip_hdr_ready_reg <= 0;\n        input_3_ip_hdr_ready_reg <= 0;\n        input_0_ip_payload_tready_reg <= 0;\n        input_1_ip_payload_tready_reg <= 0;\n        input_2_ip_payload_tready_reg <= 0;\n        input_3_ip_payload_tready_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_ip_hdr_ready_reg <= input_0_ip_hdr_ready_next;\n        input_1_ip_hdr_ready_reg <= input_1_ip_hdr_ready_next;\n        input_2_ip_hdr_ready_reg <= input_2_ip_hdr_ready_next;\n        input_3_ip_hdr_ready_reg <= input_3_ip_hdr_ready_next;\n        input_0_ip_payload_tready_reg <= input_0_ip_payload_tready_next;\n        input_1_ip_payload_tready_reg <= input_1_ip_payload_tready_next;\n        input_2_ip_payload_tready_reg <= input_2_ip_payload_tready_next;\n        input_3_ip_payload_tready_reg <= input_3_ip_payload_tready_next;\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_ip_payload_tdata_reg = 0;\nreg [7:0]  output_ip_payload_tkeep_reg = 0;\nreg        output_ip_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/ip_demux_4.v@380:442", "    output_ip_payload_tvalid_int = input_ip_payload_tvalid & input_ip_payload_tready;\n    output_ip_payload_tlast_int = input_ip_payload_tlast;\n    output_ip_payload_tuser_int = input_ip_payload_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_ip_hdr_ready_reg <= 0;\n        input_ip_payload_tready_reg <= 0;\n        output_0_ip_hdr_valid_reg <= 0;\n        output_1_ip_hdr_valid_reg <= 0;\n        output_2_ip_hdr_valid_reg <= 0;\n        output_3_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_ip_hdr_ready_reg <= input_ip_hdr_ready_next;\n        input_ip_payload_tready_reg <= input_ip_payload_tready_next;\n        output_0_ip_hdr_valid_reg <= output_0_ip_hdr_valid_next;\n        output_1_ip_hdr_valid_reg <= output_1_ip_hdr_valid_next;\n        output_2_ip_hdr_valid_reg <= output_2_ip_hdr_valid_next;\n        output_3_ip_hdr_valid_reg <= output_3_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_0_ip_payload_tvalid_reg = 0;\nreg       output_1_ip_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@350:432", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        last_word_data_reg <= 0;\n        input_udp_hdr_ready_reg <= 0;\n        input_udp_payload_tready_reg <= 0;\n        udp_source_port_reg <= 0;\n        udp_dest_port_reg <= 0;\n        udp_length_reg <= 0;\n        udp_checksum_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n        busy_reg <= 0;\n        error_payload_early_termination_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_udp_hdr_ready_reg <= input_udp_hdr_ready_next;\n        input_udp_payload_tready_reg <= input_udp_payload_tready_next;\n\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        error_payload_early_termination_reg <= error_payload_early_termination_next;\n\n        // datapath\n        if (store_udp_hdr) begin\n            output_eth_dest_mac_reg <= input_eth_dest_mac;\n            output_eth_src_mac_reg <= input_eth_src_mac;\n            output_eth_type_reg <= input_eth_type;\n            output_ip_version_reg <= input_ip_version;\n            output_ip_ihl_reg <= input_ip_ihl;\n            output_ip_dscp_reg <= input_ip_dscp;\n            output_ip_ecn_reg <= input_ip_ecn;\n            output_ip_length_reg <= input_udp_length + 20;\n            output_ip_identification_reg <= input_ip_identification;\n            output_ip_flags_reg <= input_ip_flags;\n            output_ip_fragment_offset_reg <= input_ip_fragment_offset;\n            output_ip_ttl_reg <= input_ip_ttl;\n            output_ip_protocol_reg <= input_ip_protocol;\n            output_ip_header_checksum_reg <= input_ip_header_checksum;\n            output_ip_source_ip_reg <= input_ip_source_ip;\n            output_ip_dest_ip_reg <= input_ip_dest_ip;\n            udp_source_port_reg <= input_udp_source_port;\n            udp_dest_port_reg <= input_udp_dest_port;\n            udp_length_reg <= input_udp_length;\n            udp_checksum_reg <= input_udp_checksum;\n        end\n\n        if (store_last_word) begin\n            last_word_data_reg <= output_ip_payload_tdata_int;\n        end\n    end\nend\n\n// output datapath logic\nreg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@405:489", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        last_word_data_reg <= 0;\n        last_word_keep_reg <= 0;\n        input_udp_hdr_ready_reg <= 0;\n        input_udp_payload_tready_reg <= 0;\n        udp_source_port_reg <= 0;\n        udp_dest_port_reg <= 0;\n        udp_length_reg <= 0;\n        udp_checksum_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n        busy_reg <= 0;\n        error_payload_early_termination_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_udp_hdr_ready_reg <= input_udp_hdr_ready_next;\n        input_udp_payload_tready_reg <= input_udp_payload_tready_next;\n\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        error_payload_early_termination_reg <= error_payload_early_termination_next;\n\n        // datapath\n        if (store_udp_hdr) begin\n            output_eth_dest_mac_reg <= input_eth_dest_mac;\n            output_eth_src_mac_reg <= input_eth_src_mac;\n            output_eth_type_reg <= input_eth_type;\n            output_ip_version_reg <= input_ip_version;\n            output_ip_ihl_reg <= input_ip_ihl;\n            output_ip_dscp_reg <= input_ip_dscp;\n            output_ip_ecn_reg <= input_ip_ecn;\n            output_ip_length_reg <= input_udp_length + 20;\n            output_ip_identification_reg <= input_ip_identification;\n            output_ip_flags_reg <= input_ip_flags;\n            output_ip_fragment_offset_reg <= input_ip_fragment_offset;\n            output_ip_ttl_reg <= input_ip_ttl;\n            output_ip_protocol_reg <= input_ip_protocol;\n            output_ip_header_checksum_reg <= input_ip_header_checksum;\n            output_ip_source_ip_reg <= input_ip_source_ip;\n            output_ip_dest_ip_reg <= input_ip_dest_ip;\n            udp_source_port_reg <= input_udp_source_port;\n            udp_dest_port_reg <= input_udp_dest_port;\n            udp_length_reg <= input_udp_length;\n            udp_checksum_reg <= input_udp_checksum;\n        end\n\n        if (store_last_word) begin\n            last_word_data_reg <= output_ip_payload_tdata_int;\n            last_word_keep_reg <= output_ip_payload_tkeep_int;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_ip_payload_tdata_reg = 0;\nreg [7:0]  output_ip_payload_tkeep_reg = 0;\nreg        output_ip_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/ip_mux_4.v@453:521", "    output_ip_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_ip_payload_tlast_int = current_input_tlast;\n    output_ip_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_ip_hdr_ready_reg <= 0;\n        input_1_ip_hdr_ready_reg <= 0;\n        input_2_ip_hdr_ready_reg <= 0;\n        input_3_ip_hdr_ready_reg <= 0;\n        input_0_ip_payload_tready_reg <= 0;\n        input_1_ip_payload_tready_reg <= 0;\n        input_2_ip_payload_tready_reg <= 0;\n        input_3_ip_payload_tready_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_ip_hdr_ready_reg <= input_0_ip_hdr_ready_next;\n        input_1_ip_hdr_ready_reg <= input_1_ip_hdr_ready_next;\n        input_2_ip_hdr_ready_reg <= input_2_ip_hdr_ready_next;\n        input_3_ip_hdr_ready_reg <= input_3_ip_hdr_ready_next;\n        input_0_ip_payload_tready_reg <= input_0_ip_payload_tready_next;\n        input_1_ip_payload_tready_reg <= input_1_ip_payload_tready_next;\n        input_2_ip_payload_tready_reg <= input_2_ip_payload_tready_next;\n        input_3_ip_payload_tready_reg <= input_3_ip_payload_tready_next;\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/udp_demux_4.v@428:498", "    output_udp_payload_tvalid_int = input_udp_payload_tvalid & input_udp_payload_tready;\n    output_udp_payload_tlast_int = input_udp_payload_tlast;\n    output_udp_payload_tuser_int = input_udp_payload_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_udp_hdr_ready_reg <= 0;\n        input_udp_payload_tready_reg <= 0;\n        output_0_udp_hdr_valid_reg <= 0;\n        output_1_udp_hdr_valid_reg <= 0;\n        output_2_udp_hdr_valid_reg <= 0;\n        output_3_udp_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n        output_udp_source_port_reg <= 0;\n        output_udp_dest_port_reg <= 0;\n        output_udp_length_reg <= 0;\n        output_udp_checksum_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_udp_hdr_ready_reg <= input_udp_hdr_ready_next;\n        input_udp_payload_tready_reg <= input_udp_payload_tready_next;\n        output_0_udp_hdr_valid_reg <= output_0_udp_hdr_valid_next;\n        output_1_udp_hdr_valid_reg <= output_1_udp_hdr_valid_next;\n        output_2_udp_hdr_valid_reg <= output_2_udp_hdr_valid_next;\n        output_3_udp_hdr_valid_reg <= output_3_udp_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n        output_udp_source_port_reg <= output_udp_source_port_next;\n        output_udp_dest_port_reg <= output_udp_dest_port_next;\n        output_udp_length_reg <= output_udp_length_next;\n        output_udp_checksum_reg <= output_udp_checksum_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_udp_payload_tdata_reg = 0;\nreg       output_0_udp_payload_tvalid_reg = 0;\nreg       output_1_udp_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/ip_mux_2.v@337:397", "    output_ip_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_ip_payload_tlast_int = current_input_tlast;\n    output_ip_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_ip_hdr_ready_reg <= 0;\n        input_1_ip_hdr_ready_reg <= 0;\n        input_0_ip_payload_tready_reg <= 0;\n        input_1_ip_payload_tready_reg <= 0;\n        output_ip_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        output_ip_version_reg <= 0;\n        output_ip_ihl_reg <= 0;\n        output_ip_dscp_reg <= 0;\n        output_ip_ecn_reg <= 0;\n        output_ip_length_reg <= 0;\n        output_ip_identification_reg <= 0;\n        output_ip_flags_reg <= 0;\n        output_ip_fragment_offset_reg <= 0;\n        output_ip_ttl_reg <= 0;\n        output_ip_protocol_reg <= 0;\n        output_ip_header_checksum_reg <= 0;\n        output_ip_source_ip_reg <= 0;\n        output_ip_dest_ip_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_ip_hdr_ready_reg <= input_0_ip_hdr_ready_next;\n        input_1_ip_hdr_ready_reg <= input_1_ip_hdr_ready_next;\n        input_0_ip_payload_tready_reg <= input_0_ip_payload_tready_next;\n        input_1_ip_payload_tready_reg <= input_1_ip_payload_tready_next;\n        output_ip_hdr_valid_reg <= output_ip_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n        output_ip_version_reg <= output_ip_version_next;\n        output_ip_ihl_reg <= output_ip_ihl_next;\n        output_ip_dscp_reg <= output_ip_dscp_next;\n        output_ip_ecn_reg <= output_ip_ecn_next;\n        output_ip_length_reg <= output_ip_length_next;\n        output_ip_identification_reg <= output_ip_identification_next;\n        output_ip_flags_reg <= output_ip_flags_next;\n        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n        output_ip_ttl_reg <= output_ip_ttl_next;\n        output_ip_protocol_reg <= output_ip_protocol_next;\n        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n        output_ip_source_ip_reg <= output_ip_source_ip_next;\n        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_ip_payload_tdata_reg = 0;\nreg       output_ip_payload_tvalid_reg = 0;\nreg       output_ip_payload_tlast_reg = 0;\n"]], "Diff Content": {"Delete": [[394, "        select_reg <= 0;\n"], [395, "        frame_reg <= 0;\n"], [396, "        input_ip_hdr_ready_reg <= 0;\n"], [397, "        input_ip_payload_tready_reg <= 0;\n"], [398, "        output_0_ip_hdr_valid_reg <= 0;\n"], [399, "        output_1_ip_hdr_valid_reg <= 0;\n"], [400, "        output_2_ip_hdr_valid_reg <= 0;\n"], [401, "        output_3_ip_hdr_valid_reg <= 0;\n"], [402, "        output_eth_dest_mac_reg <= 0;\n"], [403, "        output_eth_src_mac_reg <= 0;\n"], [404, "        output_eth_type_reg <= 0;\n"], [405, "        output_ip_version_reg <= 0;\n"], [406, "        output_ip_ihl_reg <= 0;\n"], [407, "        output_ip_dscp_reg <= 0;\n"], [408, "        output_ip_ecn_reg <= 0;\n"], [409, "        output_ip_length_reg <= 0;\n"], [410, "        output_ip_identification_reg <= 0;\n"], [411, "        output_ip_flags_reg <= 0;\n"], [412, "        output_ip_fragment_offset_reg <= 0;\n"], [413, "        output_ip_ttl_reg <= 0;\n"], [414, "        output_ip_protocol_reg <= 0;\n"], [415, "        output_ip_header_checksum_reg <= 0;\n"], [416, "        output_ip_source_ip_reg <= 0;\n"], [417, "        output_ip_dest_ip_reg <= 0;\n"], [427, "        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n"], [428, "        output_eth_src_mac_reg <= output_eth_src_mac_next;\n"], [429, "        output_eth_type_reg <= output_eth_type_next;\n"], [430, "        output_ip_version_reg <= output_ip_version_next;\n"], [431, "        output_ip_ihl_reg <= output_ip_ihl_next;\n"], [432, "        output_ip_dscp_reg <= output_ip_dscp_next;\n"], [433, "        output_ip_ecn_reg <= output_ip_ecn_next;\n"], [434, "        output_ip_length_reg <= output_ip_length_next;\n"], [435, "        output_ip_identification_reg <= output_ip_identification_next;\n"], [436, "        output_ip_flags_reg <= output_ip_flags_next;\n"], [437, "        output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n"], [438, "        output_ip_ttl_reg <= output_ip_ttl_next;\n"], [439, "        output_ip_protocol_reg <= output_ip_protocol_next;\n"], [440, "        output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n"], [441, "        output_ip_source_ip_reg <= output_ip_source_ip_next;\n"], [442, "        output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n"]], "Add": [[417, "        select_reg <= 2'd0;\n"], [417, "        frame_reg <= 1'b0;\n"], [417, "        input_ip_hdr_ready_reg <= 1'b0;\n"], [417, "        input_ip_payload_tready_reg <= 1'b0;\n"], [417, "        output_0_ip_hdr_valid_reg <= 1'b0;\n"], [417, "        output_1_ip_hdr_valid_reg <= 1'b0;\n"], [417, "        output_2_ip_hdr_valid_reg <= 1'b0;\n"], [417, "        output_3_ip_hdr_valid_reg <= 1'b0;\n"], [443, "    output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n"], [443, "    output_eth_src_mac_reg <= output_eth_src_mac_next;\n"], [443, "    output_eth_type_reg <= output_eth_type_next;\n"], [443, "    output_ip_version_reg <= output_ip_version_next;\n"], [443, "    output_ip_ihl_reg <= output_ip_ihl_next;\n"], [443, "    output_ip_dscp_reg <= output_ip_dscp_next;\n"], [443, "    output_ip_ecn_reg <= output_ip_ecn_next;\n"], [443, "    output_ip_length_reg <= output_ip_length_next;\n"], [443, "    output_ip_identification_reg <= output_ip_identification_next;\n"], [443, "    output_ip_flags_reg <= output_ip_flags_next;\n"], [443, "    output_ip_fragment_offset_reg <= output_ip_fragment_offset_next;\n"], [443, "    output_ip_ttl_reg <= output_ip_ttl_next;\n"], [443, "    output_ip_protocol_reg <= output_ip_protocol_next;\n"], [443, "    output_ip_header_checksum_reg <= output_ip_header_checksum_next;\n"], [443, "    output_ip_source_ip_reg <= output_ip_source_ip_next;\n"], [443, "    output_ip_dest_ip_reg <= output_ip_dest_ip_next;\n"]]}}