/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A1 */
.set A1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set A1__0__MASK, 0x01
.set A1__0__PC, CYREG_PRT2_PC0
.set A1__0__PORT, 2
.set A1__0__SHIFT, 0
.set A1__AG, CYREG_PRT2_AG
.set A1__AMUX, CYREG_PRT2_AMUX
.set A1__BIE, CYREG_PRT2_BIE
.set A1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A1__BYP, CYREG_PRT2_BYP
.set A1__CTL, CYREG_PRT2_CTL
.set A1__DM0, CYREG_PRT2_DM0
.set A1__DM1, CYREG_PRT2_DM1
.set A1__DM2, CYREG_PRT2_DM2
.set A1__DR, CYREG_PRT2_DR
.set A1__INP_DIS, CYREG_PRT2_INP_DIS
.set A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A1__LCD_EN, CYREG_PRT2_LCD_EN
.set A1__MASK, 0x01
.set A1__PORT, 2
.set A1__PRT, CYREG_PRT2_PRT
.set A1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A1__PS, CYREG_PRT2_PS
.set A1__SHIFT, 0
.set A1__SLW, CYREG_PRT2_SLW

/* A2 */
.set A2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set A2__0__MASK, 0x02
.set A2__0__PC, CYREG_PRT2_PC1
.set A2__0__PORT, 2
.set A2__0__SHIFT, 1
.set A2__AG, CYREG_PRT2_AG
.set A2__AMUX, CYREG_PRT2_AMUX
.set A2__BIE, CYREG_PRT2_BIE
.set A2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A2__BYP, CYREG_PRT2_BYP
.set A2__CTL, CYREG_PRT2_CTL
.set A2__DM0, CYREG_PRT2_DM0
.set A2__DM1, CYREG_PRT2_DM1
.set A2__DM2, CYREG_PRT2_DM2
.set A2__DR, CYREG_PRT2_DR
.set A2__INP_DIS, CYREG_PRT2_INP_DIS
.set A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A2__LCD_EN, CYREG_PRT2_LCD_EN
.set A2__MASK, 0x02
.set A2__PORT, 2
.set A2__PRT, CYREG_PRT2_PRT
.set A2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A2__PS, CYREG_PRT2_PS
.set A2__SHIFT, 1
.set A2__SLW, CYREG_PRT2_SLW

/* B1 */
.set B1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set B1__0__MASK, 0x08
.set B1__0__PC, CYREG_PRT2_PC3
.set B1__0__PORT, 2
.set B1__0__SHIFT, 3
.set B1__AG, CYREG_PRT2_AG
.set B1__AMUX, CYREG_PRT2_AMUX
.set B1__BIE, CYREG_PRT2_BIE
.set B1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B1__BYP, CYREG_PRT2_BYP
.set B1__CTL, CYREG_PRT2_CTL
.set B1__DM0, CYREG_PRT2_DM0
.set B1__DM1, CYREG_PRT2_DM1
.set B1__DM2, CYREG_PRT2_DM2
.set B1__DR, CYREG_PRT2_DR
.set B1__INP_DIS, CYREG_PRT2_INP_DIS
.set B1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B1__LCD_EN, CYREG_PRT2_LCD_EN
.set B1__MASK, 0x08
.set B1__PORT, 2
.set B1__PRT, CYREG_PRT2_PRT
.set B1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B1__PS, CYREG_PRT2_PS
.set B1__SHIFT, 3
.set B1__SLW, CYREG_PRT2_SLW

/* B2 */
.set B2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set B2__0__MASK, 0x10
.set B2__0__PC, CYREG_PRT2_PC4
.set B2__0__PORT, 2
.set B2__0__SHIFT, 4
.set B2__AG, CYREG_PRT2_AG
.set B2__AMUX, CYREG_PRT2_AMUX
.set B2__BIE, CYREG_PRT2_BIE
.set B2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set B2__BYP, CYREG_PRT2_BYP
.set B2__CTL, CYREG_PRT2_CTL
.set B2__DM0, CYREG_PRT2_DM0
.set B2__DM1, CYREG_PRT2_DM1
.set B2__DM2, CYREG_PRT2_DM2
.set B2__DR, CYREG_PRT2_DR
.set B2__INP_DIS, CYREG_PRT2_INP_DIS
.set B2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set B2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set B2__LCD_EN, CYREG_PRT2_LCD_EN
.set B2__MASK, 0x10
.set B2__PORT, 2
.set B2__PRT, CYREG_PRT2_PRT
.set B2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set B2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set B2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set B2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set B2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set B2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set B2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set B2__PS, CYREG_PRT2_PS
.set B2__SHIFT, 4
.set B2__SLW, CYREG_PRT2_SLW

/* S1 */
.set S1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set S1__0__MASK, 0x80
.set S1__0__PC, CYREG_PRT0_PC7
.set S1__0__PORT, 0
.set S1__0__SHIFT, 7
.set S1__AG, CYREG_PRT0_AG
.set S1__AMUX, CYREG_PRT0_AMUX
.set S1__BIE, CYREG_PRT0_BIE
.set S1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1__BYP, CYREG_PRT0_BYP
.set S1__CTL, CYREG_PRT0_CTL
.set S1__DM0, CYREG_PRT0_DM0
.set S1__DM1, CYREG_PRT0_DM1
.set S1__DM2, CYREG_PRT0_DM2
.set S1__DR, CYREG_PRT0_DR
.set S1__INP_DIS, CYREG_PRT0_INP_DIS
.set S1__INTSTAT, CYREG_PICU0_INTSTAT
.set S1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1__LCD_EN, CYREG_PRT0_LCD_EN
.set S1__MASK, 0x80
.set S1__PORT, 0
.set S1__PRT, CYREG_PRT0_PRT
.set S1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1__PS, CYREG_PRT0_PS
.set S1__SHIFT, 7
.set S1__SLW, CYREG_PRT0_SLW
.set S1__SNAP, CYREG_PICU0_SNAP

/* S2 */
.set S2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set S2__0__MASK, 0x40
.set S2__0__PC, CYREG_PRT0_PC6
.set S2__0__PORT, 0
.set S2__0__SHIFT, 6
.set S2__AG, CYREG_PRT0_AG
.set S2__AMUX, CYREG_PRT0_AMUX
.set S2__BIE, CYREG_PRT0_BIE
.set S2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S2__BYP, CYREG_PRT0_BYP
.set S2__CTL, CYREG_PRT0_CTL
.set S2__DM0, CYREG_PRT0_DM0
.set S2__DM1, CYREG_PRT0_DM1
.set S2__DM2, CYREG_PRT0_DM2
.set S2__DR, CYREG_PRT0_DR
.set S2__INP_DIS, CYREG_PRT0_INP_DIS
.set S2__INTSTAT, CYREG_PICU0_INTSTAT
.set S2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S2__LCD_EN, CYREG_PRT0_LCD_EN
.set S2__MASK, 0x40
.set S2__PORT, 0
.set S2__PRT, CYREG_PRT0_PRT
.set S2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S2__PS, CYREG_PRT0_PS
.set S2__SHIFT, 6
.set S2__SLW, CYREG_PRT0_SLW
.set S2__SNAP, CYREG_PICU0_SNAP

/* LED */
.set LED__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT0_PC1
.set LED__0__PORT, 0
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT0_AG
.set LED__AMUX, CYREG_PRT0_AMUX
.set LED__BIE, CYREG_PRT0_BIE
.set LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED__BYP, CYREG_PRT0_BYP
.set LED__CTL, CYREG_PRT0_CTL
.set LED__DM0, CYREG_PRT0_DM0
.set LED__DM1, CYREG_PRT0_DM1
.set LED__DM2, CYREG_PRT0_DM2
.set LED__DR, CYREG_PRT0_DR
.set LED__INP_DIS, CYREG_PRT0_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT0_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 0
.set LED__PRT, CYREG_PRT0_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED__PS, CYREG_PRT0_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT0_SLW

/* Ekko */
.set Ekko__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Ekko__0__MASK, 0x20
.set Ekko__0__PC, CYREG_PRT2_PC5
.set Ekko__0__PORT, 2
.set Ekko__0__SHIFT, 5
.set Ekko__AG, CYREG_PRT2_AG
.set Ekko__AMUX, CYREG_PRT2_AMUX
.set Ekko__BIE, CYREG_PRT2_BIE
.set Ekko__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Ekko__BYP, CYREG_PRT2_BYP
.set Ekko__CTL, CYREG_PRT2_CTL
.set Ekko__DM0, CYREG_PRT2_DM0
.set Ekko__DM1, CYREG_PRT2_DM1
.set Ekko__DM2, CYREG_PRT2_DM2
.set Ekko__DR, CYREG_PRT2_DR
.set Ekko__INP_DIS, CYREG_PRT2_INP_DIS
.set Ekko__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Ekko__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Ekko__LCD_EN, CYREG_PRT2_LCD_EN
.set Ekko__MASK, 0x20
.set Ekko__PORT, 2
.set Ekko__PRT, CYREG_PRT2_PRT
.set Ekko__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Ekko__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Ekko__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Ekko__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Ekko__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Ekko__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Ekko__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Ekko__PS, CYREG_PRT2_PS
.set Ekko__SHIFT, 5
.set Ekko__SLW, CYREG_PRT2_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set LED1__0__MASK, 0x04
.set LED1__0__PC, CYREG_PRT1_PC2
.set LED1__0__PORT, 1
.set LED1__0__SHIFT, 2
.set LED1__AG, CYREG_PRT1_AG
.set LED1__AMUX, CYREG_PRT1_AMUX
.set LED1__BIE, CYREG_PRT1_BIE
.set LED1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED1__BYP, CYREG_PRT1_BYP
.set LED1__CTL, CYREG_PRT1_CTL
.set LED1__DM0, CYREG_PRT1_DM0
.set LED1__DM1, CYREG_PRT1_DM1
.set LED1__DM2, CYREG_PRT1_DM2
.set LED1__DR, CYREG_PRT1_DR
.set LED1__INP_DIS, CYREG_PRT1_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT1_LCD_EN
.set LED1__MASK, 0x04
.set LED1__PORT, 1
.set LED1__PRT, CYREG_PRT1_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED1__PS, CYREG_PRT1_PS
.set LED1__SHIFT, 2
.set LED1__SLW, CYREG_PRT1_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LED2__0__MASK, 0x01
.set LED2__0__PC, CYREG_PRT12_PC0
.set LED2__0__PORT, 12
.set LED2__0__SHIFT, 0
.set LED2__AG, CYREG_PRT12_AG
.set LED2__BIE, CYREG_PRT12_BIE
.set LED2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED2__BYP, CYREG_PRT12_BYP
.set LED2__DM0, CYREG_PRT12_DM0
.set LED2__DM1, CYREG_PRT12_DM1
.set LED2__DM2, CYREG_PRT12_DM2
.set LED2__DR, CYREG_PRT12_DR
.set LED2__INP_DIS, CYREG_PRT12_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED2__MASK, 0x01
.set LED2__PORT, 12
.set LED2__PRT, CYREG_PRT12_PRT
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED2__PS, CYREG_PRT12_PS
.set LED2__SHIFT, 0
.set LED2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED2__SLW, CYREG_PRT12_SLW

/* PWM1 */
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set PWM1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set PWM1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set PWM1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* PWM2 */
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM2_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL

/* STBY */
.set STBY__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set STBY__0__MASK, 0x04
.set STBY__0__PC, CYREG_PRT2_PC2
.set STBY__0__PORT, 2
.set STBY__0__SHIFT, 2
.set STBY__AG, CYREG_PRT2_AG
.set STBY__AMUX, CYREG_PRT2_AMUX
.set STBY__BIE, CYREG_PRT2_BIE
.set STBY__BIT_MASK, CYREG_PRT2_BIT_MASK
.set STBY__BYP, CYREG_PRT2_BYP
.set STBY__CTL, CYREG_PRT2_CTL
.set STBY__DM0, CYREG_PRT2_DM0
.set STBY__DM1, CYREG_PRT2_DM1
.set STBY__DM2, CYREG_PRT2_DM2
.set STBY__DR, CYREG_PRT2_DR
.set STBY__INP_DIS, CYREG_PRT2_INP_DIS
.set STBY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set STBY__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set STBY__LCD_EN, CYREG_PRT2_LCD_EN
.set STBY__MASK, 0x04
.set STBY__PORT, 2
.set STBY__PRT, CYREG_PRT2_PRT
.set STBY__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set STBY__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set STBY__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set STBY__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set STBY__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set STBY__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set STBY__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set STBY__PS, CYREG_PRT2_PS
.set STBY__SHIFT, 2
.set STBY__SLW, CYREG_PRT2_SLW

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x01
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x02
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x02
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* INFR1 */
.set INFR1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set INFR1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set INFR1__INTC_MASK, 0x01
.set INFR1__INTC_NUMBER, 0
.set INFR1__INTC_PRIOR_NUM, 7
.set INFR1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set INFR1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set INFR1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* INFR2 */
.set INFR2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set INFR2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set INFR2__INTC_MASK, 0x02
.set INFR2__INTC_NUMBER, 1
.set INFR2__INTC_PRIOR_NUM, 7
.set INFR2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set INFR2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set INFR2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Slinea */
.set Slinea__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Slinea__0__MASK, 0x20
.set Slinea__0__PC, CYREG_PRT0_PC5
.set Slinea__0__PORT, 0
.set Slinea__0__SHIFT, 5
.set Slinea__AG, CYREG_PRT0_AG
.set Slinea__AMUX, CYREG_PRT0_AMUX
.set Slinea__BIE, CYREG_PRT0_BIE
.set Slinea__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Slinea__BYP, CYREG_PRT0_BYP
.set Slinea__CTL, CYREG_PRT0_CTL
.set Slinea__DM0, CYREG_PRT0_DM0
.set Slinea__DM1, CYREG_PRT0_DM1
.set Slinea__DM2, CYREG_PRT0_DM2
.set Slinea__DR, CYREG_PRT0_DR
.set Slinea__INP_DIS, CYREG_PRT0_INP_DIS
.set Slinea__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Slinea__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Slinea__LCD_EN, CYREG_PRT0_LCD_EN
.set Slinea__MASK, 0x20
.set Slinea__PORT, 0
.set Slinea__PRT, CYREG_PRT0_PRT
.set Slinea__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Slinea__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Slinea__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Slinea__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Slinea__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Slinea__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Slinea__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Slinea__PS, CYREG_PRT0_PS
.set Slinea__SHIFT, 5
.set Slinea__SLW, CYREG_PRT0_SLW

/* Control */
.set Control_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Sync_ctrl_reg__0__POS, 0
.set Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Control_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Control_Sync_ctrl_reg__MASK, 0x01
.set Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Control_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* Slinea1 */
.set Slinea1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Slinea1__0__MASK, 0x01
.set Slinea1__0__PC, CYREG_PRT3_PC0
.set Slinea1__0__PORT, 3
.set Slinea1__0__SHIFT, 0
.set Slinea1__AG, CYREG_PRT3_AG
.set Slinea1__AMUX, CYREG_PRT3_AMUX
.set Slinea1__BIE, CYREG_PRT3_BIE
.set Slinea1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Slinea1__BYP, CYREG_PRT3_BYP
.set Slinea1__CTL, CYREG_PRT3_CTL
.set Slinea1__DM0, CYREG_PRT3_DM0
.set Slinea1__DM1, CYREG_PRT3_DM1
.set Slinea1__DM2, CYREG_PRT3_DM2
.set Slinea1__DR, CYREG_PRT3_DR
.set Slinea1__INP_DIS, CYREG_PRT3_INP_DIS
.set Slinea1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Slinea1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Slinea1__LCD_EN, CYREG_PRT3_LCD_EN
.set Slinea1__MASK, 0x01
.set Slinea1__PORT, 3
.set Slinea1__PRT, CYREG_PRT3_PRT
.set Slinea1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Slinea1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Slinea1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Slinea1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Slinea1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Slinea1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Slinea1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Slinea1__PS, CYREG_PRT3_PS
.set Slinea1__SHIFT, 0
.set Slinea1__SLW, CYREG_PRT3_SLW

/* Trigger */
.set Trigger__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Trigger__0__MASK, 0x40
.set Trigger__0__PC, CYREG_PRT2_PC6
.set Trigger__0__PORT, 2
.set Trigger__0__SHIFT, 6
.set Trigger__AG, CYREG_PRT2_AG
.set Trigger__AMUX, CYREG_PRT2_AMUX
.set Trigger__BIE, CYREG_PRT2_BIE
.set Trigger__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Trigger__BYP, CYREG_PRT2_BYP
.set Trigger__CTL, CYREG_PRT2_CTL
.set Trigger__DM0, CYREG_PRT2_DM0
.set Trigger__DM1, CYREG_PRT2_DM1
.set Trigger__DM2, CYREG_PRT2_DM2
.set Trigger__DR, CYREG_PRT2_DR
.set Trigger__INP_DIS, CYREG_PRT2_INP_DIS
.set Trigger__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Trigger__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Trigger__LCD_EN, CYREG_PRT2_LCD_EN
.set Trigger__MASK, 0x40
.set Trigger__PORT, 2
.set Trigger__PRT, CYREG_PRT2_PRT
.set Trigger__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Trigger__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Trigger__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Trigger__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Trigger__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Trigger__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Trigger__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Trigger__PS, CYREG_PRT2_PS
.set Trigger__SHIFT, 6
.set Trigger__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
