
EIDSController5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000640c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  0800659c  0800659c  0001659c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006708  08006708  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08006708  08006708  00016708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006710  08006710  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006710  08006710  00016710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006714  08006714  00016714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08006718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d0  2**0
                  CONTENTS
 10 .bss          000001e8  200000d0  200000d0  000200d0  2**2
                  ALLOC
 11 ._user_heap_stack 00006000  200002b8  200002b8  000200d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000105dd  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002640  00000000  00000000  000306dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f48  00000000  00000000  00032d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e60  00000000  00000000  00033c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021dda  00000000  00000000  00034ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010c64  00000000  00000000  000568a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc697  00000000  00000000  00067506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00133b9d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004390  00000000  00000000  00133bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d0 	.word	0x200000d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006584 	.word	0x08006584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d4 	.word	0x200000d4
 80001cc:	08006584 	.word	0x08006584

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <Flash_Unlock>:
/** Put this in the src folder **/
#include "main.h"
#include "flash.h"

void Flash_Unlock()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8000578:	f001 ffd2 	bl	8002520 <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR );
 800057c:	4b04      	ldr	r3, [pc, #16]	; (8000590 <Flash_Unlock+0x1c>)
 800057e:	22b3      	movs	r2, #179	; 0xb3
 8000580:	60da      	str	r2, [r3, #12]
	HAL_Delay(500);
 8000582:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000586:	f001 fdaf 	bl	80020e8 <HAL_Delay>
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40023c00 	.word	0x40023c00

08000594 <Flash_Erase>:

void Flash_Erase()
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	FLASH_Erase_Sector(FLASH_SECTOR_4, VOLTAGE_RANGE_3);
 8000598:	2102      	movs	r1, #2
 800059a:	2004      	movs	r0, #4
 800059c:	f002 f922 	bl	80027e4 <FLASH_Erase_Sector>
	HAL_Delay(500);
 80005a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005a4:	f001 fda0 	bl	80020e8 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}

080005ac <Flash_Write>:

void Flash_Write(uint32_t Flash_Address, uint32_t Flash_Data)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Flash_Address, Flash_Data);
 80005b6:	6839      	ldr	r1, [r7, #0]
 80005b8:	2000      	movs	r0, #0
 80005ba:	460a      	mov	r2, r1
 80005bc:	4603      	mov	r3, r0
 80005be:	6879      	ldr	r1, [r7, #4]
 80005c0:	2002      	movs	r0, #2
 80005c2:	f001 ff59 	bl	8002478 <HAL_FLASH_Program>
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}

080005ce <Flash_Lock>:

void Flash_Lock()
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	af00      	add	r7, sp, #0
	HAL_FLASH_Lock();
 80005d2:	f001 ffc7 	bl	8002564 <HAL_FLASH_Lock>
	HAL_Delay(500);
 80005d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005da:	f001 fd85 	bl	80020e8 <HAL_Delay>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <Flash_Read>:

uint32_t Flash_Read(uint32_t Flash_Address)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b084      	sub	sp, #16
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
	uint32_t Flash_Data;
	Flash_Data = *(uint32_t*) Flash_Address;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	60fb      	str	r3, [r7, #12]
	HAL_Delay(1);
 80005f0:	2001      	movs	r0, #1
 80005f2:	f001 fd79 	bl	80020e8 <HAL_Delay>
	return Flash_Data;
 80005f6:	68fb      	ldr	r3, [r7, #12]
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	3710      	adds	r7, #16
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}

08000600 <startPWM>:
uint16_t dead_value =0;
uint16_t pulse2=0,geriSayim=0;
uint32_t deneme=0;

void startPWM(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_2);			//OC2			enable
 8000604:	2104      	movs	r1, #4
 8000606:	4808      	ldr	r0, [pc, #32]	; (8000628 <startPWM+0x28>)
 8000608:	f003 f810 	bl	800362c <HAL_TIM_OC_Start>
	HAL_TIMEx_OCN_Start(&htim1,TIM_CHANNEL_2);	//OC2N		enable
 800060c:	2104      	movs	r1, #4
 800060e:	4806      	ldr	r0, [pc, #24]	; (8000628 <startPWM+0x28>)
 8000610:	f004 f896 	bl	8004740 <HAL_TIMEx_OCN_Start>

	HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_3);			//OC3			enable
 8000614:	2108      	movs	r1, #8
 8000616:	4804      	ldr	r0, [pc, #16]	; (8000628 <startPWM+0x28>)
 8000618:	f003 f808 	bl	800362c <HAL_TIM_OC_Start>
	HAL_TIMEx_OCN_Start(&htim1,TIM_CHANNEL_3);	//OC3N		enable
 800061c:	2108      	movs	r1, #8
 800061e:	4802      	ldr	r0, [pc, #8]	; (8000628 <startPWM+0x28>)
 8000620:	f004 f88e 	bl	8004740 <HAL_TIMEx_OCN_Start>
}
 8000624:	bf00      	nop
 8000626:	bd80      	pop	{r7, pc}
 8000628:	200000f0 	.word	0x200000f0

0800062c <stopPWM>:

void stopPWM(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Stop(&htim1,TIM_CHANNEL_2);		//stop pwm output	or user function
 8000630:	2104      	movs	r1, #4
 8000632:	4808      	ldr	r0, [pc, #32]	; (8000654 <stopPWM+0x28>)
 8000634:	f003 f8c2 	bl	80037bc <HAL_TIM_OC_Stop>
	HAL_TIMEx_OCN_Stop(&htim1,TIM_CHANNEL_2);
 8000638:	2104      	movs	r1, #4
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <stopPWM+0x28>)
 800063c:	f004 f93a 	bl	80048b4 <HAL_TIMEx_OCN_Stop>

	HAL_TIM_OC_Stop(&htim1,TIM_CHANNEL_3);
 8000640:	2108      	movs	r1, #8
 8000642:	4804      	ldr	r0, [pc, #16]	; (8000654 <stopPWM+0x28>)
 8000644:	f003 f8ba 	bl	80037bc <HAL_TIM_OC_Stop>
	HAL_TIMEx_OCN_Stop(&htim1,TIM_CHANNEL_3);
 8000648:	2108      	movs	r1, #8
 800064a:	4802      	ldr	r0, [pc, #8]	; (8000654 <stopPWM+0x28>)
 800064c:	f004 f932 	bl	80048b4 <HAL_TIMEx_OCN_Stop>
}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}
 8000654:	200000f0 	.word	0x200000f0

08000658 <pulsePWM>:

void pulsePWM(uint16_t pulse)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	80fb      	strh	r3, [r7, #6]

	HAL_Delay(500);
 8000662:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000666:	f001 fd3f 	bl	80020e8 <HAL_Delay>

	if(geriSayim==0)
 800066a:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <pulsePWM+0x80>)
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d10d      	bne.n	800068e <pulsePWM+0x36>
	{
	pulse2++;
 8000672:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <pulsePWM+0x84>)
 8000674:	881b      	ldrh	r3, [r3, #0]
 8000676:	3301      	adds	r3, #1
 8000678:	b29a      	uxth	r2, r3
 800067a:	4b18      	ldr	r3, [pc, #96]	; (80006dc <pulsePWM+0x84>)
 800067c:	801a      	strh	r2, [r3, #0]
	if(pulse2>580)
 800067e:	4b17      	ldr	r3, [pc, #92]	; (80006dc <pulsePWM+0x84>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	f5b3 7f11 	cmp.w	r3, #580	; 0x244
 8000686:	d902      	bls.n	800068e <pulsePWM+0x36>
		{
		geriSayim=1;
 8000688:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <pulsePWM+0x80>)
 800068a:	2201      	movs	r2, #1
 800068c:	801a      	strh	r2, [r3, #0]
		}
	}

	if(geriSayim==1)
 800068e:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <pulsePWM+0x80>)
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	2b01      	cmp	r3, #1
 8000694:	d10c      	bne.n	80006b0 <pulsePWM+0x58>
	{
		pulse2-=1;//600 oluyor 700de faz takla atıyor.}
 8000696:	4b11      	ldr	r3, [pc, #68]	; (80006dc <pulsePWM+0x84>)
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	3b01      	subs	r3, #1
 800069c:	b29a      	uxth	r2, r3
 800069e:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <pulsePWM+0x84>)
 80006a0:	801a      	strh	r2, [r3, #0]
		if(pulse2<2){geriSayim=0;}
 80006a2:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <pulsePWM+0x84>)
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d802      	bhi.n	80006b0 <pulsePWM+0x58>
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <pulsePWM+0x80>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	801a      	strh	r2, [r3, #0]
	//TIM4->PSC=prescalerValue;
	//__HAL_TIM_SET_PRESCALER(&htim2,prescalerValue);
	//__HAL_TIM_SET_PRESCALER(&htim3,prescalerValue);
	//__HAL_TIM_SET_PRESCALER(&htim4,prescalerValue);

 if(prescalerValueOld!=prescalerValue)
 80006b0:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <pulsePWM+0x88>)
 80006b2:	881a      	ldrh	r2, [r3, #0]
 80006b4:	4b0b      	ldr	r3, [pc, #44]	; (80006e4 <pulsePWM+0x8c>)
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d003      	beq.n	80006c4 <pulsePWM+0x6c>
 {


	  prescalerValueOld=prescalerValue;
 80006bc:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <pulsePWM+0x8c>)
 80006be:	881a      	ldrh	r2, [r3, #0]
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <pulsePWM+0x88>)
 80006c2:	801a      	strh	r2, [r3, #0]
	//HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 }
	 //map(x, in_min, in_max, out_min, out_max)


	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse2);//pulse fazın kaydırılgı yer.
 80006c4:	4b05      	ldr	r3, [pc, #20]	; (80006dc <pulsePWM+0x84>)
 80006c6:	881a      	ldrh	r2, [r3, #0]
 80006c8:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <pulsePWM+0x90>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	2000027a 	.word	0x2000027a
 80006dc:	20000278 	.word	0x20000278
 80006e0:	20000052 	.word	0x20000052
 80006e4:	20000050 	.word	0x20000050
 80006e8:	200000f0 	.word	0x200000f0

080006ec <deadTimePWM>:

void deadTimePWM(uint16_t dtime)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	80fb      	strh	r3, [r7, #6]
	/* Set TIMx_BDTR	->	DTG data	*/
	TIM1->BDTR &= 0xFF00;							//clear	DTG data
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <deadTimePWM+0x30>)
 80006f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006fa:	4a08      	ldr	r2, [pc, #32]	; (800071c <deadTimePWM+0x30>)
 80006fc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000700:	6453      	str	r3, [r2, #68]	; 0x44
	TIM1->BDTR |= (dtime & 0x00FF);	//dtime       	//set	DTG data
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <deadTimePWM+0x30>)
 8000704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000706:	88fb      	ldrh	r3, [r7, #6]
 8000708:	b2db      	uxtb	r3, r3
 800070a:	4904      	ldr	r1, [pc, #16]	; (800071c <deadTimePWM+0x30>)
 800070c:	4313      	orrs	r3, r2
 800070e:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	40010000 	.word	0x40010000

08000720 <map>:
uint16_t pwm_value=0,step=1;
uint16_t arrValue=0;
uint16_t preScalar=0,prePulse=0;
long  freqValue=8000000;
long map(long x,long in_min,long in_max,long out_min,long out_max)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
 800072c:	603b      	str	r3, [r7, #0]
return (x-in_min)*(out_max-out_min)/(in_max-in_min)+out_min;
 800072e:	68fa      	ldr	r2, [r7, #12]
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	69b9      	ldr	r1, [r7, #24]
 8000736:	683a      	ldr	r2, [r7, #0]
 8000738:	1a8a      	subs	r2, r1, r2
 800073a:	fb03 f202 	mul.w	r2, r3, r2
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	1acb      	subs	r3, r1, r3
 8000744:	fb92 f2f3 	sdiv	r2, r2, r3
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	4413      	add	r3, r2
//map(value,fromLow,fromHigh,toLow,toHigh);//yapıyı burda actım.
}
 800074c:	4618      	mov	r0, r3
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <Constrain>:
uint32_t Constrain(uint32_t au32_IN, uint32_t au32_MIN, uint32_t au32_MAX)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
	if(au32_IN < au32_MIN)
 8000764:	68fa      	ldr	r2, [r7, #12]
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	429a      	cmp	r2, r3
 800076a:	d201      	bcs.n	8000770 <Constrain+0x18>
	{
		return au32_MIN;
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	e006      	b.n	800077e <Constrain+0x26>
	}
	else if (au32_IN > au32_MAX)
 8000770:	68fa      	ldr	r2, [r7, #12]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	429a      	cmp	r2, r3
 8000776:	d901      	bls.n	800077c <Constrain+0x24>
	{
		return au32_MAX;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	e000      	b.n	800077e <Constrain+0x26>
	}
	else
	{
		return au32_IN;
 800077c:	68fb      	ldr	r3, [r7, #12]
	}
}
 800077e:	4618      	mov	r0, r3
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000790:	f001 fc38 	bl	8002004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000794:	f000 f862 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000798:	f000 fa2a 	bl	8000bf0 <MX_GPIO_Init>
  MX_TIM1_Init();
 800079c:	f000 f8c8 	bl	8000930 <MX_TIM1_Init>
  MX_TIM4_Init();
 80007a0:	f000 f984 	bl	8000aac <MX_TIM4_Init>
  MX_USART6_UART_Init();
 80007a4:	f000 f9fa 	bl	8000b9c <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80007a8:	f000 f8b6 	bl	8000918 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_ENABLE(&htim1);										//TIM1		enable
 80007ac:	4b26      	ldr	r3, [pc, #152]	; (8000848 <main+0xbc>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	4b25      	ldr	r3, [pc, #148]	; (8000848 <main+0xbc>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f042 0201 	orr.w	r2, r2, #1
 80007ba:	601a      	str	r2, [r3, #0]
  	startPWM();
 80007bc:	f7ff ff20 	bl	8000600 <startPWM>
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_BREAK);	//break interrupt enable
 80007c0:	4b21      	ldr	r3, [pc, #132]	; (8000848 <main+0xbc>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	68da      	ldr	r2, [r3, #12]
 80007c6:	4b20      	ldr	r3, [pc, #128]	; (8000848 <main+0xbc>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80007ce:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80007d0:	2100      	movs	r1, #0
 80007d2:	481e      	ldr	r0, [pc, #120]	; (800084c <main+0xc0>)
 80007d4:	f003 f8bc 	bl	8003950 <HAL_TIM_PWM_Start>
  
   Flash_Read_All();
 80007d8:	f000 fb48 	bl	8000e6c <Flash_Read_All>
  
   HAL_Delay(100);
 80007dc:	2064      	movs	r0, #100	; 0x64
 80007de:	f001 fc83 	bl	80020e8 <HAL_Delay>
	CurrentPage = INIT_PAGE;					  
 80007e2:	4b1b      	ldr	r3, [pc, #108]	; (8000850 <main+0xc4>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
  	Nextion_Page(INIT_PAGE);
 80007e8:	2000      	movs	r0, #0
 80007ea:	f001 f9cf 	bl	8001b8c <Nextion_Page>
  	HAL_Delay(2000);
 80007ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80007f2:	f001 fc79 	bl	80020e8 <HAL_Delay>
  	//BAsLANGIÇ SAYFASINA YÖNLENDİR
	HAL_Delay(100);
 80007f6:	2064      	movs	r0, #100	; 0x64
 80007f8:	f001 fc76 	bl	80020e8 <HAL_Delay>
  	CurrentPage = MAIN_PAGE;
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <main+0xc4>)
 80007fe:	2213      	movs	r2, #19
 8000800:	701a      	strb	r2, [r3, #0]
  
  
	HAL_UART_Receive_IT (&huart6, (uint8_t *)reading_buffer, 1);
 8000802:	2201      	movs	r2, #1
 8000804:	4913      	ldr	r1, [pc, #76]	; (8000854 <main+0xc8>)
 8000806:	4814      	ldr	r0, [pc, #80]	; (8000858 <main+0xcc>)
 8000808:	f004 fa8e 	bl	8004d28 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    if (CurrentPage == MAIN_PAGE) {
 800080c:	4b10      	ldr	r3, [pc, #64]	; (8000850 <main+0xc4>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	2b13      	cmp	r3, #19
 8000812:	d105      	bne.n	8000820 <main+0x94>
			Nextion_Page(MAIN_PAGE);
 8000814:	2013      	movs	r0, #19
 8000816:	f001 f9b9 	bl	8001b8c <Nextion_Page>
			FN_MAIN_PAGE();//5
 800081a:	f000 fc19 	bl	8001050 <FN_MAIN_PAGE>
 800081e:	e7f5      	b.n	800080c <main+0x80>
		} else if (CurrentPage == TORQUE_PAGE) {
 8000820:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <main+0xc4>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b14      	cmp	r3, #20
 8000826:	d105      	bne.n	8000834 <main+0xa8>
			Nextion_Page(TORQUE_PAGE);
 8000828:	2014      	movs	r0, #20
 800082a:	f001 f9af 	bl	8001b8c <Nextion_Page>
			FN_TORQUE_PAGE();//5
 800082e:	f000 fccd 	bl	80011cc <FN_TORQUE_PAGE>
 8000832:	e7eb      	b.n	800080c <main+0x80>
		} else if (CurrentPage == RPM_PAGE) {
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <main+0xc4>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b15      	cmp	r3, #21
 800083a:	d1e7      	bne.n	800080c <main+0x80>
			Nextion_Page(RPM_PAGE);
 800083c:	2015      	movs	r0, #21
 800083e:	f001 f9a5 	bl	8001b8c <Nextion_Page>
			FN_RPM_PAGE();//5
 8000842:	f000 fe45 	bl	80014d0 <FN_RPM_PAGE>
	    if (CurrentPage == MAIN_PAGE) {
 8000846:	e7e1      	b.n	800080c <main+0x80>
 8000848:	200000f0 	.word	0x200000f0
 800084c:	20000138 	.word	0x20000138
 8000850:	20000210 	.word	0x20000210
 8000854:	20000248 	.word	0x20000248
 8000858:	20000180 	.word	0x20000180

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b094      	sub	sp, #80	; 0x50
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0320 	add.w	r3, r7, #32
 8000866:	2230      	movs	r2, #48	; 0x30
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f005 fa14 	bl	8005c98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	f107 030c 	add.w	r3, r7, #12
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000880:	2300      	movs	r3, #0
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	4b22      	ldr	r3, [pc, #136]	; (8000910 <SystemClock_Config+0xb4>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000888:	4a21      	ldr	r2, [pc, #132]	; (8000910 <SystemClock_Config+0xb4>)
 800088a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800088e:	6413      	str	r3, [r2, #64]	; 0x40
 8000890:	4b1f      	ldr	r3, [pc, #124]	; (8000910 <SystemClock_Config+0xb4>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	4b1c      	ldr	r3, [pc, #112]	; (8000914 <SystemClock_Config+0xb8>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a1b      	ldr	r2, [pc, #108]	; (8000914 <SystemClock_Config+0xb8>)
 80008a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008aa:	6013      	str	r3, [r2, #0]
 80008ac:	4b19      	ldr	r3, [pc, #100]	; (8000914 <SystemClock_Config+0xb8>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b8:	2301      	movs	r3, #1
 80008ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c6:	f107 0320 	add.w	r3, r7, #32
 80008ca:	4618      	mov	r0, r3
 80008cc:	f002 f96e 	bl	8002bac <HAL_RCC_OscConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80008d6:	f001 f8c3 	bl	8001a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008da:	230f      	movs	r3, #15
 80008dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80008de:	2301      	movs	r3, #1
 80008e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f2:	f107 030c 	add.w	r3, r7, #12
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f002 fbcf 	bl	800309c <HAL_RCC_ClockConfig>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000904:	f001 f8ac 	bl	8001a60 <Error_Handler>
  }
}
 8000908:	bf00      	nop
 800090a:	3750      	adds	r7, #80	; 0x50
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800
 8000914:	40007000 	.word	0x40007000

08000918 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800091c:	2200      	movs	r2, #0
 800091e:	2100      	movs	r1, #0
 8000920:	2047      	movs	r0, #71	; 0x47
 8000922:	f001 fce0 	bl	80022e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000926:	2047      	movs	r0, #71	; 0x47
 8000928:	f001 fcf9 	bl	800231e <HAL_NVIC_EnableIRQ>
}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}

08000930 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b096      	sub	sp, #88	; 0x58
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000936:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000944:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800094e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]
 800095e:	615a      	str	r2, [r3, #20]
 8000960:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	2220      	movs	r2, #32
 8000966:	2100      	movs	r1, #0
 8000968:	4618      	mov	r0, r3
 800096a:	f005 f995 	bl	8005c98 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800096e:	4b4d      	ldr	r3, [pc, #308]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000970:	4a4d      	ldr	r2, [pc, #308]	; (8000aa8 <MX_TIM1_Init+0x178>)
 8000972:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000974:	4b4b      	ldr	r3, [pc, #300]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000976:	2200      	movs	r2, #0
 8000978:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097a:	4b4a      	ldr	r3, [pc, #296]	; (8000aa4 <MX_TIM1_Init+0x174>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 590;
 8000980:	4b48      	ldr	r3, [pc, #288]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000982:	f240 224e 	movw	r2, #590	; 0x24e
 8000986:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000988:	4b46      	ldr	r3, [pc, #280]	; (8000aa4 <MX_TIM1_Init+0x174>)
 800098a:	2200      	movs	r2, #0
 800098c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800098e:	4b45      	ldr	r3, [pc, #276]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000990:	2200      	movs	r2, #0
 8000992:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000994:	4b43      	ldr	r3, [pc, #268]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000996:	2280      	movs	r2, #128	; 0x80
 8000998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800099a:	4842      	ldr	r0, [pc, #264]	; (8000aa4 <MX_TIM1_Init+0x174>)
 800099c:	f002 fd9e 	bl	80034dc <HAL_TIM_Base_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80009a6:	f001 f85b 	bl	8001a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ae:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80009b4:	4619      	mov	r1, r3
 80009b6:	483b      	ldr	r0, [pc, #236]	; (8000aa4 <MX_TIM1_Init+0x174>)
 80009b8:	f003 fab8 	bl	8003f2c <HAL_TIM_ConfigClockSource>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80009c2:	f001 f84d 	bl	8001a60 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80009c6:	4837      	ldr	r0, [pc, #220]	; (8000aa4 <MX_TIM1_Init+0x174>)
 80009c8:	f002 fdd7 	bl	800357a <HAL_TIM_OC_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80009d2:	f001 f845 	bl	8001a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d6:	2300      	movs	r3, #0
 80009d8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009da:	2300      	movs	r3, #0
 80009dc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009e2:	4619      	mov	r1, r3
 80009e4:	482f      	ldr	r0, [pc, #188]	; (8000aa4 <MX_TIM1_Init+0x174>)
 80009e6:	f003 ffc3 	bl	8004970 <HAL_TIMEx_MasterConfigSynchronization>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80009f0:	f001 f836 	bl	8001a60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80009f4:	2330      	movs	r3, #48	; 0x30
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009fc:	2300      	movs	r3, #0
 80009fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a00:	2300      	movs	r3, #0
 8000a02:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a14:	2204      	movs	r2, #4
 8000a16:	4619      	mov	r1, r3
 8000a18:	4822      	ldr	r0, [pc, #136]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a1a:	f003 f969 	bl	8003cf0 <HAL_TIM_OC_ConfigChannel>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000a24:	f001 f81c 	bl	8001a60 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	699a      	ldr	r2, [r3, #24]
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000a36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a3c:	2208      	movs	r2, #8
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4818      	ldr	r0, [pc, #96]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a42:	f003 f955 	bl	8003cf0 <HAL_TIM_OC_ConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8000a4c:	f001 f808 	bl	8001a60 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	69da      	ldr	r2, [r3, #28]
 8000a56:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f042 0208 	orr.w	r2, r2, #8
 8000a5e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a60:	2300      	movs	r3, #0
 8000a62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 5;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a74:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000a7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000a7e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	4619      	mov	r1, r3
 8000a84:	4807      	ldr	r0, [pc, #28]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a86:	f003 ffef 	bl	8004a68 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM1_Init+0x164>
  {
    Error_Handler();
 8000a90:	f000 ffe6 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a94:	4803      	ldr	r0, [pc, #12]	; (8000aa4 <MX_TIM1_Init+0x174>)
 8000a96:	f001 f92d 	bl	8001cf4 <HAL_TIM_MspPostInit>

}
 8000a9a:	bf00      	nop
 8000a9c:	3758      	adds	r7, #88	; 0x58
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	200000f0 	.word	0x200000f0
 8000aa8:	40010000 	.word	0x40010000

08000aac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08e      	sub	sp, #56	; 0x38
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ab2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac0:	f107 0320 	add.w	r3, r7, #32
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
 8000ad8:	615a      	str	r2, [r3, #20]
 8000ada:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000adc:	4b2d      	ldr	r3, [pc, #180]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000ade:	4a2e      	ldr	r2, [pc, #184]	; (8000b98 <MX_TIM4_Init+0xec>)
 8000ae0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 127;
 8000ae2:	4b2c      	ldr	r3, [pc, #176]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000ae4:	227f      	movs	r2, #127	; 0x7f
 8000ae6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae8:	4b2a      	ldr	r3, [pc, #168]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 62499;
 8000aee:	4b29      	ldr	r3, [pc, #164]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000af0:	f24f 4223 	movw	r2, #62499	; 0xf423
 8000af4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af6:	4b27      	ldr	r3, [pc, #156]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afc:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b02:	4824      	ldr	r0, [pc, #144]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b04:	f002 fcea 	bl	80034dc <HAL_TIM_Base_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000b0e:	f000 ffa7 	bl	8001a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b16:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	481d      	ldr	r0, [pc, #116]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b20:	f003 fa04 	bl	8003f2c <HAL_TIM_ConfigClockSource>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000b2a:	f000 ff99 	bl	8001a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000b2e:	4819      	ldr	r0, [pc, #100]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b30:	f002 feb4 	bl	800389c <HAL_TIM_PWM_Init>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000b3a:	f000 ff91 	bl	8001a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b46:	f107 0320 	add.w	r3, r7, #32
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4811      	ldr	r0, [pc, #68]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b4e:	f003 ff0f 	bl	8004970 <HAL_TIMEx_MasterConfigSynchronization>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000b58:	f000 ff82 	bl	8001a60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b5c:	2360      	movs	r3, #96	; 0x60
 8000b5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 31250;
 8000b60:	f647 2312 	movw	r3, #31250	; 0x7a12
 8000b64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	4619      	mov	r1, r3
 8000b74:	4807      	ldr	r0, [pc, #28]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b76:	f003 f917 	bl	8003da8 <HAL_TIM_PWM_ConfigChannel>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000b80:	f000 ff6e 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000b84:	4803      	ldr	r0, [pc, #12]	; (8000b94 <MX_TIM4_Init+0xe8>)
 8000b86:	f001 f8b5 	bl	8001cf4 <HAL_TIM_MspPostInit>

}
 8000b8a:	bf00      	nop
 8000b8c:	3738      	adds	r7, #56	; 0x38
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20000138 	.word	0x20000138
 8000b98:	40000800 	.word	0x40000800

08000b9c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <MX_USART6_UART_Init+0x50>)
 8000ba4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000ba8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000bac:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_USART6_UART_Init+0x4c>)
 8000bd4:	f003 ffc9 	bl	8004b6a <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000bde:	f000 ff3f 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000180 	.word	0x20000180
 8000bec:	40011400 	.word	0x40011400

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b087      	sub	sp, #28
 8000bf4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	4b2c      	ldr	r3, [pc, #176]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a2b      	ldr	r2, [pc, #172]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b29      	ldr	r3, [pc, #164]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	4b25      	ldr	r3, [pc, #148]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a24      	ldr	r2, [pc, #144]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b22      	ldr	r3, [pc, #136]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	4b1e      	ldr	r3, [pc, #120]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a1d      	ldr	r2, [pc, #116]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	4b17      	ldr	r3, [pc, #92]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a16      	ldr	r2, [pc, #88]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c54:	f043 0310 	orr.w	r3, r3, #16
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b14      	ldr	r3, [pc, #80]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0310 	and.w	r3, r3, #16
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	4b10      	ldr	r3, [pc, #64]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a0f      	ldr	r2, [pc, #60]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c70:	f043 0308 	orr.w	r3, r3, #8
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b0d      	ldr	r3, [pc, #52]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0308 	and.w	r3, r3, #8
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	4b09      	ldr	r3, [pc, #36]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a08      	ldr	r2, [pc, #32]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c8c:	f043 0304 	orr.w	r3, r3, #4
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <MX_GPIO_Init+0xbc>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0304 	and.w	r3, r3, #4
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]

}
 8000c9e:	bf00      	nop
 8000ca0:	371c      	adds	r7, #28
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	40023800 	.word	0x40023800

08000cb0 <Flash_Write_All>:

/* USER CODE BEGIN 4 */

void Flash_Write_All()
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
	Flash_Unlock();
 8000cb4:	f7ff fc5e 	bl	8000574 <Flash_Unlock>
	Flash_Erase();
 8000cb8:	f7ff fc6c 	bl	8000594 <Flash_Erase>

	Flash_Write(RPM_Unit_address, RPM_Unit);
 8000cbc:	4b48      	ldr	r3, [pc, #288]	; (8000de0 <Flash_Write_All+0x130>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a48      	ldr	r2, [pc, #288]	; (8000de4 <Flash_Write_All+0x134>)
 8000cc2:	6812      	ldr	r2, [r2, #0]
 8000cc4:	4611      	mov	r1, r2
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fc70 	bl	80005ac <Flash_Write>
	Flash_Write(Torque_Unit_address, Torque_Unit);
 8000ccc:	4b46      	ldr	r3, [pc, #280]	; (8000de8 <Flash_Write_All+0x138>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a46      	ldr	r2, [pc, #280]	; (8000dec <Flash_Write_All+0x13c>)
 8000cd2:	6812      	ldr	r2, [r2, #0]
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fc68 	bl	80005ac <Flash_Write>
	Flash_Write(Record_address, 1);
 8000cdc:	4b44      	ldr	r3, [pc, #272]	; (8000df0 <Flash_Write_All+0x140>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fc62 	bl	80005ac <Flash_Write>
	Flash_Write(Lower_Limit_address, Lower_Limit);
 8000ce8:	4b42      	ldr	r3, [pc, #264]	; (8000df4 <Flash_Write_All+0x144>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a42      	ldr	r2, [pc, #264]	; (8000df8 <Flash_Write_All+0x148>)
 8000cee:	6812      	ldr	r2, [r2, #0]
 8000cf0:	4611      	mov	r1, r2
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fc5a 	bl	80005ac <Flash_Write>
	Flash_Write(Upper_Limit_address, Upper_Limit);
 8000cf8:	4b40      	ldr	r3, [pc, #256]	; (8000dfc <Flash_Write_All+0x14c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a40      	ldr	r2, [pc, #256]	; (8000e00 <Flash_Write_All+0x150>)
 8000cfe:	6812      	ldr	r2, [r2, #0]
 8000d00:	4611      	mov	r1, r2
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fc52 	bl	80005ac <Flash_Write>
	Flash_Write(Filter_address, Filter);
 8000d08:	4b3e      	ldr	r3, [pc, #248]	; (8000e04 <Flash_Write_All+0x154>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a3e      	ldr	r2, [pc, #248]	; (8000e08 <Flash_Write_All+0x158>)
 8000d0e:	6812      	ldr	r2, [r2, #0]
 8000d10:	4611      	mov	r1, r2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fc4a 	bl	80005ac <Flash_Write>
	Flash_Write(Pressure_Cal_address, Pressure_Cal);
 8000d18:	4b3c      	ldr	r3, [pc, #240]	; (8000e0c <Flash_Write_All+0x15c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a3c      	ldr	r2, [pc, #240]	; (8000e10 <Flash_Write_All+0x160>)
 8000d1e:	6812      	ldr	r2, [r2, #0]
 8000d20:	4611      	mov	r1, r2
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fc42 	bl	80005ac <Flash_Write>
	Flash_Write(Volume_address, Volume);
 8000d28:	4b3a      	ldr	r3, [pc, #232]	; (8000e14 <Flash_Write_All+0x164>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a3a      	ldr	r2, [pc, #232]	; (8000e18 <Flash_Write_All+0x168>)
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	4611      	mov	r1, r2
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fc3a 	bl	80005ac <Flash_Write>
	Flash_Write(Leak_Cal_address, Leak_Cal);
 8000d38:	4b38      	ldr	r3, [pc, #224]	; (8000e1c <Flash_Write_All+0x16c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a38      	ldr	r2, [pc, #224]	; (8000e20 <Flash_Write_All+0x170>)
 8000d3e:	6812      	ldr	r2, [r2, #0]
 8000d40:	4611      	mov	r1, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff fc32 	bl	80005ac <Flash_Write>
	Flash_Write(Password_address, Password);
 8000d48:	4b36      	ldr	r3, [pc, #216]	; (8000e24 <Flash_Write_All+0x174>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a36      	ldr	r2, [pc, #216]	; (8000e28 <Flash_Write_All+0x178>)
 8000d4e:	6812      	ldr	r2, [r2, #0]
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff fc2a 	bl	80005ac <Flash_Write>
	Flash_Write(Test_In_Pressure_address, Test_In_Pressure);
 8000d58:	4b34      	ldr	r3, [pc, #208]	; (8000e2c <Flash_Write_All+0x17c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a34      	ldr	r2, [pc, #208]	; (8000e30 <Flash_Write_All+0x180>)
 8000d5e:	6812      	ldr	r2, [r2, #0]
 8000d60:	4611      	mov	r1, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fc22 	bl	80005ac <Flash_Write>
	Flash_Write(Test_Out_Pressure_address, Test_Out_Pressure);
 8000d68:	4b32      	ldr	r3, [pc, #200]	; (8000e34 <Flash_Write_All+0x184>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a32      	ldr	r2, [pc, #200]	; (8000e38 <Flash_Write_All+0x188>)
 8000d6e:	6812      	ldr	r2, [r2, #0]
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff fc1a 	bl	80005ac <Flash_Write>
	Flash_Write(Stabil_Time_address,Stabil_Time);
 8000d78:	4b30      	ldr	r3, [pc, #192]	; (8000e3c <Flash_Write_All+0x18c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a30      	ldr	r2, [pc, #192]	; (8000e40 <Flash_Write_All+0x190>)
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	4611      	mov	r1, r2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fc12 	bl	80005ac <Flash_Write>
	Flash_Write(Filling_Time_address, Filling_Time);
 8000d88:	4b2e      	ldr	r3, [pc, #184]	; (8000e44 <Flash_Write_All+0x194>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a2e      	ldr	r2, [pc, #184]	; (8000e48 <Flash_Write_All+0x198>)
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fc0a 	bl	80005ac <Flash_Write>
	Flash_Write(Test_Time_address, Test_Time);
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <Flash_Write_All+0x19c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a2c      	ldr	r2, [pc, #176]	; (8000e50 <Flash_Write_All+0x1a0>)
 8000d9e:	6812      	ldr	r2, [r2, #0]
 8000da0:	4611      	mov	r1, r2
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fc02 	bl	80005ac <Flash_Write>
	Flash_Write(Atmospher_address, Atmospher);
 8000da8:	4b2a      	ldr	r3, [pc, #168]	; (8000e54 <Flash_Write_All+0x1a4>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a2a      	ldr	r2, [pc, #168]	; (8000e58 <Flash_Write_All+0x1a8>)
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	4611      	mov	r1, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fbfa 	bl	80005ac <Flash_Write>
	Flash_Write(Pressure_Zero_address, Pressure_Zero);
 8000db8:	4b28      	ldr	r3, [pc, #160]	; (8000e5c <Flash_Write_All+0x1ac>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a28      	ldr	r2, [pc, #160]	; (8000e60 <Flash_Write_All+0x1b0>)
 8000dbe:	6812      	ldr	r2, [r2, #0]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fbf2 	bl	80005ac <Flash_Write>
	Flash_Write(Leak_Zero_address, Leak_Zero);
 8000dc8:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <Flash_Write_All+0x1b4>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a26      	ldr	r2, [pc, #152]	; (8000e68 <Flash_Write_All+0x1b8>)
 8000dce:	6812      	ldr	r2, [r2, #0]
 8000dd0:	4611      	mov	r1, r2
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fbea 	bl	80005ac <Flash_Write>

	Flash_Lock();
 8000dd8:	f7ff fbf9 	bl	80005ce <Flash_Lock>
}
 8000ddc:	bf00      	nop
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000000 	.word	0x20000000
 8000de4:	200001c4 	.word	0x200001c4
 8000de8:	20000004 	.word	0x20000004
 8000dec:	200001c8 	.word	0x200001c8
 8000df0:	20000008 	.word	0x20000008
 8000df4:	2000000c 	.word	0x2000000c
 8000df8:	200001d0 	.word	0x200001d0
 8000dfc:	20000010 	.word	0x20000010
 8000e00:	200001d4 	.word	0x200001d4
 8000e04:	20000014 	.word	0x20000014
 8000e08:	200001d8 	.word	0x200001d8
 8000e0c:	20000018 	.word	0x20000018
 8000e10:	200001dc 	.word	0x200001dc
 8000e14:	2000001c 	.word	0x2000001c
 8000e18:	200001e0 	.word	0x200001e0
 8000e1c:	20000020 	.word	0x20000020
 8000e20:	200001e4 	.word	0x200001e4
 8000e24:	20000024 	.word	0x20000024
 8000e28:	200001e8 	.word	0x200001e8
 8000e2c:	20000028 	.word	0x20000028
 8000e30:	200001ec 	.word	0x200001ec
 8000e34:	2000002c 	.word	0x2000002c
 8000e38:	200001f0 	.word	0x200001f0
 8000e3c:	20000030 	.word	0x20000030
 8000e40:	200001f4 	.word	0x200001f4
 8000e44:	20000034 	.word	0x20000034
 8000e48:	200001f8 	.word	0x200001f8
 8000e4c:	20000038 	.word	0x20000038
 8000e50:	200001fc 	.word	0x200001fc
 8000e54:	2000003c 	.word	0x2000003c
 8000e58:	20000200 	.word	0x20000200
 8000e5c:	20000040 	.word	0x20000040
 8000e60:	20000204 	.word	0x20000204
 8000e64:	20000044 	.word	0x20000044
 8000e68:	20000208 	.word	0x20000208

08000e6c <Flash_Read_All>:
void Nextion_Settings_Load()
{
}

void Flash_Read_All()
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
//	Stabil_Time = 800; // 800
//	Filling_Time = 800;  //  800
//	Test_Time = 1000; // 1000
//	Atmospher = 1013; // 1013

	RPM_Unit = Flash_Read(RPM_Unit_address);
 8000e70:	4b48      	ldr	r3, [pc, #288]	; (8000f94 <Flash_Read_All+0x128>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fbb4 	bl	80005e2 <Flash_Read>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	4a46      	ldr	r2, [pc, #280]	; (8000f98 <Flash_Read_All+0x12c>)
 8000e7e:	6013      	str	r3, [r2, #0]
	Torque_Unit = Flash_Read(Torque_Unit_address);
 8000e80:	4b46      	ldr	r3, [pc, #280]	; (8000f9c <Flash_Read_All+0x130>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fbac 	bl	80005e2 <Flash_Read>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4a44      	ldr	r2, [pc, #272]	; (8000fa0 <Flash_Read_All+0x134>)
 8000e8e:	6013      	str	r3, [r2, #0]
	Record = Flash_Read(Record_address);
 8000e90:	4b44      	ldr	r3, [pc, #272]	; (8000fa4 <Flash_Read_All+0x138>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fba4 	bl	80005e2 <Flash_Read>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a42      	ldr	r2, [pc, #264]	; (8000fa8 <Flash_Read_All+0x13c>)
 8000e9e:	6013      	str	r3, [r2, #0]
	Lower_Limit = Flash_Read(Lower_Limit_address);
 8000ea0:	4b42      	ldr	r3, [pc, #264]	; (8000fac <Flash_Read_All+0x140>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fb9c 	bl	80005e2 <Flash_Read>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	4a40      	ldr	r2, [pc, #256]	; (8000fb0 <Flash_Read_All+0x144>)
 8000eae:	6013      	str	r3, [r2, #0]
	Upper_Limit = Flash_Read(Upper_Limit_address);
 8000eb0:	4b40      	ldr	r3, [pc, #256]	; (8000fb4 <Flash_Read_All+0x148>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fb94 	bl	80005e2 <Flash_Read>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	4a3e      	ldr	r2, [pc, #248]	; (8000fb8 <Flash_Read_All+0x14c>)
 8000ebe:	6013      	str	r3, [r2, #0]
	Filter = Flash_Read(Filter_address);
 8000ec0:	4b3e      	ldr	r3, [pc, #248]	; (8000fbc <Flash_Read_All+0x150>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fb8c 	bl	80005e2 <Flash_Read>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	4a3c      	ldr	r2, [pc, #240]	; (8000fc0 <Flash_Read_All+0x154>)
 8000ece:	6013      	str	r3, [r2, #0]
	Pressure_Cal = Flash_Read(Pressure_Cal_address);
 8000ed0:	4b3c      	ldr	r3, [pc, #240]	; (8000fc4 <Flash_Read_All+0x158>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fb84 	bl	80005e2 <Flash_Read>
 8000eda:	4603      	mov	r3, r0
 8000edc:	4a3a      	ldr	r2, [pc, #232]	; (8000fc8 <Flash_Read_All+0x15c>)
 8000ede:	6013      	str	r3, [r2, #0]
	Volume = Flash_Read(Volume_address);
 8000ee0:	4b3a      	ldr	r3, [pc, #232]	; (8000fcc <Flash_Read_All+0x160>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fb7c 	bl	80005e2 <Flash_Read>
 8000eea:	4603      	mov	r3, r0
 8000eec:	4a38      	ldr	r2, [pc, #224]	; (8000fd0 <Flash_Read_All+0x164>)
 8000eee:	6013      	str	r3, [r2, #0]
	Leak_Cal = Flash_Read(Leak_Cal_address);
 8000ef0:	4b38      	ldr	r3, [pc, #224]	; (8000fd4 <Flash_Read_All+0x168>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fb74 	bl	80005e2 <Flash_Read>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4a36      	ldr	r2, [pc, #216]	; (8000fd8 <Flash_Read_All+0x16c>)
 8000efe:	6013      	str	r3, [r2, #0]
	Password = Flash_Read(Password_address);
 8000f00:	4b36      	ldr	r3, [pc, #216]	; (8000fdc <Flash_Read_All+0x170>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fb6c 	bl	80005e2 <Flash_Read>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4a34      	ldr	r2, [pc, #208]	; (8000fe0 <Flash_Read_All+0x174>)
 8000f0e:	6013      	str	r3, [r2, #0]
	Test_In_Pressure = Flash_Read(Test_In_Pressure_address);
 8000f10:	4b34      	ldr	r3, [pc, #208]	; (8000fe4 <Flash_Read_All+0x178>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fb64 	bl	80005e2 <Flash_Read>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a32      	ldr	r2, [pc, #200]	; (8000fe8 <Flash_Read_All+0x17c>)
 8000f1e:	6013      	str	r3, [r2, #0]
	Test_Out_Pressure = Flash_Read(Test_Out_Pressure_address);
 8000f20:	4b32      	ldr	r3, [pc, #200]	; (8000fec <Flash_Read_All+0x180>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fb5c 	bl	80005e2 <Flash_Read>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a30      	ldr	r2, [pc, #192]	; (8000ff0 <Flash_Read_All+0x184>)
 8000f2e:	6013      	str	r3, [r2, #0]
	Stabil_Time = Flash_Read(Stabil_Time_address);
 8000f30:	4b30      	ldr	r3, [pc, #192]	; (8000ff4 <Flash_Read_All+0x188>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fb54 	bl	80005e2 <Flash_Read>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a2e      	ldr	r2, [pc, #184]	; (8000ff8 <Flash_Read_All+0x18c>)
 8000f3e:	6013      	str	r3, [r2, #0]
	Filling_Time = Flash_Read(Filling_Time_address);
 8000f40:	4b2e      	ldr	r3, [pc, #184]	; (8000ffc <Flash_Read_All+0x190>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fb4c 	bl	80005e2 <Flash_Read>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a2c      	ldr	r2, [pc, #176]	; (8001000 <Flash_Read_All+0x194>)
 8000f4e:	6013      	str	r3, [r2, #0]
	Test_Time = Flash_Read(Test_Time_address);
 8000f50:	4b2c      	ldr	r3, [pc, #176]	; (8001004 <Flash_Read_All+0x198>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fb44 	bl	80005e2 <Flash_Read>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a2a      	ldr	r2, [pc, #168]	; (8001008 <Flash_Read_All+0x19c>)
 8000f5e:	6013      	str	r3, [r2, #0]
	Atmospher = Flash_Read(Atmospher_address);
 8000f60:	4b2a      	ldr	r3, [pc, #168]	; (800100c <Flash_Read_All+0x1a0>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fb3c 	bl	80005e2 <Flash_Read>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a28      	ldr	r2, [pc, #160]	; (8001010 <Flash_Read_All+0x1a4>)
 8000f6e:	6013      	str	r3, [r2, #0]
	Pressure_Zero = Flash_Read(Pressure_Zero_address);
 8000f70:	4b28      	ldr	r3, [pc, #160]	; (8001014 <Flash_Read_All+0x1a8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fb34 	bl	80005e2 <Flash_Read>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a26      	ldr	r2, [pc, #152]	; (8001018 <Flash_Read_All+0x1ac>)
 8000f7e:	6013      	str	r3, [r2, #0]
	Leak_Zero = Flash_Read(Leak_Zero_address);
 8000f80:	4b26      	ldr	r3, [pc, #152]	; (800101c <Flash_Read_All+0x1b0>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fb2c 	bl	80005e2 <Flash_Read>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a24      	ldr	r2, [pc, #144]	; (8001020 <Flash_Read_All+0x1b4>)
 8000f8e:	6013      	str	r3, [r2, #0]
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000000 	.word	0x20000000
 8000f98:	200001c4 	.word	0x200001c4
 8000f9c:	20000004 	.word	0x20000004
 8000fa0:	200001c8 	.word	0x200001c8
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	200001cc 	.word	0x200001cc
 8000fac:	2000000c 	.word	0x2000000c
 8000fb0:	200001d0 	.word	0x200001d0
 8000fb4:	20000010 	.word	0x20000010
 8000fb8:	200001d4 	.word	0x200001d4
 8000fbc:	20000014 	.word	0x20000014
 8000fc0:	200001d8 	.word	0x200001d8
 8000fc4:	20000018 	.word	0x20000018
 8000fc8:	200001dc 	.word	0x200001dc
 8000fcc:	2000001c 	.word	0x2000001c
 8000fd0:	200001e0 	.word	0x200001e0
 8000fd4:	20000020 	.word	0x20000020
 8000fd8:	200001e4 	.word	0x200001e4
 8000fdc:	20000024 	.word	0x20000024
 8000fe0:	200001e8 	.word	0x200001e8
 8000fe4:	20000028 	.word	0x20000028
 8000fe8:	200001ec 	.word	0x200001ec
 8000fec:	2000002c 	.word	0x2000002c
 8000ff0:	200001f0 	.word	0x200001f0
 8000ff4:	20000030 	.word	0x20000030
 8000ff8:	200001f4 	.word	0x200001f4
 8000ffc:	20000034 	.word	0x20000034
 8001000:	200001f8 	.word	0x200001f8
 8001004:	20000038 	.word	0x20000038
 8001008:	200001fc 	.word	0x200001fc
 800100c:	2000003c 	.word	0x2000003c
 8001010:	20000200 	.word	0x20000200
 8001014:	20000040 	.word	0x20000040
 8001018:	20000204 	.word	0x20000204
 800101c:	20000044 	.word	0x20000044
 8001020:	20000208 	.word	0x20000208

08001024 <HAL_TIMEx_BreakCallback>:


void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)		//need modify
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a05      	ldr	r2, [pc, #20]	; (8001048 <HAL_TIMEx_BreakCallback+0x24>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d104      	bne.n	8001040 <HAL_TIMEx_BreakCallback+0x1c>
	{
		stopPWM();									//stop pwm output	or user function
 8001036:	f7ff faf9 	bl	800062c <stopPWM>
		break_falg = 1;
 800103a:	4b04      	ldr	r3, [pc, #16]	; (800104c <HAL_TIMEx_BreakCallback+0x28>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
	}
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40010000 	.word	0x40010000
 800104c:	20000274 	.word	0x20000274

08001050 <FN_MAIN_PAGE>:


void FN_MAIN_PAGE(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af02      	add	r7, sp, #8
	while (CurrentPage == MAIN_PAGE) {
 8001056:	e07d      	b.n	8001154 <FN_MAIN_PAGE+0x104>
		pulsePWM(pulse_value);	//user function set
 8001058:	4b43      	ldr	r3, [pc, #268]	; (8001168 <FN_MAIN_PAGE+0x118>)
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fafb 	bl	8000658 <pulsePWM>
			//dead_value++;
			deadTimePWM(dead_value);
 8001062:	4b42      	ldr	r3, [pc, #264]	; (800116c <FN_MAIN_PAGE+0x11c>)
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fb40 	bl	80006ec <deadTimePWM>

			if(break_falg == 1)			//user function set
 800106c:	4b40      	ldr	r3, [pc, #256]	; (8001170 <FN_MAIN_PAGE+0x120>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d104      	bne.n	800107e <FN_MAIN_PAGE+0x2e>
			{
				break_falg = 0;				//clear falg
 8001074:	4b3e      	ldr	r3, [pc, #248]	; (8001170 <FN_MAIN_PAGE+0x120>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
				startPWM();
 800107a:	f7ff fac1 	bl	8000600 <startPWM>
			}

		   HAL_Delay(1000);
 800107e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001082:	f001 f831 	bl	80020e8 <HAL_Delay>
		   step++;//hz degerimi belirleyecek olan degişken
 8001086:	4b3b      	ldr	r3, [pc, #236]	; (8001174 <FN_MAIN_PAGE+0x124>)
 8001088:	881b      	ldrh	r3, [r3, #0]
 800108a:	3301      	adds	r3, #1
 800108c:	b29a      	uxth	r2, r3
 800108e:	4b39      	ldr	r3, [pc, #228]	; (8001174 <FN_MAIN_PAGE+0x124>)
 8001090:	801a      	strh	r2, [r3, #0]
		   step=Constrain(step, 1, 5000);
 8001092:	4b38      	ldr	r3, [pc, #224]	; (8001174 <FN_MAIN_PAGE+0x124>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	f241 3288 	movw	r2, #5000	; 0x1388
 800109a:	2101      	movs	r1, #1
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fb5b 	bl	8000758 <Constrain>
 80010a2:	4603      	mov	r3, r0
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b33      	ldr	r3, [pc, #204]	; (8001174 <FN_MAIN_PAGE+0x124>)
 80010a8:	801a      	strh	r2, [r3, #0]
		   arrValue=((freqValue/step)/128);
 80010aa:	4b33      	ldr	r3, [pc, #204]	; (8001178 <FN_MAIN_PAGE+0x128>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a31      	ldr	r2, [pc, #196]	; (8001174 <FN_MAIN_PAGE+0x124>)
 80010b0:	8812      	ldrh	r2, [r2, #0]
 80010b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	da00      	bge.n	80010bc <FN_MAIN_PAGE+0x6c>
 80010ba:	337f      	adds	r3, #127	; 0x7f
 80010bc:	11db      	asrs	r3, r3, #7
 80010be:	b29a      	uxth	r2, r3
 80010c0:	4b2e      	ldr	r3, [pc, #184]	; (800117c <FN_MAIN_PAGE+0x12c>)
 80010c2:	801a      	strh	r2, [r3, #0]

		   //arrValue=map(arrValue, 0, 31250, 0, 62499);
		   prePulse=map(arrValue, 0, 62499, 0, 31250);
 80010c4:	4b2d      	ldr	r3, [pc, #180]	; (800117c <FN_MAIN_PAGE+0x12c>)
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f647 2312 	movw	r3, #31250	; 0x7a12
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2300      	movs	r3, #0
 80010d2:	f24f 4223 	movw	r2, #62499	; 0xf423
 80010d6:	2100      	movs	r1, #0
 80010d8:	f7ff fb22 	bl	8000720 <map>
 80010dc:	4603      	mov	r3, r0
 80010de:	b29a      	uxth	r2, r3
 80010e0:	4b27      	ldr	r3, [pc, #156]	; (8001180 <FN_MAIN_PAGE+0x130>)
 80010e2:	801a      	strh	r2, [r3, #0]

		   TIM4->ARR=arrValue;
 80010e4:	4b25      	ldr	r3, [pc, #148]	; (800117c <FN_MAIN_PAGE+0x12c>)
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	4b26      	ldr	r3, [pc, #152]	; (8001184 <FN_MAIN_PAGE+0x134>)
 80010ea:	62da      	str	r2, [r3, #44]	; 0x2c
		   TIM4->CCR1=prePulse;
 80010ec:	4b24      	ldr	r3, [pc, #144]	; (8001180 <FN_MAIN_PAGE+0x130>)
 80010ee:	881a      	ldrh	r2, [r3, #0]
 80010f0:	4b24      	ldr	r3, [pc, #144]	; (8001184 <FN_MAIN_PAGE+0x134>)
 80010f2:	635a      	str	r2, [r3, #52]	; 0x34




		   Nextion_Set_Value("torque", torque);
 80010f4:	4b24      	ldr	r3, [pc, #144]	; (8001188 <FN_MAIN_PAGE+0x138>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4824      	ldr	r0, [pc, #144]	; (800118c <FN_MAIN_PAGE+0x13c>)
 80010fc:	f000 fcb6 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("rpm", rpm);
 8001100:	4b23      	ldr	r3, [pc, #140]	; (8001190 <FN_MAIN_PAGE+0x140>)
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	4823      	ldr	r0, [pc, #140]	; (8001194 <FN_MAIN_PAGE+0x144>)
 8001108:	f000 fcb0 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("tit", tit);
 800110c:	4b22      	ldr	r3, [pc, #136]	; (8001198 <FN_MAIN_PAGE+0x148>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	4619      	mov	r1, r3
 8001112:	4822      	ldr	r0, [pc, #136]	; (800119c <FN_MAIN_PAGE+0x14c>)
 8001114:	f000 fcaa 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("ff", ff);
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <FN_MAIN_PAGE+0x150>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	4821      	ldr	r0, [pc, #132]	; (80011a4 <FN_MAIN_PAGE+0x154>)
 8001120:	f000 fca4 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("gop", gop);
 8001124:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <FN_MAIN_PAGE+0x158>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	4619      	mov	r1, r3
 800112a:	4820      	ldr	r0, [pc, #128]	; (80011ac <FN_MAIN_PAGE+0x15c>)
 800112c:	f000 fc9e 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("eop", eop);
 8001130:	4b1f      	ldr	r3, [pc, #124]	; (80011b0 <FN_MAIN_PAGE+0x160>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	4619      	mov	r1, r3
 8001136:	481f      	ldr	r0, [pc, #124]	; (80011b4 <FN_MAIN_PAGE+0x164>)
 8001138:	f000 fc98 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("eot", eot);
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <FN_MAIN_PAGE+0x168>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	4619      	mov	r1, r3
 8001142:	481e      	ldr	r0, [pc, #120]	; (80011bc <FN_MAIN_PAGE+0x16c>)
 8001144:	f000 fc92 	bl	8001a6c <Nextion_Set_Value>
		   Nextion_Set_Value("eoq", eoq);
 8001148:	4b1d      	ldr	r3, [pc, #116]	; (80011c0 <FN_MAIN_PAGE+0x170>)
 800114a:	881b      	ldrh	r3, [r3, #0]
 800114c:	4619      	mov	r1, r3
 800114e:	481d      	ldr	r0, [pc, #116]	; (80011c4 <FN_MAIN_PAGE+0x174>)
 8001150:	f000 fc8c 	bl	8001a6c <Nextion_Set_Value>
	while (CurrentPage == MAIN_PAGE) {
 8001154:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <FN_MAIN_PAGE+0x178>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b13      	cmp	r3, #19
 800115a:	f43f af7d 	beq.w	8001058 <FN_MAIN_PAGE+0x8>

	}

}
 800115e:	bf00      	nop
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000272 	.word	0x20000272
 800116c:	20000276 	.word	0x20000276
 8001170:	20000274 	.word	0x20000274
 8001174:	20000054 	.word	0x20000054
 8001178:	20000058 	.word	0x20000058
 800117c:	2000027c 	.word	0x2000027c
 8001180:	2000027e 	.word	0x2000027e
 8001184:	40000800 	.word	0x40000800
 8001188:	2000025c 	.word	0x2000025c
 800118c:	0800659c 	.word	0x0800659c
 8001190:	2000025e 	.word	0x2000025e
 8001194:	080065a4 	.word	0x080065a4
 8001198:	20000260 	.word	0x20000260
 800119c:	080065a8 	.word	0x080065a8
 80011a0:	20000262 	.word	0x20000262
 80011a4:	080065ac 	.word	0x080065ac
 80011a8:	20000264 	.word	0x20000264
 80011ac:	080065b0 	.word	0x080065b0
 80011b0:	20000266 	.word	0x20000266
 80011b4:	080065b4 	.word	0x080065b4
 80011b8:	20000268 	.word	0x20000268
 80011bc:	080065b8 	.word	0x080065b8
 80011c0:	2000026a 	.word	0x2000026a
 80011c4:	080065bc 	.word	0x080065bc
 80011c8:	20000210 	.word	0x20000210

080011cc <FN_TORQUE_PAGE>:
void FN_TORQUE_PAGE(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	if (CurrentPage == TORQUE_PAGE)
 80011d2:	4bb2      	ldr	r3, [pc, #712]	; (800149c <FN_TORQUE_PAGE+0x2d0>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b14      	cmp	r3, #20
 80011d8:	f040 815b 	bne.w	8001492 <FN_TORQUE_PAGE+0x2c6>
		{
			HAL_Delay(500);
 80011dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011e0:	f000 ff82 	bl	80020e8 <HAL_Delay>

			if(Torque_Unit == 0)
 80011e4:	4bae      	ldr	r3, [pc, #696]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d118      	bne.n	800121e <FN_TORQUE_PAGE+0x52>
			 {
				Nextion_Set_Value("c0", 1);
 80011ec:	2101      	movs	r1, #1
 80011ee:	48ad      	ldr	r0, [pc, #692]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 80011f0:	f000 fc3c 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 80011f4:	2100      	movs	r1, #0
 80011f6:	48ac      	ldr	r0, [pc, #688]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 80011f8:	f000 fc38 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 80011fc:	2100      	movs	r1, #0
 80011fe:	48ab      	ldr	r0, [pc, #684]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 8001200:	f000 fc34 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 8001204:	2100      	movs	r1, #0
 8001206:	48aa      	ldr	r0, [pc, #680]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 8001208:	f000 fc30 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 800120c:	2100      	movs	r1, #0
 800120e:	48a9      	ldr	r0, [pc, #676]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 8001210:	f000 fc2c 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 8001214:	2100      	movs	r1, #0
 8001216:	48a8      	ldr	r0, [pc, #672]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 8001218:	f000 fc28 	bl	8001a6c <Nextion_Set_Value>
 800121c:	e038      	b.n	8001290 <FN_TORQUE_PAGE+0xc4>

			 }else if(Torque_Unit == 1)
 800121e:	4ba0      	ldr	r3, [pc, #640]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d118      	bne.n	8001258 <FN_TORQUE_PAGE+0x8c>
			 {
				Nextion_Set_Value("c0", 0);
 8001226:	2100      	movs	r1, #0
 8001228:	489e      	ldr	r0, [pc, #632]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 800122a:	f000 fc1f 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 1);
 800122e:	2101      	movs	r1, #1
 8001230:	489d      	ldr	r0, [pc, #628]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 8001232:	f000 fc1b 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 8001236:	2100      	movs	r1, #0
 8001238:	489c      	ldr	r0, [pc, #624]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 800123a:	f000 fc17 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 800123e:	2100      	movs	r1, #0
 8001240:	489b      	ldr	r0, [pc, #620]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 8001242:	f000 fc13 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 8001246:	2100      	movs	r1, #0
 8001248:	489a      	ldr	r0, [pc, #616]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 800124a:	f000 fc0f 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 800124e:	2100      	movs	r1, #0
 8001250:	4899      	ldr	r0, [pc, #612]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 8001252:	f000 fc0b 	bl	8001a6c <Nextion_Set_Value>
 8001256:	e01b      	b.n	8001290 <FN_TORQUE_PAGE+0xc4>

			 }else if(Torque_Unit == 2)
 8001258:	4b91      	ldr	r3, [pc, #580]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2b02      	cmp	r3, #2
 800125e:	d117      	bne.n	8001290 <FN_TORQUE_PAGE+0xc4>
			 {
				Nextion_Set_Value("c0", 0);
 8001260:	2100      	movs	r1, #0
 8001262:	4890      	ldr	r0, [pc, #576]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 8001264:	f000 fc02 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 8001268:	2100      	movs	r1, #0
 800126a:	488f      	ldr	r0, [pc, #572]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 800126c:	f000 fbfe 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 1);
 8001270:	2101      	movs	r1, #1
 8001272:	488e      	ldr	r0, [pc, #568]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 8001274:	f000 fbfa 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 8001278:	2100      	movs	r1, #0
 800127a:	488d      	ldr	r0, [pc, #564]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 800127c:	f000 fbf6 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 8001280:	2100      	movs	r1, #0
 8001282:	488c      	ldr	r0, [pc, #560]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 8001284:	f000 fbf2 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 8001288:	2100      	movs	r1, #0
 800128a:	488b      	ldr	r0, [pc, #556]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 800128c:	f000 fbee 	bl	8001a6c <Nextion_Set_Value>
			 }

			  if(Torque_Unit == 3)
 8001290:	4b83      	ldr	r3, [pc, #524]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d118      	bne.n	80012ca <FN_TORQUE_PAGE+0xfe>
			 {
				Nextion_Set_Value("c0", 0);
 8001298:	2100      	movs	r1, #0
 800129a:	4882      	ldr	r0, [pc, #520]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 800129c:	f000 fbe6 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 80012a0:	2100      	movs	r1, #0
 80012a2:	4881      	ldr	r0, [pc, #516]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 80012a4:	f000 fbe2 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 80012a8:	2100      	movs	r1, #0
 80012aa:	4880      	ldr	r0, [pc, #512]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 80012ac:	f000 fbde 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 1);
 80012b0:	2101      	movs	r1, #1
 80012b2:	487f      	ldr	r0, [pc, #508]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 80012b4:	f000 fbda 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 80012b8:	2100      	movs	r1, #0
 80012ba:	487e      	ldr	r0, [pc, #504]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 80012bc:	f000 fbd6 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 80012c0:	2100      	movs	r1, #0
 80012c2:	487d      	ldr	r0, [pc, #500]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 80012c4:	f000 fbd2 	bl	8001a6c <Nextion_Set_Value>
 80012c8:	e0de      	b.n	8001488 <FN_TORQUE_PAGE+0x2bc>

			 }else if(Torque_Unit == 4)
 80012ca:	4b75      	ldr	r3, [pc, #468]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d118      	bne.n	8001304 <FN_TORQUE_PAGE+0x138>
			 {
				Nextion_Set_Value("c0", 0);
 80012d2:	2100      	movs	r1, #0
 80012d4:	4873      	ldr	r0, [pc, #460]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 80012d6:	f000 fbc9 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 80012da:	2100      	movs	r1, #0
 80012dc:	4872      	ldr	r0, [pc, #456]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 80012de:	f000 fbc5 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 80012e2:	2100      	movs	r1, #0
 80012e4:	4871      	ldr	r0, [pc, #452]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 80012e6:	f000 fbc1 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 80012ea:	2100      	movs	r1, #0
 80012ec:	4870      	ldr	r0, [pc, #448]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 80012ee:	f000 fbbd 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 1);
 80012f2:	2101      	movs	r1, #1
 80012f4:	486f      	ldr	r0, [pc, #444]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 80012f6:	f000 fbb9 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 80012fa:	2100      	movs	r1, #0
 80012fc:	486e      	ldr	r0, [pc, #440]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 80012fe:	f000 fbb5 	bl	8001a6c <Nextion_Set_Value>
 8001302:	e0c1      	b.n	8001488 <FN_TORQUE_PAGE+0x2bc>

			 }else if(Torque_Unit == 5)
 8001304:	4b66      	ldr	r3, [pc, #408]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b05      	cmp	r3, #5
 800130a:	f040 80bd 	bne.w	8001488 <FN_TORQUE_PAGE+0x2bc>
			 {
				Nextion_Set_Value("c0", 0);
 800130e:	2100      	movs	r1, #0
 8001310:	4864      	ldr	r0, [pc, #400]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 8001312:	f000 fbab 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 8001316:	2100      	movs	r1, #0
 8001318:	4863      	ldr	r0, [pc, #396]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 800131a:	f000 fba7 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 800131e:	2100      	movs	r1, #0
 8001320:	4862      	ldr	r0, [pc, #392]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 8001322:	f000 fba3 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 8001326:	2100      	movs	r1, #0
 8001328:	4861      	ldr	r0, [pc, #388]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 800132a:	f000 fb9f 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 800132e:	2100      	movs	r1, #0
 8001330:	4860      	ldr	r0, [pc, #384]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 8001332:	f000 fb9b 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 1);
 8001336:	2101      	movs	r1, #1
 8001338:	485f      	ldr	r0, [pc, #380]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 800133a:	f000 fb97 	bl	8001a6c <Nextion_Set_Value>
			 }

			  while(CurrentPage == TORQUE_PAGE){
 800133e:	e0a3      	b.n	8001488 <FN_TORQUE_PAGE+0x2bc>

				HAL_Delay(300);
 8001340:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001344:	f000 fed0 	bl	80020e8 <HAL_Delay>

				if (CurrentButton == DEFAULT_BUTTON) //
 8001348:	4b5c      	ldr	r3, [pc, #368]	; (80014bc <FN_TORQUE_PAGE+0x2f0>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d126      	bne.n	800139e <FN_TORQUE_PAGE+0x1d2>
				{
				//Computer_Send_Command("DEFAULT_BUTTON");

				Nextion_Set_Value("c0", 1);
 8001350:	2101      	movs	r1, #1
 8001352:	4854      	ldr	r0, [pc, #336]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 8001354:	f000 fb8a 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c1", 0);
 8001358:	2100      	movs	r1, #0
 800135a:	4853      	ldr	r0, [pc, #332]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 800135c:	f000 fb86 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c2", 0);
 8001360:	2100      	movs	r1, #0
 8001362:	4852      	ldr	r0, [pc, #328]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 8001364:	f000 fb82 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c3", 0);
 8001368:	2100      	movs	r1, #0
 800136a:	4851      	ldr	r0, [pc, #324]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 800136c:	f000 fb7e 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c4", 0);
 8001370:	2100      	movs	r1, #0
 8001372:	4850      	ldr	r0, [pc, #320]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 8001374:	f000 fb7a 	bl	8001a6c <Nextion_Set_Value>
				Nextion_Set_Value("c5", 0);
 8001378:	2100      	movs	r1, #0
 800137a:	484f      	ldr	r0, [pc, #316]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 800137c:	f000 fb76 	bl	8001a6c <Nextion_Set_Value>

				Torque_Unit = Fac_Torque_Unit;
 8001380:	4b4f      	ldr	r3, [pc, #316]	; (80014c0 <FN_TORQUE_PAGE+0x2f4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a46      	ldr	r2, [pc, #280]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001386:	6013      	str	r3, [r2, #0]

				Flash_Write_All();
 8001388:	f7ff fc92 	bl	8000cb0 <Flash_Write_All>
				HAL_Delay(100);
 800138c:	2064      	movs	r0, #100	; 0x64
 800138e:	f000 feab 	bl	80020e8 <HAL_Delay>
				Flash_Read_All();
 8001392:	f7ff fd6b 	bl	8000e6c <Flash_Read_All>
				CurrentButton = 0;
 8001396:	4b49      	ldr	r3, [pc, #292]	; (80014bc <FN_TORQUE_PAGE+0x2f0>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
 800139c:	e074      	b.n	8001488 <FN_TORQUE_PAGE+0x2bc>

				}
				else if (CurrentButton == SAVE_BUTTON) //
 800139e:	4b47      	ldr	r3, [pc, #284]	; (80014bc <FN_TORQUE_PAGE+0x2f0>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d170      	bne.n	8001488 <FN_TORQUE_PAGE+0x2bc>
				{
				//Computer_Send_Command("SAVE_BUTTON");
				Nextion_Send_Command("tsw 255,0");
 80013a6:	4847      	ldr	r0, [pc, #284]	; (80014c4 <FN_TORQUE_PAGE+0x2f8>)
 80013a8:	f000 fbb6 	bl	8001b18 <Nextion_Send_Command>
				HAL_Delay(200);
 80013ac:	20c8      	movs	r0, #200	; 0xc8
 80013ae:	f000 fe9b 	bl	80020e8 <HAL_Delay>
				Nextion_Get_Value("c0");
 80013b2:	483c      	ldr	r0, [pc, #240]	; (80014a4 <FN_TORQUE_PAGE+0x2d8>)
 80013b4:	f000 fb80 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 80013b8:	20c8      	movs	r0, #200	; 0xc8
 80013ba:	f000 fe95 	bl	80020e8 <HAL_Delay>
				uint8_t c0 = Next_Number_Value;
 80013be:	4b42      	ldr	r3, [pc, #264]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	71fb      	strb	r3, [r7, #7]
				//Computer_Send_int(Next_Number_Value);

				Nextion_Get_Value("c1");
 80013c4:	4838      	ldr	r0, [pc, #224]	; (80014a8 <FN_TORQUE_PAGE+0x2dc>)
 80013c6:	f000 fb77 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 80013ca:	20c8      	movs	r0, #200	; 0xc8
 80013cc:	f000 fe8c 	bl	80020e8 <HAL_Delay>
				uint8_t c1 = Next_Number_Value;
 80013d0:	4b3d      	ldr	r3, [pc, #244]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	71bb      	strb	r3, [r7, #6]
				//Computer_Send_int(Next_Number_Value);

				Nextion_Get_Value("c2");
 80013d6:	4835      	ldr	r0, [pc, #212]	; (80014ac <FN_TORQUE_PAGE+0x2e0>)
 80013d8:	f000 fb6e 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 80013dc:	20c8      	movs	r0, #200	; 0xc8
 80013de:	f000 fe83 	bl	80020e8 <HAL_Delay>
				uint8_t c2 = Next_Number_Value;
 80013e2:	4b39      	ldr	r3, [pc, #228]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	717b      	strb	r3, [r7, #5]
				//Computer_Send_int(Next_Number_Value);

				Nextion_Get_Value("c3");
 80013e8:	4831      	ldr	r0, [pc, #196]	; (80014b0 <FN_TORQUE_PAGE+0x2e4>)
 80013ea:	f000 fb65 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 80013ee:	20c8      	movs	r0, #200	; 0xc8
 80013f0:	f000 fe7a 	bl	80020e8 <HAL_Delay>
				uint8_t c3 = Next_Number_Value;
 80013f4:	4b34      	ldr	r3, [pc, #208]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	713b      	strb	r3, [r7, #4]
				//Computer_Send_int(Next_Number_Value);

				Nextion_Get_Value("c4");
 80013fa:	482e      	ldr	r0, [pc, #184]	; (80014b4 <FN_TORQUE_PAGE+0x2e8>)
 80013fc:	f000 fb5c 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 8001400:	20c8      	movs	r0, #200	; 0xc8
 8001402:	f000 fe71 	bl	80020e8 <HAL_Delay>
				uint8_t c4 = Next_Number_Value;
 8001406:	4b30      	ldr	r3, [pc, #192]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	70fb      	strb	r3, [r7, #3]
				//Computer_Send_int(Next_Number_Value);

				Nextion_Get_Value("c5");
 800140c:	482a      	ldr	r0, [pc, #168]	; (80014b8 <FN_TORQUE_PAGE+0x2ec>)
 800140e:	f000 fb53 	bl	8001ab8 <Nextion_Get_Value>
				HAL_Delay(200);
 8001412:	20c8      	movs	r0, #200	; 0xc8
 8001414:	f000 fe68 	bl	80020e8 <HAL_Delay>
				uint8_t c5 = Next_Number_Value;
 8001418:	4b2b      	ldr	r3, [pc, #172]	; (80014c8 <FN_TORQUE_PAGE+0x2fc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	70bb      	strb	r3, [r7, #2]
				//Computer_Send_int(Next_Number_Value);

				if(c0 == 1)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d103      	bne.n	800142c <FN_TORQUE_PAGE+0x260>
				{
					Torque_Unit = 0;
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	e00c      	b.n	8001446 <FN_TORQUE_PAGE+0x27a>
				}
				else if(c1 == 1)
 800142c:	79bb      	ldrb	r3, [r7, #6]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d103      	bne.n	800143a <FN_TORQUE_PAGE+0x26e>
				{
					Torque_Unit = 1;
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001434:	2201      	movs	r2, #1
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	e005      	b.n	8001446 <FN_TORQUE_PAGE+0x27a>
				}
				else if(c2 == 1)
 800143a:	797b      	ldrb	r3, [r7, #5]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d102      	bne.n	8001446 <FN_TORQUE_PAGE+0x27a>
				{
					Torque_Unit = 2;
 8001440:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 8001442:	2202      	movs	r2, #2
 8001444:	601a      	str	r2, [r3, #0]
				}

				if(c3 == 1)
 8001446:	793b      	ldrb	r3, [r7, #4]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d103      	bne.n	8001454 <FN_TORQUE_PAGE+0x288>
				{
					Torque_Unit = 0;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	e00c      	b.n	800146e <FN_TORQUE_PAGE+0x2a2>
				}
				else if(c4 == 1)
 8001454:	78fb      	ldrb	r3, [r7, #3]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d103      	bne.n	8001462 <FN_TORQUE_PAGE+0x296>
				{
					Torque_Unit = 1;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	e005      	b.n	800146e <FN_TORQUE_PAGE+0x2a2>
				}
				else if(c5 == 1)
 8001462:	78bb      	ldrb	r3, [r7, #2]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d102      	bne.n	800146e <FN_TORQUE_PAGE+0x2a2>
				{
					Torque_Unit = 2;
 8001468:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <FN_TORQUE_PAGE+0x2d4>)
 800146a:	2202      	movs	r2, #2
 800146c:	601a      	str	r2, [r3, #0]
				}
				Flash_Write_All();
 800146e:	f7ff fc1f 	bl	8000cb0 <Flash_Write_All>
				HAL_Delay(100);
 8001472:	2064      	movs	r0, #100	; 0x64
 8001474:	f000 fe38 	bl	80020e8 <HAL_Delay>
				Flash_Read_All();
 8001478:	f7ff fcf8 	bl	8000e6c <Flash_Read_All>
				Nextion_Send_Command("tsw 255,255");
 800147c:	4813      	ldr	r0, [pc, #76]	; (80014cc <FN_TORQUE_PAGE+0x300>)
 800147e:	f000 fb4b 	bl	8001b18 <Nextion_Send_Command>
				CurrentButton = 0;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <FN_TORQUE_PAGE+0x2f0>)
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
			  while(CurrentPage == TORQUE_PAGE){
 8001488:	4b04      	ldr	r3, [pc, #16]	; (800149c <FN_TORQUE_PAGE+0x2d0>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b14      	cmp	r3, #20
 800148e:	f43f af57 	beq.w	8001340 <FN_TORQUE_PAGE+0x174>
				}
			  }
		}else {
		}

}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000210 	.word	0x20000210
 80014a0:	200001c8 	.word	0x200001c8
 80014a4:	080065c0 	.word	0x080065c0
 80014a8:	080065c4 	.word	0x080065c4
 80014ac:	080065c8 	.word	0x080065c8
 80014b0:	080065cc 	.word	0x080065cc
 80014b4:	080065d0 	.word	0x080065d0
 80014b8:	080065d4 	.word	0x080065d4
 80014bc:	20000211 	.word	0x20000211
 80014c0:	2000004c 	.word	0x2000004c
 80014c4:	080065d8 	.word	0x080065d8
 80014c8:	20000258 	.word	0x20000258
 80014cc:	080065e4 	.word	0x080065e4

080014d0 <FN_RPM_PAGE>:
void FN_RPM_PAGE(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0

	if (CurrentPage == RPM_PAGE)
 80014d6:	4bb2      	ldr	r3, [pc, #712]	; (80017a0 <FN_RPM_PAGE+0x2d0>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b15      	cmp	r3, #21
 80014dc:	f040 815b 	bne.w	8001796 <FN_RPM_PAGE+0x2c6>
			{
				HAL_Delay(500);
 80014e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014e4:	f000 fe00 	bl	80020e8 <HAL_Delay>

				if(RPM_Unit == 0)
 80014e8:	4bae      	ldr	r3, [pc, #696]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d118      	bne.n	8001522 <FN_RPM_PAGE+0x52>
				 {
					Nextion_Set_Value("c0", 1);
 80014f0:	2101      	movs	r1, #1
 80014f2:	48ad      	ldr	r0, [pc, #692]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 80014f4:	f000 faba 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 80014f8:	2100      	movs	r1, #0
 80014fa:	48ac      	ldr	r0, [pc, #688]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 80014fc:	f000 fab6 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 8001500:	2100      	movs	r1, #0
 8001502:	48ab      	ldr	r0, [pc, #684]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 8001504:	f000 fab2 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 8001508:	2100      	movs	r1, #0
 800150a:	48aa      	ldr	r0, [pc, #680]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 800150c:	f000 faae 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 8001510:	2100      	movs	r1, #0
 8001512:	48a9      	ldr	r0, [pc, #676]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 8001514:	f000 faaa 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 8001518:	2100      	movs	r1, #0
 800151a:	48a8      	ldr	r0, [pc, #672]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 800151c:	f000 faa6 	bl	8001a6c <Nextion_Set_Value>
 8001520:	e038      	b.n	8001594 <FN_RPM_PAGE+0xc4>

				 }else if(RPM_Unit == 1)
 8001522:	4ba0      	ldr	r3, [pc, #640]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d118      	bne.n	800155c <FN_RPM_PAGE+0x8c>
				 {
					Nextion_Set_Value("c0", 0);
 800152a:	2100      	movs	r1, #0
 800152c:	489e      	ldr	r0, [pc, #632]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 800152e:	f000 fa9d 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 1);
 8001532:	2101      	movs	r1, #1
 8001534:	489d      	ldr	r0, [pc, #628]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 8001536:	f000 fa99 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 800153a:	2100      	movs	r1, #0
 800153c:	489c      	ldr	r0, [pc, #624]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 800153e:	f000 fa95 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 8001542:	2100      	movs	r1, #0
 8001544:	489b      	ldr	r0, [pc, #620]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 8001546:	f000 fa91 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 800154a:	2100      	movs	r1, #0
 800154c:	489a      	ldr	r0, [pc, #616]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 800154e:	f000 fa8d 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 8001552:	2100      	movs	r1, #0
 8001554:	4899      	ldr	r0, [pc, #612]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 8001556:	f000 fa89 	bl	8001a6c <Nextion_Set_Value>
 800155a:	e01b      	b.n	8001594 <FN_RPM_PAGE+0xc4>

				 }else if(RPM_Unit == 2)
 800155c:	4b91      	ldr	r3, [pc, #580]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b02      	cmp	r3, #2
 8001562:	d117      	bne.n	8001594 <FN_RPM_PAGE+0xc4>
				 {
					Nextion_Set_Value("c0", 0);
 8001564:	2100      	movs	r1, #0
 8001566:	4890      	ldr	r0, [pc, #576]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 8001568:	f000 fa80 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 800156c:	2100      	movs	r1, #0
 800156e:	488f      	ldr	r0, [pc, #572]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 8001570:	f000 fa7c 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 1);
 8001574:	2101      	movs	r1, #1
 8001576:	488e      	ldr	r0, [pc, #568]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 8001578:	f000 fa78 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 800157c:	2100      	movs	r1, #0
 800157e:	488d      	ldr	r0, [pc, #564]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 8001580:	f000 fa74 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 8001584:	2100      	movs	r1, #0
 8001586:	488c      	ldr	r0, [pc, #560]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 8001588:	f000 fa70 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 800158c:	2100      	movs	r1, #0
 800158e:	488b      	ldr	r0, [pc, #556]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 8001590:	f000 fa6c 	bl	8001a6c <Nextion_Set_Value>
				 }

				  if(RPM_Unit == 3)
 8001594:	4b83      	ldr	r3, [pc, #524]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b03      	cmp	r3, #3
 800159a:	d118      	bne.n	80015ce <FN_RPM_PAGE+0xfe>
				 {
					Nextion_Set_Value("c0", 0);
 800159c:	2100      	movs	r1, #0
 800159e:	4882      	ldr	r0, [pc, #520]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 80015a0:	f000 fa64 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 80015a4:	2100      	movs	r1, #0
 80015a6:	4881      	ldr	r0, [pc, #516]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 80015a8:	f000 fa60 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 80015ac:	2100      	movs	r1, #0
 80015ae:	4880      	ldr	r0, [pc, #512]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 80015b0:	f000 fa5c 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 1);
 80015b4:	2101      	movs	r1, #1
 80015b6:	487f      	ldr	r0, [pc, #508]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 80015b8:	f000 fa58 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 80015bc:	2100      	movs	r1, #0
 80015be:	487e      	ldr	r0, [pc, #504]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 80015c0:	f000 fa54 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 80015c4:	2100      	movs	r1, #0
 80015c6:	487d      	ldr	r0, [pc, #500]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 80015c8:	f000 fa50 	bl	8001a6c <Nextion_Set_Value>
 80015cc:	e0de      	b.n	800178c <FN_RPM_PAGE+0x2bc>

				 }else if(RPM_Unit == 4)
 80015ce:	4b75      	ldr	r3, [pc, #468]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	d118      	bne.n	8001608 <FN_RPM_PAGE+0x138>
				 {
					Nextion_Set_Value("c0", 0);
 80015d6:	2100      	movs	r1, #0
 80015d8:	4873      	ldr	r0, [pc, #460]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 80015da:	f000 fa47 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 80015de:	2100      	movs	r1, #0
 80015e0:	4872      	ldr	r0, [pc, #456]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 80015e2:	f000 fa43 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 80015e6:	2100      	movs	r1, #0
 80015e8:	4871      	ldr	r0, [pc, #452]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 80015ea:	f000 fa3f 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 80015ee:	2100      	movs	r1, #0
 80015f0:	4870      	ldr	r0, [pc, #448]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 80015f2:	f000 fa3b 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 1);
 80015f6:	2101      	movs	r1, #1
 80015f8:	486f      	ldr	r0, [pc, #444]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 80015fa:	f000 fa37 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 80015fe:	2100      	movs	r1, #0
 8001600:	486e      	ldr	r0, [pc, #440]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 8001602:	f000 fa33 	bl	8001a6c <Nextion_Set_Value>
 8001606:	e0c1      	b.n	800178c <FN_RPM_PAGE+0x2bc>

				 }else if(RPM_Unit == 5)
 8001608:	4b66      	ldr	r3, [pc, #408]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b05      	cmp	r3, #5
 800160e:	f040 80bd 	bne.w	800178c <FN_RPM_PAGE+0x2bc>
				 {
					Nextion_Set_Value("c0", 0);
 8001612:	2100      	movs	r1, #0
 8001614:	4864      	ldr	r0, [pc, #400]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 8001616:	f000 fa29 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 800161a:	2100      	movs	r1, #0
 800161c:	4863      	ldr	r0, [pc, #396]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 800161e:	f000 fa25 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 8001622:	2100      	movs	r1, #0
 8001624:	4862      	ldr	r0, [pc, #392]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 8001626:	f000 fa21 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 800162a:	2100      	movs	r1, #0
 800162c:	4861      	ldr	r0, [pc, #388]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 800162e:	f000 fa1d 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 8001632:	2100      	movs	r1, #0
 8001634:	4860      	ldr	r0, [pc, #384]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 8001636:	f000 fa19 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 1);
 800163a:	2101      	movs	r1, #1
 800163c:	485f      	ldr	r0, [pc, #380]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 800163e:	f000 fa15 	bl	8001a6c <Nextion_Set_Value>
				 }

				  while(CurrentPage == RPM_PAGE){
 8001642:	e0a3      	b.n	800178c <FN_RPM_PAGE+0x2bc>

					HAL_Delay(300);
 8001644:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001648:	f000 fd4e 	bl	80020e8 <HAL_Delay>

					if (CurrentButton == DEFAULT_BUTTON) //
 800164c:	4b5c      	ldr	r3, [pc, #368]	; (80017c0 <FN_RPM_PAGE+0x2f0>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b02      	cmp	r3, #2
 8001652:	d126      	bne.n	80016a2 <FN_RPM_PAGE+0x1d2>
					{
					//Computer_Send_Command("DEFAULT_BUTTON");

					Nextion_Set_Value("c0", 1);
 8001654:	2101      	movs	r1, #1
 8001656:	4854      	ldr	r0, [pc, #336]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 8001658:	f000 fa08 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c1", 0);
 800165c:	2100      	movs	r1, #0
 800165e:	4853      	ldr	r0, [pc, #332]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 8001660:	f000 fa04 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c2", 0);
 8001664:	2100      	movs	r1, #0
 8001666:	4852      	ldr	r0, [pc, #328]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 8001668:	f000 fa00 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c3", 0);
 800166c:	2100      	movs	r1, #0
 800166e:	4851      	ldr	r0, [pc, #324]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 8001670:	f000 f9fc 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c4", 0);
 8001674:	2100      	movs	r1, #0
 8001676:	4850      	ldr	r0, [pc, #320]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 8001678:	f000 f9f8 	bl	8001a6c <Nextion_Set_Value>
					Nextion_Set_Value("c5", 0);
 800167c:	2100      	movs	r1, #0
 800167e:	484f      	ldr	r0, [pc, #316]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 8001680:	f000 f9f4 	bl	8001a6c <Nextion_Set_Value>

					RPM_Unit = Fac_RPM_Unit;
 8001684:	4b4f      	ldr	r3, [pc, #316]	; (80017c4 <FN_RPM_PAGE+0x2f4>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a46      	ldr	r2, [pc, #280]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 800168a:	6013      	str	r3, [r2, #0]

					Flash_Write_All();
 800168c:	f7ff fb10 	bl	8000cb0 <Flash_Write_All>
					HAL_Delay(100);
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	f000 fd29 	bl	80020e8 <HAL_Delay>
					Flash_Read_All();
 8001696:	f7ff fbe9 	bl	8000e6c <Flash_Read_All>
					CurrentButton = 0;
 800169a:	4b49      	ldr	r3, [pc, #292]	; (80017c0 <FN_RPM_PAGE+0x2f0>)
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
 80016a0:	e074      	b.n	800178c <FN_RPM_PAGE+0x2bc>

					}
					else if (CurrentButton == SAVE_BUTTON) //
 80016a2:	4b47      	ldr	r3, [pc, #284]	; (80017c0 <FN_RPM_PAGE+0x2f0>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	d170      	bne.n	800178c <FN_RPM_PAGE+0x2bc>
					{
					//Computer_Send_Command("SAVE_BUTTON");
					Nextion_Send_Command("tsw 255,0");
 80016aa:	4847      	ldr	r0, [pc, #284]	; (80017c8 <FN_RPM_PAGE+0x2f8>)
 80016ac:	f000 fa34 	bl	8001b18 <Nextion_Send_Command>
					HAL_Delay(200);
 80016b0:	20c8      	movs	r0, #200	; 0xc8
 80016b2:	f000 fd19 	bl	80020e8 <HAL_Delay>
					Nextion_Get_Value("c0");
 80016b6:	483c      	ldr	r0, [pc, #240]	; (80017a8 <FN_RPM_PAGE+0x2d8>)
 80016b8:	f000 f9fe 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 80016bc:	20c8      	movs	r0, #200	; 0xc8
 80016be:	f000 fd13 	bl	80020e8 <HAL_Delay>
					uint8_t c0 = Next_Number_Value;
 80016c2:	4b42      	ldr	r3, [pc, #264]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	71fb      	strb	r3, [r7, #7]
					//Computer_Send_int(Next_Number_Value);

					Nextion_Get_Value("c1");
 80016c8:	4838      	ldr	r0, [pc, #224]	; (80017ac <FN_RPM_PAGE+0x2dc>)
 80016ca:	f000 f9f5 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 80016ce:	20c8      	movs	r0, #200	; 0xc8
 80016d0:	f000 fd0a 	bl	80020e8 <HAL_Delay>
					uint8_t c1 = Next_Number_Value;
 80016d4:	4b3d      	ldr	r3, [pc, #244]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	71bb      	strb	r3, [r7, #6]
					//Computer_Send_int(Next_Number_Value);

					Nextion_Get_Value("c2");
 80016da:	4835      	ldr	r0, [pc, #212]	; (80017b0 <FN_RPM_PAGE+0x2e0>)
 80016dc:	f000 f9ec 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 80016e0:	20c8      	movs	r0, #200	; 0xc8
 80016e2:	f000 fd01 	bl	80020e8 <HAL_Delay>
					uint8_t c2 = Next_Number_Value;
 80016e6:	4b39      	ldr	r3, [pc, #228]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	717b      	strb	r3, [r7, #5]
					//Computer_Send_int(Next_Number_Value);

					Nextion_Get_Value("c3");
 80016ec:	4831      	ldr	r0, [pc, #196]	; (80017b4 <FN_RPM_PAGE+0x2e4>)
 80016ee:	f000 f9e3 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 80016f2:	20c8      	movs	r0, #200	; 0xc8
 80016f4:	f000 fcf8 	bl	80020e8 <HAL_Delay>
					uint8_t c3 = Next_Number_Value;
 80016f8:	4b34      	ldr	r3, [pc, #208]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	713b      	strb	r3, [r7, #4]
					//Computer_Send_int(Next_Number_Value);

					Nextion_Get_Value("c4");
 80016fe:	482e      	ldr	r0, [pc, #184]	; (80017b8 <FN_RPM_PAGE+0x2e8>)
 8001700:	f000 f9da 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 8001704:	20c8      	movs	r0, #200	; 0xc8
 8001706:	f000 fcef 	bl	80020e8 <HAL_Delay>
					uint8_t c4 = Next_Number_Value;
 800170a:	4b30      	ldr	r3, [pc, #192]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	70fb      	strb	r3, [r7, #3]
					//Computer_Send_int(Next_Number_Value);

					Nextion_Get_Value("c5");
 8001710:	482a      	ldr	r0, [pc, #168]	; (80017bc <FN_RPM_PAGE+0x2ec>)
 8001712:	f000 f9d1 	bl	8001ab8 <Nextion_Get_Value>
					HAL_Delay(200);
 8001716:	20c8      	movs	r0, #200	; 0xc8
 8001718:	f000 fce6 	bl	80020e8 <HAL_Delay>
					uint8_t c5 = Next_Number_Value;
 800171c:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <FN_RPM_PAGE+0x2fc>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	70bb      	strb	r3, [r7, #2]
					//Computer_Send_int(Next_Number_Value);

					if(c0 == 1)
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d103      	bne.n	8001730 <FN_RPM_PAGE+0x260>
					{
						RPM_Unit = 0;
 8001728:	4b1e      	ldr	r3, [pc, #120]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e00c      	b.n	800174a <FN_RPM_PAGE+0x27a>
					}
					else if(c1 == 1)
 8001730:	79bb      	ldrb	r3, [r7, #6]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d103      	bne.n	800173e <FN_RPM_PAGE+0x26e>
					{
						RPM_Unit = 1;
 8001736:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001738:	2201      	movs	r2, #1
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	e005      	b.n	800174a <FN_RPM_PAGE+0x27a>
					}
					else if(c2 == 1)
 800173e:	797b      	ldrb	r3, [r7, #5]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d102      	bne.n	800174a <FN_RPM_PAGE+0x27a>
					{
						RPM_Unit = 2;
 8001744:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001746:	2202      	movs	r2, #2
 8001748:	601a      	str	r2, [r3, #0]
					}

					if(c3 == 1)
 800174a:	793b      	ldrb	r3, [r7, #4]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d103      	bne.n	8001758 <FN_RPM_PAGE+0x288>
					{
						RPM_Unit = 0;
 8001750:	4b14      	ldr	r3, [pc, #80]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	e00c      	b.n	8001772 <FN_RPM_PAGE+0x2a2>
					}
					else if(c4 == 1)
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d103      	bne.n	8001766 <FN_RPM_PAGE+0x296>
					{
						RPM_Unit = 1;
 800175e:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 8001760:	2201      	movs	r2, #1
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	e005      	b.n	8001772 <FN_RPM_PAGE+0x2a2>
					}
					else if(c5 == 1)
 8001766:	78bb      	ldrb	r3, [r7, #2]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d102      	bne.n	8001772 <FN_RPM_PAGE+0x2a2>
					{
						RPM_Unit = 2;
 800176c:	4b0d      	ldr	r3, [pc, #52]	; (80017a4 <FN_RPM_PAGE+0x2d4>)
 800176e:	2202      	movs	r2, #2
 8001770:	601a      	str	r2, [r3, #0]
					}
					Flash_Write_All();
 8001772:	f7ff fa9d 	bl	8000cb0 <Flash_Write_All>
					HAL_Delay(100);
 8001776:	2064      	movs	r0, #100	; 0x64
 8001778:	f000 fcb6 	bl	80020e8 <HAL_Delay>
					Flash_Read_All();
 800177c:	f7ff fb76 	bl	8000e6c <Flash_Read_All>
					Nextion_Send_Command("tsw 255,255");
 8001780:	4813      	ldr	r0, [pc, #76]	; (80017d0 <FN_RPM_PAGE+0x300>)
 8001782:	f000 f9c9 	bl	8001b18 <Nextion_Send_Command>
					CurrentButton = 0;
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <FN_RPM_PAGE+0x2f0>)
 8001788:	2200      	movs	r2, #0
 800178a:	701a      	strb	r2, [r3, #0]
				  while(CurrentPage == RPM_PAGE){
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <FN_RPM_PAGE+0x2d0>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b15      	cmp	r3, #21
 8001792:	f43f af57 	beq.w	8001644 <FN_RPM_PAGE+0x174>
			}else {
			}



}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000210 	.word	0x20000210
 80017a4:	200001c4 	.word	0x200001c4
 80017a8:	080065c0 	.word	0x080065c0
 80017ac:	080065c4 	.word	0x080065c4
 80017b0:	080065c8 	.word	0x080065c8
 80017b4:	080065cc 	.word	0x080065cc
 80017b8:	080065d0 	.word	0x080065d0
 80017bc:	080065d4 	.word	0x080065d4
 80017c0:	20000211 	.word	0x20000211
 80017c4:	20000048 	.word	0x20000048
 80017c8:	080065d8 	.word	0x080065d8
 80017cc:	20000258 	.word	0x20000258
 80017d0:	080065e4 	.word	0x080065e4

080017d4 <Clear_rx_buffer>:
}



void Clear_rx_buffer(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
	for(int i = 0; i < 50; i++)
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	e007      	b.n	80017f0 <Clear_rx_buffer+0x1c>
	  	  rx_buffer[i] = '\0';
 80017e0:	4a08      	ldr	r2, [pc, #32]	; (8001804 <Clear_rx_buffer+0x30>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4413      	add	r3, r2
 80017e6:	2200      	movs	r2, #0
 80017e8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 50; i++)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3301      	adds	r3, #1
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2b31      	cmp	r3, #49	; 0x31
 80017f4:	ddf4      	ble.n	80017e0 <Clear_rx_buffer+0xc>
}
 80017f6:	bf00      	nop
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	20000214 	.word	0x20000214

08001808 <nextion_command_control>:

void nextion_command_control()
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
	if (rx_buffer[0] == EVENT_TOUCH_HEAD) { // 0X65 BUTON
 800180c:	4b49      	ldr	r3, [pc, #292]	; (8001934 <nextion_command_control+0x12c>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b65      	cmp	r3, #101	; 0x65
 8001812:	d156      	bne.n	80018c2 <nextion_command_control+0xba>


		if (rx_buffer[1] == INIT_PAGE) {
 8001814:	4b47      	ldr	r3, [pc, #284]	; (8001934 <nextion_command_control+0x12c>)
 8001816:	785b      	ldrb	r3, [r3, #1]
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 8086 	beq.w	800192a <nextion_command_control+0x122>
		}else if (rx_buffer[1] == MAIN_PAGE) {
 800181e:	4b45      	ldr	r3, [pc, #276]	; (8001934 <nextion_command_control+0x12c>)
 8001820:	785b      	ldrb	r3, [r3, #1]
 8001822:	2b13      	cmp	r3, #19
 8001824:	d115      	bne.n	8001852 <nextion_command_control+0x4a>
			if (rx_buffer[2] == TORQUE_BUTTON) {
 8001826:	4b43      	ldr	r3, [pc, #268]	; (8001934 <nextion_command_control+0x12c>)
 8001828:	789b      	ldrb	r3, [r3, #2]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d106      	bne.n	800183c <nextion_command_control+0x34>
				CurrentPage = TORQUE_PAGE;
 800182e:	4b42      	ldr	r3, [pc, #264]	; (8001938 <nextion_command_control+0x130>)
 8001830:	2214      	movs	r2, #20
 8001832:	701a      	strb	r2, [r3, #0]
				CurrentButton = TORQUE_BUTTON;
 8001834:	4b41      	ldr	r3, [pc, #260]	; (800193c <nextion_command_control+0x134>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
	}else if (rx_buffer[0] == INVALID_CMD) {
	}else if (rx_buffer[0] == INVALID_VARIABLE) {
	}else {  
	}
	
}
 800183a:	e076      	b.n	800192a <nextion_command_control+0x122>
			}else if (rx_buffer[2] == RPM_BUTTON) {
 800183c:	4b3d      	ldr	r3, [pc, #244]	; (8001934 <nextion_command_control+0x12c>)
 800183e:	789b      	ldrb	r3, [r3, #2]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d172      	bne.n	800192a <nextion_command_control+0x122>
				CurrentPage = RPM_PAGE;
 8001844:	4b3c      	ldr	r3, [pc, #240]	; (8001938 <nextion_command_control+0x130>)
 8001846:	2215      	movs	r2, #21
 8001848:	701a      	strb	r2, [r3, #0]
				CurrentButton = RPM_BUTTON;
 800184a:	4b3c      	ldr	r3, [pc, #240]	; (800193c <nextion_command_control+0x134>)
 800184c:	2202      	movs	r2, #2
 800184e:	701a      	strb	r2, [r3, #0]
}
 8001850:	e06b      	b.n	800192a <nextion_command_control+0x122>
		}else if (rx_buffer[1] == TORQUE_PAGE) {
 8001852:	4b38      	ldr	r3, [pc, #224]	; (8001934 <nextion_command_control+0x12c>)
 8001854:	785b      	ldrb	r3, [r3, #1]
 8001856:	2b14      	cmp	r3, #20
 8001858:	d117      	bne.n	800188a <nextion_command_control+0x82>
			if (rx_buffer[2] == MENU_BUTTON) {
 800185a:	4b36      	ldr	r3, [pc, #216]	; (8001934 <nextion_command_control+0x12c>)
 800185c:	789b      	ldrb	r3, [r3, #2]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d103      	bne.n	800186a <nextion_command_control+0x62>
				 CurrentPage = MAIN_PAGE;
 8001862:	4b35      	ldr	r3, [pc, #212]	; (8001938 <nextion_command_control+0x130>)
 8001864:	2213      	movs	r2, #19
 8001866:	701a      	strb	r2, [r3, #0]
}
 8001868:	e05f      	b.n	800192a <nextion_command_control+0x122>
			}else if (rx_buffer[2] == DEFAULT_BUTTON) {
 800186a:	4b32      	ldr	r3, [pc, #200]	; (8001934 <nextion_command_control+0x12c>)
 800186c:	789b      	ldrb	r3, [r3, #2]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d103      	bne.n	800187a <nextion_command_control+0x72>
				 CurrentButton = DEFAULT_BUTTON;
 8001872:	4b32      	ldr	r3, [pc, #200]	; (800193c <nextion_command_control+0x134>)
 8001874:	2202      	movs	r2, #2
 8001876:	701a      	strb	r2, [r3, #0]
}
 8001878:	e057      	b.n	800192a <nextion_command_control+0x122>
			}else if (rx_buffer[2] == SAVE_BUTTON) {
 800187a:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <nextion_command_control+0x12c>)
 800187c:	789b      	ldrb	r3, [r3, #2]
 800187e:	2b03      	cmp	r3, #3
 8001880:	d153      	bne.n	800192a <nextion_command_control+0x122>
				 CurrentButton = SAVE_BUTTON;
 8001882:	4b2e      	ldr	r3, [pc, #184]	; (800193c <nextion_command_control+0x134>)
 8001884:	2203      	movs	r2, #3
 8001886:	701a      	strb	r2, [r3, #0]
}
 8001888:	e04f      	b.n	800192a <nextion_command_control+0x122>
		}else if (rx_buffer[1] == RPM_PAGE) {
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <nextion_command_control+0x12c>)
 800188c:	785b      	ldrb	r3, [r3, #1]
 800188e:	2b15      	cmp	r3, #21
 8001890:	d14b      	bne.n	800192a <nextion_command_control+0x122>
			if (rx_buffer[2] == MENU_BUTTON) {
 8001892:	4b28      	ldr	r3, [pc, #160]	; (8001934 <nextion_command_control+0x12c>)
 8001894:	789b      	ldrb	r3, [r3, #2]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d103      	bne.n	80018a2 <nextion_command_control+0x9a>
				CurrentPage = MAIN_PAGE;
 800189a:	4b27      	ldr	r3, [pc, #156]	; (8001938 <nextion_command_control+0x130>)
 800189c:	2213      	movs	r2, #19
 800189e:	701a      	strb	r2, [r3, #0]
}
 80018a0:	e043      	b.n	800192a <nextion_command_control+0x122>
			}else if (rx_buffer[2] == DEFAULT_BUTTON) {
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <nextion_command_control+0x12c>)
 80018a4:	789b      	ldrb	r3, [r3, #2]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d103      	bne.n	80018b2 <nextion_command_control+0xaa>
				 CurrentButton = DEFAULT_BUTTON;
 80018aa:	4b24      	ldr	r3, [pc, #144]	; (800193c <nextion_command_control+0x134>)
 80018ac:	2202      	movs	r2, #2
 80018ae:	701a      	strb	r2, [r3, #0]
}
 80018b0:	e03b      	b.n	800192a <nextion_command_control+0x122>
			}else if (rx_buffer[2] == SAVE_BUTTON) {
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <nextion_command_control+0x12c>)
 80018b4:	789b      	ldrb	r3, [r3, #2]
 80018b6:	2b03      	cmp	r3, #3
 80018b8:	d137      	bne.n	800192a <nextion_command_control+0x122>
				 CurrentButton = SAVE_BUTTON;
 80018ba:	4b20      	ldr	r3, [pc, #128]	; (800193c <nextion_command_control+0x134>)
 80018bc:	2203      	movs	r2, #3
 80018be:	701a      	strb	r2, [r3, #0]
}
 80018c0:	e033      	b.n	800192a <nextion_command_control+0x122>
	}else if (rx_buffer[0] == STRING_HEAD) {
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <nextion_command_control+0x12c>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b70      	cmp	r3, #112	; 0x70
 80018c8:	d02f      	beq.n	800192a <nextion_command_control+0x122>
	}else if (rx_buffer[0] == NUMBER_HEAD) {
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <nextion_command_control+0x12c>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b71      	cmp	r3, #113	; 0x71
 80018d0:	d124      	bne.n	800191c <nextion_command_control+0x114>
		numberHead=true;
 80018d2:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <nextion_command_control+0x138>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	701a      	strb	r2, [r3, #0]
		if (rx_buffer[0] == NUMBER_HEAD
 80018d8:	4b16      	ldr	r3, [pc, #88]	; (8001934 <nextion_command_control+0x12c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b71      	cmp	r3, #113	; 0x71
 80018de:	d124      	bne.n	800192a <nextion_command_control+0x122>
				&& rx_buffer[5] == 0xFF
 80018e0:	4b14      	ldr	r3, [pc, #80]	; (8001934 <nextion_command_control+0x12c>)
 80018e2:	795b      	ldrb	r3, [r3, #5]
 80018e4:	2bff      	cmp	r3, #255	; 0xff
 80018e6:	d120      	bne.n	800192a <nextion_command_control+0x122>
				&& rx_buffer[6] == 0xFF
 80018e8:	4b12      	ldr	r3, [pc, #72]	; (8001934 <nextion_command_control+0x12c>)
 80018ea:	799b      	ldrb	r3, [r3, #6]
 80018ec:	2bff      	cmp	r3, #255	; 0xff
 80018ee:	d11c      	bne.n	800192a <nextion_command_control+0x122>
				&& rx_buffer[7] == 0xFF
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <nextion_command_control+0x12c>)
 80018f2:	79db      	ldrb	r3, [r3, #7]
 80018f4:	2bff      	cmp	r3, #255	; 0xff
 80018f6:	d118      	bne.n	800192a <nextion_command_control+0x122>
			Next_Number_Value = (rx_buffer[4] << 24) | (rx_buffer[3] << 16) | (rx_buffer[2] << 8) | (rx_buffer[1]);
 80018f8:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <nextion_command_control+0x12c>)
 80018fa:	791b      	ldrb	r3, [r3, #4]
 80018fc:	061a      	lsls	r2, r3, #24
 80018fe:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <nextion_command_control+0x12c>)
 8001900:	78db      	ldrb	r3, [r3, #3]
 8001902:	041b      	lsls	r3, r3, #16
 8001904:	431a      	orrs	r2, r3
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <nextion_command_control+0x12c>)
 8001908:	789b      	ldrb	r3, [r3, #2]
 800190a:	021b      	lsls	r3, r3, #8
 800190c:	4313      	orrs	r3, r2
 800190e:	4a09      	ldr	r2, [pc, #36]	; (8001934 <nextion_command_control+0x12c>)
 8001910:	7852      	ldrb	r2, [r2, #1]
 8001912:	4313      	orrs	r3, r2
 8001914:	461a      	mov	r2, r3
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <nextion_command_control+0x13c>)
 8001918:	601a      	str	r2, [r3, #0]
}
 800191a:	e006      	b.n	800192a <nextion_command_control+0x122>
	}else if (rx_buffer[0] == CMD_FINISHED) {
 800191c:	4b05      	ldr	r3, [pc, #20]	; (8001934 <nextion_command_control+0x12c>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d002      	beq.n	800192a <nextion_command_control+0x122>
	}else if (rx_buffer[0] == INVALID_CMD) {
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <nextion_command_control+0x12c>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	20000214 	.word	0x20000214
 8001938:	20000210 	.word	0x20000210
 800193c:	20000211 	.word	0x20000211
 8001940:	20000271 	.word	0x20000271
 8001944:	20000258 	.word	0x20000258

08001948 <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	
	//HAL_UART_Receive_IT (&huart6, (uint8_t *)reading_buffer, 1);
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6 ){
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a34      	ldr	r2, [pc, #208]	; (8001a3c <HAL_UART_RxCpltCallback+0xe0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d134      	bne.n	80019d8 <HAL_UART_RxCpltCallback+0x7c>
		rx_buffer[count] = reading_buffer[0];
 800196e:	4b34      	ldr	r3, [pc, #208]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a34      	ldr	r2, [pc, #208]	; (8001a44 <HAL_UART_RxCpltCallback+0xe8>)
 8001974:	7811      	ldrb	r1, [r2, #0]
 8001976:	4a34      	ldr	r2, [pc, #208]	; (8001a48 <HAL_UART_RxCpltCallback+0xec>)
 8001978:	54d1      	strb	r1, [r2, r3]
		if (rx_buffer[count] == 0xff) {
 800197a:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a32      	ldr	r2, [pc, #200]	; (8001a48 <HAL_UART_RxCpltCallback+0xec>)
 8001980:	5cd3      	ldrb	r3, [r2, r3]
 8001982:	2bff      	cmp	r3, #255	; 0xff
 8001984:	d123      	bne.n	80019ce <HAL_UART_RxCpltCallback+0x72>
			if (rx_buffer[count-1] == 0xff) {
 8001986:	4b2e      	ldr	r3, [pc, #184]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	3b01      	subs	r3, #1
 800198c:	4a2e      	ldr	r2, [pc, #184]	; (8001a48 <HAL_UART_RxCpltCallback+0xec>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	2bff      	cmp	r3, #255	; 0xff
 8001992:	d116      	bne.n	80019c2 <HAL_UART_RxCpltCallback+0x66>
				if (rx_buffer[count-2] == 0xff) {
 8001994:	4b2a      	ldr	r3, [pc, #168]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	3b02      	subs	r3, #2
 800199a:	4a2b      	ldr	r2, [pc, #172]	; (8001a48 <HAL_UART_RxCpltCallback+0xec>)
 800199c:	5cd3      	ldrb	r3, [r2, r3]
 800199e:	2bff      	cmp	r3, #255	; 0xff
 80019a0:	d109      	bne.n	80019b6 <HAL_UART_RxCpltCallback+0x5a>
					count=0;
 80019a2:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
					countReceive=0;
 80019a8:	4b28      	ldr	r3, [pc, #160]	; (8001a4c <HAL_UART_RxCpltCallback+0xf0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
					nextion_command_ready = true;
 80019ae:	4b28      	ldr	r3, [pc, #160]	; (8001a50 <HAL_UART_RxCpltCallback+0xf4>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	e010      	b.n	80019d8 <HAL_UART_RxCpltCallback+0x7c>
				}else {
					count++;
 80019b6:	4b22      	ldr	r3, [pc, #136]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	3301      	adds	r3, #1
 80019bc:	4a20      	ldr	r2, [pc, #128]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	e00a      	b.n	80019d8 <HAL_UART_RxCpltCallback+0x7c>
				}
			}else {
				count++;
 80019c2:	4b1f      	ldr	r3, [pc, #124]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	3301      	adds	r3, #1
 80019c8:	4a1d      	ldr	r2, [pc, #116]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	e004      	b.n	80019d8 <HAL_UART_RxCpltCallback+0x7c>
			}
		}else {
			count++;
 80019ce:	4b1c      	ldr	r3, [pc, #112]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	3301      	adds	r3, #1
 80019d4:	4a1a      	ldr	r2, [pc, #104]	; (8001a40 <HAL_UART_RxCpltCallback+0xe4>)
 80019d6:	6013      	str	r3, [r2, #0]
		}
	}

	if(huart->Instance == USART6 && nextion_command_ready == true){
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a17      	ldr	r2, [pc, #92]	; (8001a3c <HAL_UART_RxCpltCallback+0xe0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d123      	bne.n	8001a2a <HAL_UART_RxCpltCallback+0xce>
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <HAL_UART_RxCpltCallback+0xf4>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d01f      	beq.n	8001a2a <HAL_UART_RxCpltCallback+0xce>
		__HAL_UART_DISABLE_IT(&huart6, UART_IT_RXNE);
 80019ea:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <HAL_UART_RxCpltCallback+0xf8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <HAL_UART_RxCpltCallback+0xf8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0220 	bic.w	r2, r2, #32
 80019f8:	60da      	str	r2, [r3, #12]
			UartReady = RESET;
 80019fa:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <HAL_UART_RxCpltCallback+0xfc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
			nextion_command_control();
 8001a00:	f7ff ff02 	bl	8001808 <nextion_command_control>
		usartReceiveITEnable = 0;
 8001a04:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <HAL_UART_RxCpltCallback+0x100>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
		nextion_command_ready = false;
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_UART_RxCpltCallback+0xf4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
		Clear_rx_buffer();
 8001a10:	f7ff fee0 	bl	80017d4 <Clear_rx_buffer>

		//__NOP();
		__HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <HAL_UART_RxCpltCallback+0xf8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <HAL_UART_RxCpltCallback+0xf8>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f042 0220 	orr.w	r2, r2, #32
 8001a22:	60da      	str	r2, [r3, #12]
		UartReady = SET;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <HAL_UART_RxCpltCallback+0xfc>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	701a      	strb	r2, [r3, #0]
	* ff bitiş kodları
	* ff bitiş kodları			  
	*/
	//Clear_rx_buffer();
	//HAL_UART_Receive_IT (&huart3, rx_buffer, 7);
	HAL_UART_Receive_IT (&huart6, (uint8_t *)reading_buffer, 1);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4905      	ldr	r1, [pc, #20]	; (8001a44 <HAL_UART_RxCpltCallback+0xe8>)
 8001a2e:	4809      	ldr	r0, [pc, #36]	; (8001a54 <HAL_UART_RxCpltCallback+0xf8>)
 8001a30:	f003 f97a 	bl	8004d28 <HAL_UART_Receive_IT>
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40011400 	.word	0x40011400
 8001a40:	2000026c 	.word	0x2000026c
 8001a44:	20000248 	.word	0x20000248
 8001a48:	20000214 	.word	0x20000214
 8001a4c:	2000020c 	.word	0x2000020c
 8001a50:	20000270 	.word	0x20000270
 8001a54:	20000180 	.word	0x20000180
 8001a58:	200000ec 	.word	0x200000ec
 8001a5c:	20000254 	.word	0x20000254

08001a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a64:	b672      	cpsid	i
}
 8001a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <Error_Handler+0x8>
	...

08001a6c <Nextion_Set_Value>:
}
/*
 * Nextion_Set_Value("n0", 150);
 */
void Nextion_Set_Value(char *object_name, int32_t number)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
	char buf[30] = { 0 };
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	f107 030c 	add.w	r3, r7, #12
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
 8001a88:	611a      	str	r2, [r3, #16]
 8001a8a:	615a      	str	r2, [r3, #20]
 8001a8c:	831a      	strh	r2, [r3, #24]
	sprintf(buf, "%s.val=%ld", object_name, number);
 8001a8e:	f107 0008 	add.w	r0, r7, #8
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	4907      	ldr	r1, [pc, #28]	; (8001ab4 <Nextion_Set_Value+0x48>)
 8001a98:	f004 f906 	bl	8005ca8 <siprintf>
	Nextion_Send_Command(buf);
 8001a9c:	f107 0308 	add.w	r3, r7, #8
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f000 f839 	bl	8001b18 <Nextion_Send_Command>
	HAL_Delay(15);
 8001aa6:	200f      	movs	r0, #15
 8001aa8:	f000 fb1e 	bl	80020e8 <HAL_Delay>
}
 8001aac:	bf00      	nop
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	080065fc 	.word	0x080065fc

08001ab8 <Nextion_Get_Value>:

/*
 * Nextion_Get_Value("n0");
 */
void Nextion_Get_Value(char *object_name)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08c      	sub	sp, #48	; 0x30
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	char buf[30] = { 0 };
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
 8001ad4:	615a      	str	r2, [r3, #20]
 8001ad6:	831a      	strh	r2, [r3, #24]
	int countDelay = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(buf, "get %s.val", object_name);
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	490c      	ldr	r1, [pc, #48]	; (8001b14 <Nextion_Get_Value+0x5c>)
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f004 f8df 	bl	8005ca8 <siprintf>
	Nextion_Send_Command(buf);
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 f812 	bl	8001b18 <Nextion_Send_Command>
//	UART1_Write(0xFF);
//	UART1_Write(0xFF);
	// i=0;

	//Delay_ms(30);
	while (countDelay< 20)
 8001af4:	e005      	b.n	8001b02 <Nextion_Get_Value+0x4a>
	{
			HAL_Delay(10);
 8001af6:	200a      	movs	r0, #10
 8001af8:	f000 faf6 	bl	80020e8 <HAL_Delay>
			countDelay++;
 8001afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001afe:	3301      	adds	r3, #1
 8001b00:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (countDelay< 20)
 8001b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b04:	2b13      	cmp	r3, #19
 8001b06:	ddf6      	ble.n	8001af6 <Nextion_Get_Value+0x3e>
	}
}
 8001b08:	bf00      	nop
 8001b0a:	bf00      	nop
 8001b0c:	3730      	adds	r7, #48	; 0x30
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	08006608 	.word	0x08006608

08001b18 <Nextion_Send_Command>:
/*
 *
 * Nextion_Send_Command("page 3");
 */
void Nextion_Send_Command(char *command)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	; 0x38
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	6078      	str	r0, [r7, #4]
	char buf[30] = { 0 };
 8001b20:	2300      	movs	r3, #0
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
 8001b34:	615a      	str	r2, [r3, #20]
 8001b36:	831a      	strh	r2, [r3, #24]
	char sps = 0xFF;
 8001b38:	23ff      	movs	r3, #255	; 0xff
 8001b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	int SizeBuf = sprintf(buf, "%s%c%c%c", command, sps, sps, sps);
 8001b3e:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 8001b42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b46:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001b4a:	f107 0008 	add.w	r0, r7, #8
 8001b4e:	9201      	str	r2, [sp, #4]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	460b      	mov	r3, r1
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	490a      	ldr	r1, [pc, #40]	; (8001b80 <Nextion_Send_Command+0x68>)
 8001b58:	f004 f8a6 	bl	8005ca8 <siprintf>
 8001b5c:	62b8      	str	r0, [r7, #40]	; 0x28
	//HAL_UART_Transmit(&huart3, (uint8_t*) &buf, SizeBuf, NextionTimeOutMs);
	HAL_UART_Transmit(&huart6, (uint8_t*) &buf, SizeBuf, NextionTimeOutMs);
 8001b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <Nextion_Send_Command+0x6c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f107 0108 	add.w	r1, r7, #8
 8001b6a:	4807      	ldr	r0, [pc, #28]	; (8001b88 <Nextion_Send_Command+0x70>)
 8001b6c:	f003 f84a 	bl	8004c04 <HAL_UART_Transmit>
	HAL_Delay(10);																
 8001b70:	200a      	movs	r0, #10
 8001b72:	f000 fab9 	bl	80020e8 <HAL_Delay>
}
 8001b76:	bf00      	nop
 8001b78:	3730      	adds	r7, #48	; 0x30
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	08006614 	.word	0x08006614
 8001b84:	2000005c 	.word	0x2000005c
 8001b88:	20000180 	.word	0x20000180

08001b8c <Nextion_Page>:
	Nextion_Send_Command(buf);
}


void Nextion_Page(uint8_t page_name)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
	char buf[30] = { 0 };
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
 8001ba8:	611a      	str	r2, [r3, #16]
 8001baa:	615a      	str	r2, [r3, #20]
 8001bac:	831a      	strh	r2, [r3, #24]
	sprintf(buf, "page %d", page_name);
 8001bae:	79fa      	ldrb	r2, [r7, #7]
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	4907      	ldr	r1, [pc, #28]	; (8001bd4 <Nextion_Page+0x48>)
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f004 f876 	bl	8005ca8 <siprintf>
	Nextion_Send_Command(buf);
 8001bbc:	f107 0308 	add.w	r3, r7, #8
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ffa9 	bl	8001b18 <Nextion_Send_Command>
	HAL_Delay(100);
 8001bc6:	2064      	movs	r0, #100	; 0x64
 8001bc8:	f000 fa8e 	bl	80020e8 <HAL_Delay>
}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	0800663c 	.word	0x0800663c

08001bd8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <HAL_MspInit+0x4c>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	4a0f      	ldr	r2, [pc, #60]	; (8001c24 <HAL_MspInit+0x4c>)
 8001be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bec:	6453      	str	r3, [r2, #68]	; 0x44
 8001bee:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <HAL_MspInit+0x4c>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	603b      	str	r3, [r7, #0]
 8001bfe:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <HAL_MspInit+0x4c>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	4a08      	ldr	r2, [pc, #32]	; (8001c24 <HAL_MspInit+0x4c>)
 8001c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c08:	6413      	str	r3, [r2, #64]	; 0x40
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <HAL_MspInit+0x4c>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c12:	603b      	str	r3, [r7, #0]
 8001c14:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800

08001c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	; 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a27      	ldr	r2, [pc, #156]	; (8001ce4 <HAL_TIM_Base_MspInit+0xbc>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d134      	bne.n	8001cb4 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	4a25      	ldr	r2, [pc, #148]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6453      	str	r3, [r2, #68]	; 0x44
 8001c5a:	4b23      	ldr	r3, [pc, #140]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	613b      	str	r3, [r7, #16]
 8001c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	; 0x30
 8001c76:	4b1c      	ldr	r3, [pc, #112]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA6     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c82:	2340      	movs	r3, #64	; 0x40
 8001c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c92:	2301      	movs	r3, #1
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4813      	ldr	r0, [pc, #76]	; (8001cec <HAL_TIM_Base_MspInit+0xc4>)
 8001c9e:	f000 fde9 	bl	8002874 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2018      	movs	r0, #24
 8001ca8:	f000 fb1d 	bl	80022e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001cac:	2018      	movs	r0, #24
 8001cae:	f000 fb36 	bl	800231e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001cb2:	e012      	b.n	8001cda <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM4)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0d      	ldr	r2, [pc, #52]	; (8001cf0 <HAL_TIM_Base_MspInit+0xc8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d10d      	bne.n	8001cda <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	4a08      	ldr	r2, [pc, #32]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001cc8:	f043 0304 	orr.w	r3, r3, #4
 8001ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_TIM_Base_MspInit+0xc0>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
}
 8001cda:	bf00      	nop
 8001cdc:	3728      	adds	r7, #40	; 0x28
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020000 	.word	0x40020000
 8001cf0:	40000800 	.word	0x40000800

08001cf4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	; 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a34      	ldr	r2, [pc, #208]	; (8001de4 <HAL_TIM_MspPostInit+0xf0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d13d      	bne.n	8001d92 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	4b33      	ldr	r3, [pc, #204]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a32      	ldr	r2, [pc, #200]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b30      	ldr	r3, [pc, #192]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	4b2c      	ldr	r3, [pc, #176]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	4a2b      	ldr	r2, [pc, #172]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d3c:	f043 0310 	orr.w	r3, r3, #16
 8001d40:	6313      	str	r3, [r2, #48]	; 0x30
 8001d42:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	f003 0310 	and.w	r3, r3, #16
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d52:	2302      	movs	r3, #2
 8001d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d62:	f107 0314 	add.w	r3, r7, #20
 8001d66:	4619      	mov	r1, r3
 8001d68:	4820      	ldr	r0, [pc, #128]	; (8001dec <HAL_TIM_MspPostInit+0xf8>)
 8001d6a:	f000 fd83 	bl	8002874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001d6e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d74:	2302      	movs	r3, #2
 8001d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d80:	2301      	movs	r3, #1
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4819      	ldr	r0, [pc, #100]	; (8001df0 <HAL_TIM_MspPostInit+0xfc>)
 8001d8c:	f000 fd72 	bl	8002874 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001d90:	e023      	b.n	8001dda <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a17      	ldr	r2, [pc, #92]	; (8001df4 <HAL_TIM_MspPostInit+0x100>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d11e      	bne.n	8001dda <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da4:	4a10      	ldr	r2, [pc, #64]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001da6:	f043 0308 	orr.w	r3, r3, #8
 8001daa:	6313      	str	r3, [r2, #48]	; 0x30
 8001dac:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <HAL_TIM_MspPostInit+0xf4>)
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	f003 0308 	and.w	r3, r3, #8
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4808      	ldr	r0, [pc, #32]	; (8001df8 <HAL_TIM_MspPostInit+0x104>)
 8001dd6:	f000 fd4d 	bl	8002874 <HAL_GPIO_Init>
}
 8001dda:	bf00      	nop
 8001ddc:	3728      	adds	r7, #40	; 0x28
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40010000 	.word	0x40010000
 8001de8:	40023800 	.word	0x40023800
 8001dec:	40020400 	.word	0x40020400
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40000800 	.word	0x40000800
 8001df8:	40020c00 	.word	0x40020c00

08001dfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a19      	ldr	r2, [pc, #100]	; (8001e80 <HAL_UART_MspInit+0x84>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d12b      	bne.n	8001e76 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	4a17      	ldr	r2, [pc, #92]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e28:	f043 0320 	orr.w	r3, r3, #32
 8001e2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	f003 0320 	and.w	r3, r3, #32
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	4a10      	ldr	r2, [pc, #64]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <HAL_UART_MspInit+0x88>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e56:	23c0      	movs	r3, #192	; 0xc0
 8001e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e62:	2303      	movs	r3, #3
 8001e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e66:	2308      	movs	r3, #8
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	; (8001e88 <HAL_UART_MspInit+0x8c>)
 8001e72:	f000 fcff 	bl	8002874 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001e76:	bf00      	nop
 8001e78:	3728      	adds	r7, #40	; 0x28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40011400 	.word	0x40011400
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020800 	.word	0x40020800

08001e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e90:	e7fe      	b.n	8001e90 <NMI_Handler+0x4>

08001e92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e96:	e7fe      	b.n	8001e96 <HardFault_Handler+0x4>

08001e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e9c:	e7fe      	b.n	8001e9c <MemManage_Handler+0x4>

08001e9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea2:	e7fe      	b.n	8001ea2 <BusFault_Handler+0x4>

08001ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <UsageFault_Handler+0x4>

08001eaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ed8:	f000 f8e6 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ee4:	4802      	ldr	r0, [pc, #8]	; (8001ef0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001ee6:	f001 fdfb 	bl	8003ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200000f0 	.word	0x200000f0

08001ef4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ef8:	4806      	ldr	r0, [pc, #24]	; (8001f14 <USART6_IRQHandler+0x20>)
 8001efa:	f002 ff45 	bl	8004d88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  usartReceiveITEnable = 1;
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <USART6_IRQHandler+0x24>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	601a      	str	r2, [r3, #0]
  countReceive++;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <USART6_IRQHandler+0x28>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	4a04      	ldr	r2, [pc, #16]	; (8001f1c <USART6_IRQHandler+0x28>)
 8001f0c:	6013      	str	r3, [r2, #0]
  /* USER CODE END USART6_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000180 	.word	0x20000180
 8001f18:	20000254 	.word	0x20000254
 8001f1c:	2000020c 	.word	0x2000020c

08001f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f28:	4a14      	ldr	r2, [pc, #80]	; (8001f7c <_sbrk+0x5c>)
 8001f2a:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <_sbrk+0x60>)
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d102      	bne.n	8001f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <_sbrk+0x64>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <_sbrk+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d207      	bcs.n	8001f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f50:	f003 fe78 	bl	8005c44 <__errno>
 8001f54:	4603      	mov	r3, r0
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	e009      	b.n	8001f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <_sbrk+0x64>)
 8001f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20020000 	.word	0x20020000
 8001f80:	00004000 	.word	0x00004000
 8001f84:	20000280 	.word	0x20000280
 8001f88:	200002b8 	.word	0x200002b8

08001f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <SystemInit+0x20>)
 8001f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f96:	4a05      	ldr	r2, [pc, #20]	; (8001fac <SystemInit+0x20>)
 8001f98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fe8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb4:	480d      	ldr	r0, [pc, #52]	; (8001fec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fb6:	490e      	ldr	r1, [pc, #56]	; (8001ff0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fbc:	e002      	b.n	8001fc4 <LoopCopyDataInit>

08001fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc2:	3304      	adds	r3, #4

08001fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc8:	d3f9      	bcc.n	8001fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fcc:	4c0b      	ldr	r4, [pc, #44]	; (8001ffc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd0:	e001      	b.n	8001fd6 <LoopFillZerobss>

08001fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd4:	3204      	adds	r2, #4

08001fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd8:	d3fb      	bcc.n	8001fd2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fda:	f7ff ffd7 	bl	8001f8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fde:	f003 fe37 	bl	8005c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe2:	f7fe fbd3 	bl	800078c <main>
  bx  lr    
 8001fe6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fe8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff0:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8001ff4:	08006718 	.word	0x08006718
  ldr r2, =_sbss
 8001ff8:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8001ffc:	200002b8 	.word	0x200002b8

08002000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002000:	e7fe      	b.n	8002000 <ADC_IRQHandler>
	...

08002004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002008:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0d      	ldr	r2, [pc, #52]	; (8002044 <HAL_Init+0x40>)
 800200e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <HAL_Init+0x40>)
 800201a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_Init+0x40>)
 8002026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f000 f94f 	bl	80022d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	200f      	movs	r0, #15
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fdce 	bl	8001bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40023c00 	.word	0x40023c00

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f000 f967 	bl	800233a <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295
 8002084:	f000 f92f 	bl	80022e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	; (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000060 	.word	0x20000060
 80020a0:	20000068 	.word	0x20000068
 80020a4:	20000064 	.word	0x20000064

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	; (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000068 	.word	0x20000068
 80020cc:	20000284 	.word	0x20000284

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000284 	.word	0x20000284

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000068 	.word	0x20000068

08002130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002140:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800214c:	4013      	ands	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800215c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002162:	4a04      	ldr	r2, [pc, #16]	; (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800217c:	4b04      	ldr	r3, [pc, #16]	; (8002190 <__NVIC_GetPriorityGrouping+0x18>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	f003 0307 	and.w	r3, r3, #7
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	db0b      	blt.n	80021be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f003 021f 	and.w	r2, r3, #31
 80021ac:	4907      	ldr	r1, [pc, #28]	; (80021cc <__NVIC_EnableIRQ+0x38>)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2001      	movs	r0, #1
 80021b6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100

080021d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	6039      	str	r1, [r7, #0]
 80021da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	db0a      	blt.n	80021fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	490c      	ldr	r1, [pc, #48]	; (800221c <__NVIC_SetPriority+0x4c>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	0112      	lsls	r2, r2, #4
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	440b      	add	r3, r1
 80021f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f8:	e00a      	b.n	8002210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4908      	ldr	r1, [pc, #32]	; (8002220 <__NVIC_SetPriority+0x50>)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	3b04      	subs	r3, #4
 8002208:	0112      	lsls	r2, r2, #4
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	440b      	add	r3, r1
 800220e:	761a      	strb	r2, [r3, #24]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000e100 	.word	0xe000e100
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002224:	b480      	push	{r7}
 8002226:	b089      	sub	sp, #36	; 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f1c3 0307 	rsb	r3, r3, #7
 800223e:	2b04      	cmp	r3, #4
 8002240:	bf28      	it	cs
 8002242:	2304      	movcs	r3, #4
 8002244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	3304      	adds	r3, #4
 800224a:	2b06      	cmp	r3, #6
 800224c:	d902      	bls.n	8002254 <NVIC_EncodePriority+0x30>
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3b03      	subs	r3, #3
 8002252:	e000      	b.n	8002256 <NVIC_EncodePriority+0x32>
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43da      	mvns	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800226c:	f04f 31ff 	mov.w	r1, #4294967295
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	43d9      	mvns	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	4313      	orrs	r3, r2
         );
}
 800227e:	4618      	mov	r0, r3
 8002280:	3724      	adds	r7, #36	; 0x24
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
	...

0800228c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3b01      	subs	r3, #1
 8002298:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800229c:	d301      	bcc.n	80022a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800229e:	2301      	movs	r3, #1
 80022a0:	e00f      	b.n	80022c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a2:	4a0a      	ldr	r2, [pc, #40]	; (80022cc <SysTick_Config+0x40>)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022aa:	210f      	movs	r1, #15
 80022ac:	f04f 30ff 	mov.w	r0, #4294967295
 80022b0:	f7ff ff8e 	bl	80021d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b4:	4b05      	ldr	r3, [pc, #20]	; (80022cc <SysTick_Config+0x40>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ba:	4b04      	ldr	r3, [pc, #16]	; (80022cc <SysTick_Config+0x40>)
 80022bc:	2207      	movs	r2, #7
 80022be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	e000e010 	.word	0xe000e010

080022d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff ff29 	bl	8002130 <__NVIC_SetPriorityGrouping>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b086      	sub	sp, #24
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	4603      	mov	r3, r0
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
 80022f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022f8:	f7ff ff3e 	bl	8002178 <__NVIC_GetPriorityGrouping>
 80022fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	68b9      	ldr	r1, [r7, #8]
 8002302:	6978      	ldr	r0, [r7, #20]
 8002304:	f7ff ff8e 	bl	8002224 <NVIC_EncodePriority>
 8002308:	4602      	mov	r2, r0
 800230a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff5d 	bl	80021d0 <__NVIC_SetPriority>
}
 8002316:	bf00      	nop
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	4603      	mov	r3, r0
 8002326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff ff31 	bl	8002194 <__NVIC_EnableIRQ>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	b082      	sub	sp, #8
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7ff ffa2 	bl	800228c <SysTick_Config>
 8002348:	4603      	mov	r3, r0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b084      	sub	sp, #16
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800235e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002360:	f7ff feb6 	bl	80020d0 <HAL_GetTick>
 8002364:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d008      	beq.n	8002384 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2280      	movs	r2, #128	; 0x80
 8002376:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e052      	b.n	800242a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0216 	bic.w	r2, r2, #22
 8002392:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023a2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d103      	bne.n	80023b4 <HAL_DMA_Abort+0x62>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d007      	beq.n	80023c4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0208 	bic.w	r2, r2, #8
 80023c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f022 0201 	bic.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023d4:	e013      	b.n	80023fe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023d6:	f7ff fe7b 	bl	80020d0 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b05      	cmp	r3, #5
 80023e2:	d90c      	bls.n	80023fe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2220      	movs	r2, #32
 80023e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2203      	movs	r2, #3
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e015      	b.n	800242a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1e4      	bne.n	80023d6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002410:	223f      	movs	r2, #63	; 0x3f
 8002412:	409a      	lsls	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d004      	beq.n	8002450 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2280      	movs	r2, #128	; 0x80
 800244a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e00c      	b.n	800246a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2205      	movs	r2, #5
 8002454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0201 	bic.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
	...

08002478 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800248a:	4b23      	ldr	r3, [pc, #140]	; (8002518 <HAL_FLASH_Program+0xa0>)
 800248c:	7e1b      	ldrb	r3, [r3, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_FLASH_Program+0x1e>
 8002492:	2302      	movs	r3, #2
 8002494:	e03b      	b.n	800250e <HAL_FLASH_Program+0x96>
 8002496:	4b20      	ldr	r3, [pc, #128]	; (8002518 <HAL_FLASH_Program+0xa0>)
 8002498:	2201      	movs	r2, #1
 800249a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800249c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024a0:	f000 f870 	bl	8002584 <FLASH_WaitForLastOperation>
 80024a4:	4603      	mov	r3, r0
 80024a6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d12b      	bne.n	8002506 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d105      	bne.n	80024c0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80024b4:	783b      	ldrb	r3, [r7, #0]
 80024b6:	4619      	mov	r1, r3
 80024b8:	68b8      	ldr	r0, [r7, #8]
 80024ba:	f000 f91b 	bl	80026f4 <FLASH_Program_Byte>
 80024be:	e016      	b.n	80024ee <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d105      	bne.n	80024d2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80024c6:	883b      	ldrh	r3, [r7, #0]
 80024c8:	4619      	mov	r1, r3
 80024ca:	68b8      	ldr	r0, [r7, #8]
 80024cc:	f000 f8ee 	bl	80026ac <FLASH_Program_HalfWord>
 80024d0:	e00d      	b.n	80024ee <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d105      	bne.n	80024e4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	4619      	mov	r1, r3
 80024dc:	68b8      	ldr	r0, [r7, #8]
 80024de:	f000 f8c3 	bl	8002668 <FLASH_Program_Word>
 80024e2:	e004      	b.n	80024ee <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80024e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024e8:	68b8      	ldr	r0, [r7, #8]
 80024ea:	f000 f88b 	bl	8002604 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80024ee:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024f2:	f000 f847 	bl	8002584 <FLASH_WaitForLastOperation>
 80024f6:	4603      	mov	r3, r0
 80024f8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <HAL_FLASH_Program+0xa4>)
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	4a07      	ldr	r2, [pc, #28]	; (800251c <HAL_FLASH_Program+0xa4>)
 8002500:	f023 0301 	bic.w	r3, r3, #1
 8002504:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002506:	4b04      	ldr	r3, [pc, #16]	; (8002518 <HAL_FLASH_Program+0xa0>)
 8002508:	2200      	movs	r2, #0
 800250a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800250c:	7dfb      	ldrb	r3, [r7, #23]
}
 800250e:	4618      	mov	r0, r3
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000288 	.word	0x20000288
 800251c:	40023c00 	.word	0x40023c00

08002520 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800252a:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_FLASH_Unlock+0x38>)
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	2b00      	cmp	r3, #0
 8002530:	da0b      	bge.n	800254a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002532:	4b09      	ldr	r3, [pc, #36]	; (8002558 <HAL_FLASH_Unlock+0x38>)
 8002534:	4a09      	ldr	r2, [pc, #36]	; (800255c <HAL_FLASH_Unlock+0x3c>)
 8002536:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002538:	4b07      	ldr	r3, [pc, #28]	; (8002558 <HAL_FLASH_Unlock+0x38>)
 800253a:	4a09      	ldr	r2, [pc, #36]	; (8002560 <HAL_FLASH_Unlock+0x40>)
 800253c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800253e:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_FLASH_Unlock+0x38>)
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	2b00      	cmp	r3, #0
 8002544:	da01      	bge.n	800254a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800254a:	79fb      	ldrb	r3, [r7, #7]
}
 800254c:	4618      	mov	r0, r3
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	40023c00 	.word	0x40023c00
 800255c:	45670123 	.word	0x45670123
 8002560:	cdef89ab 	.word	0xcdef89ab

08002564 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002568:	4b05      	ldr	r3, [pc, #20]	; (8002580 <HAL_FLASH_Lock+0x1c>)
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	4a04      	ldr	r2, [pc, #16]	; (8002580 <HAL_FLASH_Lock+0x1c>)
 800256e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002572:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	40023c00 	.word	0x40023c00

08002584 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002590:	4b1a      	ldr	r3, [pc, #104]	; (80025fc <FLASH_WaitForLastOperation+0x78>)
 8002592:	2200      	movs	r2, #0
 8002594:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002596:	f7ff fd9b 	bl	80020d0 <HAL_GetTick>
 800259a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800259c:	e010      	b.n	80025c0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d00c      	beq.n	80025c0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d007      	beq.n	80025bc <FLASH_WaitForLastOperation+0x38>
 80025ac:	f7ff fd90 	bl	80020d0 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d201      	bcs.n	80025c0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e019      	b.n	80025f4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80025c0:	4b0f      	ldr	r3, [pc, #60]	; (8002600 <FLASH_WaitForLastOperation+0x7c>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1e8      	bne.n	800259e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80025cc:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <FLASH_WaitForLastOperation+0x7c>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f003 0301 	and.w	r3, r3, #1
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80025d8:	4b09      	ldr	r3, [pc, #36]	; (8002600 <FLASH_WaitForLastOperation+0x7c>)
 80025da:	2201      	movs	r2, #1
 80025dc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80025de:	4b08      	ldr	r3, [pc, #32]	; (8002600 <FLASH_WaitForLastOperation+0x7c>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80025ea:	f000 f8a5 	bl	8002738 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e000      	b.n	80025f4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
  
}  
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000288 	.word	0x20000288
 8002600:	40023c00 	.word	0x40023c00

08002604 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	60f8      	str	r0, [r7, #12]
 800260c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002610:	4b14      	ldr	r3, [pc, #80]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	4a13      	ldr	r2, [pc, #76]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 8002616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800261a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	4a10      	ldr	r2, [pc, #64]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 8002622:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002626:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002628:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <FLASH_Program_DoubleWord+0x60>)
 800262e:	f043 0301 	orr.w	r3, r3, #1
 8002632:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800263a:	f3bf 8f6f 	isb	sy
}
 800263e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002640:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	000a      	movs	r2, r1
 800264e:	2300      	movs	r3, #0
 8002650:	68f9      	ldr	r1, [r7, #12]
 8002652:	3104      	adds	r1, #4
 8002654:	4613      	mov	r3, r2
 8002656:	600b      	str	r3, [r1, #0]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	40023c00 	.word	0x40023c00

08002668 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <FLASH_Program_Word+0x40>)
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	4a0c      	ldr	r2, [pc, #48]	; (80026a8 <FLASH_Program_Word+0x40>)
 8002678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800267c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <FLASH_Program_Word+0x40>)
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	4a09      	ldr	r2, [pc, #36]	; (80026a8 <FLASH_Program_Word+0x40>)
 8002684:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002688:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800268a:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <FLASH_Program_Word+0x40>)
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	4a06      	ldr	r2, [pc, #24]	; (80026a8 <FLASH_Program_Word+0x40>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	601a      	str	r2, [r3, #0]
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40023c00 	.word	0x40023c00

080026ac <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80026b8:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	4a0c      	ldr	r2, [pc, #48]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80026c4:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4a09      	ldr	r2, [pc, #36]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80026d0:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	4a06      	ldr	r2, [pc, #24]	; (80026f0 <FLASH_Program_HalfWord+0x44>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	801a      	strh	r2, [r3, #0]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00

080026f4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	460b      	mov	r3, r1
 80026fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <FLASH_Program_Byte+0x40>)
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	4a0b      	ldr	r2, [pc, #44]	; (8002734 <FLASH_Program_Byte+0x40>)
 8002706:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800270a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800270c:	4b09      	ldr	r3, [pc, #36]	; (8002734 <FLASH_Program_Byte+0x40>)
 800270e:	4a09      	ldr	r2, [pc, #36]	; (8002734 <FLASH_Program_Byte+0x40>)
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002714:	4b07      	ldr	r3, [pc, #28]	; (8002734 <FLASH_Program_Byte+0x40>)
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	4a06      	ldr	r2, [pc, #24]	; (8002734 <FLASH_Program_Byte+0x40>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	78fa      	ldrb	r2, [r7, #3]
 8002724:	701a      	strb	r2, [r3, #0]
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	40023c00 	.word	0x40023c00

08002738 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800273c:	4b27      	ldr	r3, [pc, #156]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	2b00      	cmp	r3, #0
 8002746:	d008      	beq.n	800275a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002748:	4b25      	ldr	r3, [pc, #148]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f043 0310 	orr.w	r3, r3, #16
 8002750:	4a23      	ldr	r2, [pc, #140]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 8002752:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002754:	4b21      	ldr	r3, [pc, #132]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 8002756:	2210      	movs	r2, #16
 8002758:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800275a:	4b20      	ldr	r3, [pc, #128]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b00      	cmp	r3, #0
 8002764:	d008      	beq.n	8002778 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002766:	4b1e      	ldr	r3, [pc, #120]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	f043 0308 	orr.w	r3, r3, #8
 800276e:	4a1c      	ldr	r2, [pc, #112]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 8002770:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 8002774:	2220      	movs	r2, #32
 8002776:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002778:	4b18      	ldr	r3, [pc, #96]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002780:	2b00      	cmp	r3, #0
 8002782:	d008      	beq.n	8002796 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002784:	4b16      	ldr	r3, [pc, #88]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	f043 0304 	orr.w	r3, r3, #4
 800278c:	4a14      	ldr	r2, [pc, #80]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 800278e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002790:	4b12      	ldr	r3, [pc, #72]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 8002792:	2240      	movs	r2, #64	; 0x40
 8002794:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002796:	4b11      	ldr	r3, [pc, #68]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80027a2:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	f043 0302 	orr.w	r3, r3, #2
 80027aa:	4a0d      	ldr	r2, [pc, #52]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 80027ac:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80027ae:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 80027b0:	2280      	movs	r2, #128	; 0x80
 80027b2:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80027b4:	4b09      	ldr	r3, [pc, #36]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 80027c2:	69db      	ldr	r3, [r3, #28]
 80027c4:	f043 0320 	orr.w	r3, r3, #32
 80027c8:	4a05      	ldr	r2, [pc, #20]	; (80027e0 <FLASH_SetErrorCode+0xa8>)
 80027ca:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <FLASH_SetErrorCode+0xa4>)
 80027ce:	2202      	movs	r2, #2
 80027d0:	60da      	str	r2, [r3, #12]
  }
}
 80027d2:	bf00      	nop
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	40023c00 	.word	0x40023c00
 80027e0:	20000288 	.word	0x20000288

080027e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d102      	bne.n	8002800 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	e010      	b.n	8002822 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d103      	bne.n	800280e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002806:	f44f 7380 	mov.w	r3, #256	; 0x100
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	e009      	b.n	8002822 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	2b02      	cmp	r3, #2
 8002812:	d103      	bne.n	800281c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002814:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	e002      	b.n	8002822 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800281c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002820:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002822:	4b13      	ldr	r3, [pc, #76]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	4a12      	ldr	r2, [pc, #72]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800282c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800282e:	4b10      	ldr	r3, [pc, #64]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002830:	691a      	ldr	r2, [r3, #16]
 8002832:	490f      	ldr	r1, [pc, #60]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	4a0c      	ldr	r2, [pc, #48]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002840:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002844:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002848:	691a      	ldr	r2, [r3, #16]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	4313      	orrs	r3, r2
 8002850:	4a07      	ldr	r2, [pc, #28]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 8002852:	f043 0302 	orr.w	r3, r3, #2
 8002856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002858:	4b05      	ldr	r3, [pc, #20]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	4a04      	ldr	r2, [pc, #16]	; (8002870 <FLASH_Erase_Sector+0x8c>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002862:	6113      	str	r3, [r2, #16]
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	40023c00 	.word	0x40023c00

08002874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002874:	b480      	push	{r7}
 8002876:	b089      	sub	sp, #36	; 0x24
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002886:	2300      	movs	r3, #0
 8002888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
 800288e:	e16b      	b.n	8002b68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002890:	2201      	movs	r2, #1
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	f040 815a 	bne.w	8002b62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d005      	beq.n	80028c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d130      	bne.n	8002928 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	2203      	movs	r2, #3
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4013      	ands	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68da      	ldr	r2, [r3, #12]
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028fc:	2201      	movs	r2, #1
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	f003 0201 	and.w	r2, r3, #1
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b03      	cmp	r3, #3
 8002932:	d017      	beq.n	8002964 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	2203      	movs	r2, #3
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d123      	bne.n	80029b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	08da      	lsrs	r2, r3, #3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3208      	adds	r2, #8
 8002978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	220f      	movs	r2, #15
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	691a      	ldr	r2, [r3, #16]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	08da      	lsrs	r2, r3, #3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3208      	adds	r2, #8
 80029b2:	69b9      	ldr	r1, [r7, #24]
 80029b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	2203      	movs	r2, #3
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0203 	and.w	r2, r3, #3
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f000 80b4 	beq.w	8002b62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	4b60      	ldr	r3, [pc, #384]	; (8002b80 <HAL_GPIO_Init+0x30c>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	4a5f      	ldr	r2, [pc, #380]	; (8002b80 <HAL_GPIO_Init+0x30c>)
 8002a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a08:	6453      	str	r3, [r2, #68]	; 0x44
 8002a0a:	4b5d      	ldr	r3, [pc, #372]	; (8002b80 <HAL_GPIO_Init+0x30c>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a16:	4a5b      	ldr	r2, [pc, #364]	; (8002b84 <HAL_GPIO_Init+0x310>)
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	089b      	lsrs	r3, r3, #2
 8002a1c:	3302      	adds	r3, #2
 8002a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	220f      	movs	r2, #15
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43db      	mvns	r3, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4013      	ands	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a52      	ldr	r2, [pc, #328]	; (8002b88 <HAL_GPIO_Init+0x314>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d02b      	beq.n	8002a9a <HAL_GPIO_Init+0x226>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a51      	ldr	r2, [pc, #324]	; (8002b8c <HAL_GPIO_Init+0x318>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d025      	beq.n	8002a96 <HAL_GPIO_Init+0x222>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a50      	ldr	r2, [pc, #320]	; (8002b90 <HAL_GPIO_Init+0x31c>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d01f      	beq.n	8002a92 <HAL_GPIO_Init+0x21e>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a4f      	ldr	r2, [pc, #316]	; (8002b94 <HAL_GPIO_Init+0x320>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d019      	beq.n	8002a8e <HAL_GPIO_Init+0x21a>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a4e      	ldr	r2, [pc, #312]	; (8002b98 <HAL_GPIO_Init+0x324>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d013      	beq.n	8002a8a <HAL_GPIO_Init+0x216>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a4d      	ldr	r2, [pc, #308]	; (8002b9c <HAL_GPIO_Init+0x328>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00d      	beq.n	8002a86 <HAL_GPIO_Init+0x212>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a4c      	ldr	r2, [pc, #304]	; (8002ba0 <HAL_GPIO_Init+0x32c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d007      	beq.n	8002a82 <HAL_GPIO_Init+0x20e>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a4b      	ldr	r2, [pc, #300]	; (8002ba4 <HAL_GPIO_Init+0x330>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d101      	bne.n	8002a7e <HAL_GPIO_Init+0x20a>
 8002a7a:	2307      	movs	r3, #7
 8002a7c:	e00e      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a7e:	2308      	movs	r3, #8
 8002a80:	e00c      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a82:	2306      	movs	r3, #6
 8002a84:	e00a      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a86:	2305      	movs	r3, #5
 8002a88:	e008      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	e006      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e004      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e002      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a96:	2301      	movs	r3, #1
 8002a98:	e000      	b.n	8002a9c <HAL_GPIO_Init+0x228>
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	f002 0203 	and.w	r2, r2, #3
 8002aa2:	0092      	lsls	r2, r2, #2
 8002aa4:	4093      	lsls	r3, r2
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aac:	4935      	ldr	r1, [pc, #212]	; (8002b84 <HAL_GPIO_Init+0x310>)
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	089b      	lsrs	r3, r3, #2
 8002ab2:	3302      	adds	r3, #2
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002aba:	4b3b      	ldr	r3, [pc, #236]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d003      	beq.n	8002ade <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ade:	4a32      	ldr	r2, [pc, #200]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ae4:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b08:	4a27      	ldr	r2, [pc, #156]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b0e:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b32:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b38:	4b1b      	ldr	r3, [pc, #108]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b5c:	4a12      	ldr	r2, [pc, #72]	; (8002ba8 <HAL_GPIO_Init+0x334>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3301      	adds	r3, #1
 8002b66:	61fb      	str	r3, [r7, #28]
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	2b0f      	cmp	r3, #15
 8002b6c:	f67f ae90 	bls.w	8002890 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	3724      	adds	r7, #36	; 0x24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800
 8002b84:	40013800 	.word	0x40013800
 8002b88:	40020000 	.word	0x40020000
 8002b8c:	40020400 	.word	0x40020400
 8002b90:	40020800 	.word	0x40020800
 8002b94:	40020c00 	.word	0x40020c00
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40021400 	.word	0x40021400
 8002ba0:	40021800 	.word	0x40021800
 8002ba4:	40021c00 	.word	0x40021c00
 8002ba8:	40013c00 	.word	0x40013c00

08002bac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e267      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d075      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bca:	4b88      	ldr	r3, [pc, #544]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 030c 	and.w	r3, r3, #12
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d00c      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bd6:	4b85      	ldr	r3, [pc, #532]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d112      	bne.n	8002c08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002be2:	4b82      	ldr	r3, [pc, #520]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bee:	d10b      	bne.n	8002c08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf0:	4b7e      	ldr	r3, [pc, #504]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d05b      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x108>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d157      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e242      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c10:	d106      	bne.n	8002c20 <HAL_RCC_OscConfig+0x74>
 8002c12:	4b76      	ldr	r3, [pc, #472]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a75      	ldr	r2, [pc, #468]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	e01d      	b.n	8002c5c <HAL_RCC_OscConfig+0xb0>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c28:	d10c      	bne.n	8002c44 <HAL_RCC_OscConfig+0x98>
 8002c2a:	4b70      	ldr	r3, [pc, #448]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a6f      	ldr	r2, [pc, #444]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	4b6d      	ldr	r3, [pc, #436]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a6c      	ldr	r2, [pc, #432]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e00b      	b.n	8002c5c <HAL_RCC_OscConfig+0xb0>
 8002c44:	4b69      	ldr	r3, [pc, #420]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a68      	ldr	r2, [pc, #416]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	4b66      	ldr	r3, [pc, #408]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a65      	ldr	r2, [pc, #404]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d013      	beq.n	8002c8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7ff fa34 	bl	80020d0 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c6c:	f7ff fa30 	bl	80020d0 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b64      	cmp	r3, #100	; 0x64
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e207      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7e:	4b5b      	ldr	r3, [pc, #364]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f0      	beq.n	8002c6c <HAL_RCC_OscConfig+0xc0>
 8002c8a:	e014      	b.n	8002cb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8c:	f7ff fa20 	bl	80020d0 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c94:	f7ff fa1c 	bl	80020d0 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b64      	cmp	r3, #100	; 0x64
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e1f3      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ca6:	4b51      	ldr	r3, [pc, #324]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0xe8>
 8002cb2:	e000      	b.n	8002cb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d063      	beq.n	8002d8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cc2:	4b4a      	ldr	r3, [pc, #296]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00b      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cce:	4b47      	ldr	r3, [pc, #284]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	d11c      	bne.n	8002d14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cda:	4b44      	ldr	r3, [pc, #272]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d116      	bne.n	8002d14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ce6:	4b41      	ldr	r3, [pc, #260]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_RCC_OscConfig+0x152>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d001      	beq.n	8002cfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e1c7      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfe:	4b3b      	ldr	r3, [pc, #236]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	4937      	ldr	r1, [pc, #220]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d12:	e03a      	b.n	8002d8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d020      	beq.n	8002d5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d1c:	4b34      	ldr	r3, [pc, #208]	; (8002df0 <HAL_RCC_OscConfig+0x244>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d22:	f7ff f9d5 	bl	80020d0 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d2a:	f7ff f9d1 	bl	80020d0 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e1a8      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d3c:	4b2b      	ldr	r3, [pc, #172]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d48:	4b28      	ldr	r3, [pc, #160]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	4925      	ldr	r1, [pc, #148]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	600b      	str	r3, [r1, #0]
 8002d5c:	e015      	b.n	8002d8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d5e:	4b24      	ldr	r3, [pc, #144]	; (8002df0 <HAL_RCC_OscConfig+0x244>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7ff f9b4 	bl	80020d0 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d6c:	f7ff f9b0 	bl	80020d0 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e187      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d7e:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1f0      	bne.n	8002d6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0308 	and.w	r3, r3, #8
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d036      	beq.n	8002e04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	695b      	ldr	r3, [r3, #20]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d016      	beq.n	8002dcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d9e:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <HAL_RCC_OscConfig+0x248>)
 8002da0:	2201      	movs	r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da4:	f7ff f994 	bl	80020d0 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dac:	f7ff f990 	bl	80020d0 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e167      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <HAL_RCC_OscConfig+0x240>)
 8002dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0x200>
 8002dca:	e01b      	b.n	8002e04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <HAL_RCC_OscConfig+0x248>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd2:	f7ff f97d 	bl	80020d0 <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd8:	e00e      	b.n	8002df8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dda:	f7ff f979 	bl	80020d0 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d907      	bls.n	8002df8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e150      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
 8002dec:	40023800 	.word	0x40023800
 8002df0:	42470000 	.word	0x42470000
 8002df4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df8:	4b88      	ldr	r3, [pc, #544]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002dfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1ea      	bne.n	8002dda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 8097 	beq.w	8002f40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e12:	2300      	movs	r3, #0
 8002e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e16:	4b81      	ldr	r3, [pc, #516]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	4b7d      	ldr	r3, [pc, #500]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	4a7c      	ldr	r2, [pc, #496]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e30:	6413      	str	r3, [r2, #64]	; 0x40
 8002e32:	4b7a      	ldr	r3, [pc, #488]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e42:	4b77      	ldr	r3, [pc, #476]	; (8003020 <HAL_RCC_OscConfig+0x474>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d118      	bne.n	8002e80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e4e:	4b74      	ldr	r3, [pc, #464]	; (8003020 <HAL_RCC_OscConfig+0x474>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a73      	ldr	r2, [pc, #460]	; (8003020 <HAL_RCC_OscConfig+0x474>)
 8002e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e5a:	f7ff f939 	bl	80020d0 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e62:	f7ff f935 	bl	80020d0 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e10c      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e74:	4b6a      	ldr	r3, [pc, #424]	; (8003020 <HAL_RCC_OscConfig+0x474>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0f0      	beq.n	8002e62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d106      	bne.n	8002e96 <HAL_RCC_OscConfig+0x2ea>
 8002e88:	4b64      	ldr	r3, [pc, #400]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e8c:	4a63      	ldr	r2, [pc, #396]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	6713      	str	r3, [r2, #112]	; 0x70
 8002e94:	e01c      	b.n	8002ed0 <HAL_RCC_OscConfig+0x324>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	2b05      	cmp	r3, #5
 8002e9c:	d10c      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x30c>
 8002e9e:	4b5f      	ldr	r3, [pc, #380]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea2:	4a5e      	ldr	r2, [pc, #376]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002ea4:	f043 0304 	orr.w	r3, r3, #4
 8002ea8:	6713      	str	r3, [r2, #112]	; 0x70
 8002eaa:	4b5c      	ldr	r3, [pc, #368]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eae:	4a5b      	ldr	r2, [pc, #364]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	6713      	str	r3, [r2, #112]	; 0x70
 8002eb6:	e00b      	b.n	8002ed0 <HAL_RCC_OscConfig+0x324>
 8002eb8:	4b58      	ldr	r3, [pc, #352]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ebc:	4a57      	ldr	r2, [pc, #348]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002ebe:	f023 0301 	bic.w	r3, r3, #1
 8002ec2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ec4:	4b55      	ldr	r3, [pc, #340]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec8:	4a54      	ldr	r2, [pc, #336]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002eca:	f023 0304 	bic.w	r3, r3, #4
 8002ece:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d015      	beq.n	8002f04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed8:	f7ff f8fa 	bl	80020d0 <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ede:	e00a      	b.n	8002ef6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ee0:	f7ff f8f6 	bl	80020d0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e0cb      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ef6:	4b49      	ldr	r3, [pc, #292]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0ee      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x334>
 8002f02:	e014      	b.n	8002f2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f04:	f7ff f8e4 	bl	80020d0 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f0c:	f7ff f8e0 	bl	80020d0 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e0b5      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f22:	4b3e      	ldr	r3, [pc, #248]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1ee      	bne.n	8002f0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f2e:	7dfb      	ldrb	r3, [r7, #23]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d105      	bne.n	8002f40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f34:	4b39      	ldr	r3, [pc, #228]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f38:	4a38      	ldr	r2, [pc, #224]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002f3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f3e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 80a1 	beq.w	800308c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f4a:	4b34      	ldr	r3, [pc, #208]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	2b08      	cmp	r3, #8
 8002f54:	d05c      	beq.n	8003010 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d141      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f5e:	4b31      	ldr	r3, [pc, #196]	; (8003024 <HAL_RCC_OscConfig+0x478>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f64:	f7ff f8b4 	bl	80020d0 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f6c:	f7ff f8b0 	bl	80020d0 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e087      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f7e:	4b27      	ldr	r3, [pc, #156]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1f0      	bne.n	8002f6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f98:	019b      	lsls	r3, r3, #6
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	085b      	lsrs	r3, r3, #1
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	041b      	lsls	r3, r3, #16
 8002fa6:	431a      	orrs	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fac:	061b      	lsls	r3, r3, #24
 8002fae:	491b      	ldr	r1, [pc, #108]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fb4:	4b1b      	ldr	r3, [pc, #108]	; (8003024 <HAL_RCC_OscConfig+0x478>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fba:	f7ff f889 	bl	80020d0 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fc2:	f7ff f885 	bl	80020d0 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e05c      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fd4:	4b11      	ldr	r3, [pc, #68]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d0f0      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x416>
 8002fe0:	e054      	b.n	800308c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <HAL_RCC_OscConfig+0x478>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe8:	f7ff f872 	bl	80020d0 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff0:	f7ff f86e 	bl	80020d0 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e045      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003002:	4b06      	ldr	r3, [pc, #24]	; (800301c <HAL_RCC_OscConfig+0x470>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f0      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x444>
 800300e:	e03d      	b.n	800308c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d107      	bne.n	8003028 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e038      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
 800301c:	40023800 	.word	0x40023800
 8003020:	40007000 	.word	0x40007000
 8003024:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003028:	4b1b      	ldr	r3, [pc, #108]	; (8003098 <HAL_RCC_OscConfig+0x4ec>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d028      	beq.n	8003088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d121      	bne.n	8003088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d11a      	bne.n	8003088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003058:	4013      	ands	r3, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800305e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003060:	4293      	cmp	r3, r2
 8003062:	d111      	bne.n	8003088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	085b      	lsrs	r3, r3, #1
 8003070:	3b01      	subs	r3, #1
 8003072:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003074:	429a      	cmp	r2, r3
 8003076:	d107      	bne.n	8003088 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003082:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003084:	429a      	cmp	r2, r3
 8003086:	d001      	beq.n	800308c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e000      	b.n	800308e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	40023800 	.word	0x40023800

0800309c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0cc      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030b0:	4b68      	ldr	r3, [pc, #416]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d90c      	bls.n	80030d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030be:	4b65      	ldr	r3, [pc, #404]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	b2d2      	uxtb	r2, r2
 80030c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c6:	4b63      	ldr	r3, [pc, #396]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e0b8      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d020      	beq.n	8003126 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030f0:	4b59      	ldr	r3, [pc, #356]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	4a58      	ldr	r2, [pc, #352]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 80030f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003108:	4b53      	ldr	r3, [pc, #332]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	4a52      	ldr	r2, [pc, #328]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003112:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003114:	4b50      	ldr	r3, [pc, #320]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	494d      	ldr	r1, [pc, #308]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 8003122:	4313      	orrs	r3, r2
 8003124:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d044      	beq.n	80031bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d107      	bne.n	800314a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313a:	4b47      	ldr	r3, [pc, #284]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d119      	bne.n	800317a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e07f      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b02      	cmp	r3, #2
 8003150:	d003      	beq.n	800315a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003156:	2b03      	cmp	r3, #3
 8003158:	d107      	bne.n	800316a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315a:	4b3f      	ldr	r3, [pc, #252]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e06f      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316a:	4b3b      	ldr	r3, [pc, #236]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e067      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800317a:	4b37      	ldr	r3, [pc, #220]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f023 0203 	bic.w	r2, r3, #3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	4934      	ldr	r1, [pc, #208]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 8003188:	4313      	orrs	r3, r2
 800318a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800318c:	f7fe ffa0 	bl	80020d0 <HAL_GetTick>
 8003190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003192:	e00a      	b.n	80031aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003194:	f7fe ff9c 	bl	80020d0 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e04f      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031aa:	4b2b      	ldr	r3, [pc, #172]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f003 020c 	and.w	r2, r3, #12
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d1eb      	bne.n	8003194 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031bc:	4b25      	ldr	r3, [pc, #148]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d20c      	bcs.n	80031e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ca:	4b22      	ldr	r3, [pc, #136]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d2:	4b20      	ldr	r3, [pc, #128]	; (8003254 <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d001      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e032      	b.n	800324a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031f0:	4b19      	ldr	r3, [pc, #100]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	4916      	ldr	r1, [pc, #88]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0308 	and.w	r3, r3, #8
 800320a:	2b00      	cmp	r3, #0
 800320c:	d009      	beq.n	8003222 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800320e:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	490e      	ldr	r1, [pc, #56]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	4313      	orrs	r3, r2
 8003220:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003222:	f000 f821 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003226:	4602      	mov	r2, r0
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	091b      	lsrs	r3, r3, #4
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	490a      	ldr	r1, [pc, #40]	; (800325c <HAL_RCC_ClockConfig+0x1c0>)
 8003234:	5ccb      	ldrb	r3, [r1, r3]
 8003236:	fa22 f303 	lsr.w	r3, r2, r3
 800323a:	4a09      	ldr	r2, [pc, #36]	; (8003260 <HAL_RCC_ClockConfig+0x1c4>)
 800323c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800323e:	4b09      	ldr	r3, [pc, #36]	; (8003264 <HAL_RCC_ClockConfig+0x1c8>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fe ff00 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40023c00 	.word	0x40023c00
 8003258:	40023800 	.word	0x40023800
 800325c:	080066bc 	.word	0x080066bc
 8003260:	20000060 	.word	0x20000060
 8003264:	20000064 	.word	0x20000064

08003268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800326c:	b094      	sub	sp, #80	; 0x50
 800326e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003270:	2300      	movs	r3, #0
 8003272:	647b      	str	r3, [r7, #68]	; 0x44
 8003274:	2300      	movs	r3, #0
 8003276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003278:	2300      	movs	r3, #0
 800327a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003280:	4b79      	ldr	r3, [pc, #484]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 030c 	and.w	r3, r3, #12
 8003288:	2b08      	cmp	r3, #8
 800328a:	d00d      	beq.n	80032a8 <HAL_RCC_GetSysClockFreq+0x40>
 800328c:	2b08      	cmp	r3, #8
 800328e:	f200 80e1 	bhi.w	8003454 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d002      	beq.n	800329c <HAL_RCC_GetSysClockFreq+0x34>
 8003296:	2b04      	cmp	r3, #4
 8003298:	d003      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800329a:	e0db      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800329c:	4b73      	ldr	r3, [pc, #460]	; (800346c <HAL_RCC_GetSysClockFreq+0x204>)
 800329e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80032a0:	e0db      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032a2:	4b73      	ldr	r3, [pc, #460]	; (8003470 <HAL_RCC_GetSysClockFreq+0x208>)
 80032a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80032a6:	e0d8      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032a8:	4b6f      	ldr	r3, [pc, #444]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032b0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032b2:	4b6d      	ldr	r3, [pc, #436]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d063      	beq.n	8003386 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032be:	4b6a      	ldr	r3, [pc, #424]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	099b      	lsrs	r3, r3, #6
 80032c4:	2200      	movs	r2, #0
 80032c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80032c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80032ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032d0:	633b      	str	r3, [r7, #48]	; 0x30
 80032d2:	2300      	movs	r3, #0
 80032d4:	637b      	str	r3, [r7, #52]	; 0x34
 80032d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80032da:	4622      	mov	r2, r4
 80032dc:	462b      	mov	r3, r5
 80032de:	f04f 0000 	mov.w	r0, #0
 80032e2:	f04f 0100 	mov.w	r1, #0
 80032e6:	0159      	lsls	r1, r3, #5
 80032e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032ec:	0150      	lsls	r0, r2, #5
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4621      	mov	r1, r4
 80032f4:	1a51      	subs	r1, r2, r1
 80032f6:	6139      	str	r1, [r7, #16]
 80032f8:	4629      	mov	r1, r5
 80032fa:	eb63 0301 	sbc.w	r3, r3, r1
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800330c:	4659      	mov	r1, fp
 800330e:	018b      	lsls	r3, r1, #6
 8003310:	4651      	mov	r1, sl
 8003312:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003316:	4651      	mov	r1, sl
 8003318:	018a      	lsls	r2, r1, #6
 800331a:	4651      	mov	r1, sl
 800331c:	ebb2 0801 	subs.w	r8, r2, r1
 8003320:	4659      	mov	r1, fp
 8003322:	eb63 0901 	sbc.w	r9, r3, r1
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800333a:	4690      	mov	r8, r2
 800333c:	4699      	mov	r9, r3
 800333e:	4623      	mov	r3, r4
 8003340:	eb18 0303 	adds.w	r3, r8, r3
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	462b      	mov	r3, r5
 8003348:	eb49 0303 	adc.w	r3, r9, r3
 800334c:	60fb      	str	r3, [r7, #12]
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800335a:	4629      	mov	r1, r5
 800335c:	024b      	lsls	r3, r1, #9
 800335e:	4621      	mov	r1, r4
 8003360:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003364:	4621      	mov	r1, r4
 8003366:	024a      	lsls	r2, r1, #9
 8003368:	4610      	mov	r0, r2
 800336a:	4619      	mov	r1, r3
 800336c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800336e:	2200      	movs	r2, #0
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28
 8003372:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003378:	f7fc ff7a 	bl	8000270 <__aeabi_uldivmod>
 800337c:	4602      	mov	r2, r0
 800337e:	460b      	mov	r3, r1
 8003380:	4613      	mov	r3, r2
 8003382:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003384:	e058      	b.n	8003438 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003386:	4b38      	ldr	r3, [pc, #224]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	2200      	movs	r2, #0
 800338e:	4618      	mov	r0, r3
 8003390:	4611      	mov	r1, r2
 8003392:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003396:	623b      	str	r3, [r7, #32]
 8003398:	2300      	movs	r3, #0
 800339a:	627b      	str	r3, [r7, #36]	; 0x24
 800339c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80033a0:	4642      	mov	r2, r8
 80033a2:	464b      	mov	r3, r9
 80033a4:	f04f 0000 	mov.w	r0, #0
 80033a8:	f04f 0100 	mov.w	r1, #0
 80033ac:	0159      	lsls	r1, r3, #5
 80033ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033b2:	0150      	lsls	r0, r2, #5
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4641      	mov	r1, r8
 80033ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80033be:	4649      	mov	r1, r9
 80033c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033d8:	ebb2 040a 	subs.w	r4, r2, sl
 80033dc:	eb63 050b 	sbc.w	r5, r3, fp
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	00eb      	lsls	r3, r5, #3
 80033ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033ee:	00e2      	lsls	r2, r4, #3
 80033f0:	4614      	mov	r4, r2
 80033f2:	461d      	mov	r5, r3
 80033f4:	4643      	mov	r3, r8
 80033f6:	18e3      	adds	r3, r4, r3
 80033f8:	603b      	str	r3, [r7, #0]
 80033fa:	464b      	mov	r3, r9
 80033fc:	eb45 0303 	adc.w	r3, r5, r3
 8003400:	607b      	str	r3, [r7, #4]
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	f04f 0300 	mov.w	r3, #0
 800340a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800340e:	4629      	mov	r1, r5
 8003410:	028b      	lsls	r3, r1, #10
 8003412:	4621      	mov	r1, r4
 8003414:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003418:	4621      	mov	r1, r4
 800341a:	028a      	lsls	r2, r1, #10
 800341c:	4610      	mov	r0, r2
 800341e:	4619      	mov	r1, r3
 8003420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003422:	2200      	movs	r2, #0
 8003424:	61bb      	str	r3, [r7, #24]
 8003426:	61fa      	str	r2, [r7, #28]
 8003428:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800342c:	f7fc ff20 	bl	8000270 <__aeabi_uldivmod>
 8003430:	4602      	mov	r2, r0
 8003432:	460b      	mov	r3, r1
 8003434:	4613      	mov	r3, r2
 8003436:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003438:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <HAL_RCC_GetSysClockFreq+0x200>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	0c1b      	lsrs	r3, r3, #16
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	3301      	adds	r3, #1
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003448:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800344a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003452:	e002      	b.n	800345a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4b05      	ldr	r3, [pc, #20]	; (800346c <HAL_RCC_GetSysClockFreq+0x204>)
 8003456:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003458:	bf00      	nop
    }
  }
  return sysclockfreq;
 800345a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800345c:	4618      	mov	r0, r3
 800345e:	3750      	adds	r7, #80	; 0x50
 8003460:	46bd      	mov	sp, r7
 8003462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003466:	bf00      	nop
 8003468:	40023800 	.word	0x40023800
 800346c:	00f42400 	.word	0x00f42400
 8003470:	007a1200 	.word	0x007a1200

08003474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003478:	4b03      	ldr	r3, [pc, #12]	; (8003488 <HAL_RCC_GetHCLKFreq+0x14>)
 800347a:	681b      	ldr	r3, [r3, #0]
}
 800347c:	4618      	mov	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	20000060 	.word	0x20000060

0800348c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003490:	f7ff fff0 	bl	8003474 <HAL_RCC_GetHCLKFreq>
 8003494:	4602      	mov	r2, r0
 8003496:	4b05      	ldr	r3, [pc, #20]	; (80034ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	0a9b      	lsrs	r3, r3, #10
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	4903      	ldr	r1, [pc, #12]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034a2:	5ccb      	ldrb	r3, [r1, r3]
 80034a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40023800 	.word	0x40023800
 80034b0:	080066cc 	.word	0x080066cc

080034b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034b8:	f7ff ffdc 	bl	8003474 <HAL_RCC_GetHCLKFreq>
 80034bc:	4602      	mov	r2, r0
 80034be:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	0b5b      	lsrs	r3, r3, #13
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	4903      	ldr	r1, [pc, #12]	; (80034d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ca:	5ccb      	ldrb	r3, [r1, r3]
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40023800 	.word	0x40023800
 80034d8:	080066cc 	.word	0x080066cc

080034dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e041      	b.n	8003572 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d106      	bne.n	8003508 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7fe fb90 	bl	8001c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3304      	adds	r3, #4
 8003518:	4619      	mov	r1, r3
 800351a:	4610      	mov	r0, r2
 800351c:	f000 fe00 	bl	8004120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b082      	sub	sp, #8
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e041      	b.n	8003610 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	d106      	bne.n	80035a6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f839 	bl	8003618 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2202      	movs	r2, #2
 80035aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3304      	adds	r3, #4
 80035b6:	4619      	mov	r1, r3
 80035b8:	4610      	mov	r0, r2
 80035ba:	f000 fdb1 	bl	8004120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3708      	adds	r7, #8
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d109      	bne.n	8003650 <HAL_TIM_OC_Start+0x24>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b01      	cmp	r3, #1
 8003646:	bf14      	ite	ne
 8003648:	2301      	movne	r3, #1
 800364a:	2300      	moveq	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	e022      	b.n	8003696 <HAL_TIM_OC_Start+0x6a>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2b04      	cmp	r3, #4
 8003654:	d109      	bne.n	800366a <HAL_TIM_OC_Start+0x3e>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b01      	cmp	r3, #1
 8003660:	bf14      	ite	ne
 8003662:	2301      	movne	r3, #1
 8003664:	2300      	moveq	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	e015      	b.n	8003696 <HAL_TIM_OC_Start+0x6a>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2b08      	cmp	r3, #8
 800366e:	d109      	bne.n	8003684 <HAL_TIM_OC_Start+0x58>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b01      	cmp	r3, #1
 800367a:	bf14      	ite	ne
 800367c:	2301      	movne	r3, #1
 800367e:	2300      	moveq	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	e008      	b.n	8003696 <HAL_TIM_OC_Start+0x6a>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b01      	cmp	r3, #1
 800368e:	bf14      	ite	ne
 8003690:	2301      	movne	r3, #1
 8003692:	2300      	moveq	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e07c      	b.n	8003798 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d104      	bne.n	80036ae <HAL_TIM_OC_Start+0x82>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036ac:	e013      	b.n	80036d6 <HAL_TIM_OC_Start+0xaa>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d104      	bne.n	80036be <HAL_TIM_OC_Start+0x92>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2202      	movs	r2, #2
 80036b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036bc:	e00b      	b.n	80036d6 <HAL_TIM_OC_Start+0xaa>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d104      	bne.n	80036ce <HAL_TIM_OC_Start+0xa2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036cc:	e003      	b.n	80036d6 <HAL_TIM_OC_Start+0xaa>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2202      	movs	r2, #2
 80036d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2201      	movs	r2, #1
 80036dc:	6839      	ldr	r1, [r7, #0]
 80036de:	4618      	mov	r0, r3
 80036e0:	f001 f808 	bl	80046f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a2d      	ldr	r2, [pc, #180]	; (80037a0 <HAL_TIM_OC_Start+0x174>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_TIM_OC_Start+0xcc>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a2c      	ldr	r2, [pc, #176]	; (80037a4 <HAL_TIM_OC_Start+0x178>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d101      	bne.n	80036fc <HAL_TIM_OC_Start+0xd0>
 80036f8:	2301      	movs	r3, #1
 80036fa:	e000      	b.n	80036fe <HAL_TIM_OC_Start+0xd2>
 80036fc:	2300      	movs	r3, #0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d007      	beq.n	8003712 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003710:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a22      	ldr	r2, [pc, #136]	; (80037a0 <HAL_TIM_OC_Start+0x174>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d022      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003724:	d01d      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a1f      	ldr	r2, [pc, #124]	; (80037a8 <HAL_TIM_OC_Start+0x17c>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d018      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a1d      	ldr	r2, [pc, #116]	; (80037ac <HAL_TIM_OC_Start+0x180>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d013      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a1c      	ldr	r2, [pc, #112]	; (80037b0 <HAL_TIM_OC_Start+0x184>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d00e      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a16      	ldr	r2, [pc, #88]	; (80037a4 <HAL_TIM_OC_Start+0x178>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d009      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a18      	ldr	r2, [pc, #96]	; (80037b4 <HAL_TIM_OC_Start+0x188>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d004      	beq.n	8003762 <HAL_TIM_OC_Start+0x136>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a16      	ldr	r2, [pc, #88]	; (80037b8 <HAL_TIM_OC_Start+0x18c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d111      	bne.n	8003786 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b06      	cmp	r3, #6
 8003772:	d010      	beq.n	8003796 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0201 	orr.w	r2, r2, #1
 8003782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003784:	e007      	b.n	8003796 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0201 	orr.w	r2, r2, #1
 8003794:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40010000 	.word	0x40010000
 80037a4:	40010400 	.word	0x40010400
 80037a8:	40000400 	.word	0x40000400
 80037ac:	40000800 	.word	0x40000800
 80037b0:	40000c00 	.word	0x40000c00
 80037b4:	40014000 	.word	0x40014000
 80037b8:	40001800 	.word	0x40001800

080037bc <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2200      	movs	r2, #0
 80037cc:	6839      	ldr	r1, [r7, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 ff90 	bl	80046f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a2e      	ldr	r2, [pc, #184]	; (8003894 <HAL_TIM_OC_Stop+0xd8>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d004      	beq.n	80037e8 <HAL_TIM_OC_Stop+0x2c>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a2d      	ldr	r2, [pc, #180]	; (8003898 <HAL_TIM_OC_Stop+0xdc>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d101      	bne.n	80037ec <HAL_TIM_OC_Stop+0x30>
 80037e8:	2301      	movs	r3, #1
 80037ea:	e000      	b.n	80037ee <HAL_TIM_OC_Stop+0x32>
 80037ec:	2300      	movs	r3, #0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d017      	beq.n	8003822 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6a1a      	ldr	r2, [r3, #32]
 80037f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10f      	bne.n	8003822 <HAL_TIM_OC_Stop+0x66>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6a1a      	ldr	r2, [r3, #32]
 8003808:	f240 4344 	movw	r3, #1092	; 0x444
 800380c:	4013      	ands	r3, r2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d107      	bne.n	8003822 <HAL_TIM_OC_Stop+0x66>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003820:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6a1a      	ldr	r2, [r3, #32]
 8003828:	f241 1311 	movw	r3, #4369	; 0x1111
 800382c:	4013      	ands	r3, r2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10f      	bne.n	8003852 <HAL_TIM_OC_Stop+0x96>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6a1a      	ldr	r2, [r3, #32]
 8003838:	f240 4344 	movw	r3, #1092	; 0x444
 800383c:	4013      	ands	r3, r2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d107      	bne.n	8003852 <HAL_TIM_OC_Stop+0x96>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0201 	bic.w	r2, r2, #1
 8003850:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d104      	bne.n	8003862 <HAL_TIM_OC_Stop+0xa6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003860:	e013      	b.n	800388a <HAL_TIM_OC_Stop+0xce>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b04      	cmp	r3, #4
 8003866:	d104      	bne.n	8003872 <HAL_TIM_OC_Stop+0xb6>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003870:	e00b      	b.n	800388a <HAL_TIM_OC_Stop+0xce>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b08      	cmp	r3, #8
 8003876:	d104      	bne.n	8003882 <HAL_TIM_OC_Stop+0xc6>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003880:	e003      	b.n	800388a <HAL_TIM_OC_Stop+0xce>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40010000 	.word	0x40010000
 8003898:	40010400 	.word	0x40010400

0800389c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e041      	b.n	8003932 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f839 	bl	800393a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4610      	mov	r0, r2
 80038dc:	f000 fc20 	bl	8004120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
	...

08003950 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <HAL_TIM_PWM_Start+0x24>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf14      	ite	ne
 800396c:	2301      	movne	r3, #1
 800396e:	2300      	moveq	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e022      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b04      	cmp	r3, #4
 8003978:	d109      	bne.n	800398e <HAL_TIM_PWM_Start+0x3e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e015      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d109      	bne.n	80039a8 <HAL_TIM_PWM_Start+0x58>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e008      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	bf14      	ite	ne
 80039b4:	2301      	movne	r3, #1
 80039b6:	2300      	moveq	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e07c      	b.n	8003abc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d104      	bne.n	80039d2 <HAL_TIM_PWM_Start+0x82>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039d0:	e013      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d104      	bne.n	80039e2 <HAL_TIM_PWM_Start+0x92>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039e0:	e00b      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d104      	bne.n	80039f2 <HAL_TIM_PWM_Start+0xa2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039f0:	e003      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2201      	movs	r2, #1
 8003a00:	6839      	ldr	r1, [r7, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 fe76 	bl	80046f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a2d      	ldr	r2, [pc, #180]	; (8003ac4 <HAL_TIM_PWM_Start+0x174>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d004      	beq.n	8003a1c <HAL_TIM_PWM_Start+0xcc>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a2c      	ldr	r2, [pc, #176]	; (8003ac8 <HAL_TIM_PWM_Start+0x178>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d101      	bne.n	8003a20 <HAL_TIM_PWM_Start+0xd0>
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e000      	b.n	8003a22 <HAL_TIM_PWM_Start+0xd2>
 8003a20:	2300      	movs	r3, #0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d007      	beq.n	8003a36 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a22      	ldr	r2, [pc, #136]	; (8003ac4 <HAL_TIM_PWM_Start+0x174>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d022      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a48:	d01d      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a1f      	ldr	r2, [pc, #124]	; (8003acc <HAL_TIM_PWM_Start+0x17c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d018      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a1d      	ldr	r2, [pc, #116]	; (8003ad0 <HAL_TIM_PWM_Start+0x180>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d013      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a1c      	ldr	r2, [pc, #112]	; (8003ad4 <HAL_TIM_PWM_Start+0x184>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00e      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a16      	ldr	r2, [pc, #88]	; (8003ac8 <HAL_TIM_PWM_Start+0x178>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d009      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a18      	ldr	r2, [pc, #96]	; (8003ad8 <HAL_TIM_PWM_Start+0x188>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d004      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x136>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a16      	ldr	r2, [pc, #88]	; (8003adc <HAL_TIM_PWM_Start+0x18c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d111      	bne.n	8003aaa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b06      	cmp	r3, #6
 8003a96:	d010      	beq.n	8003aba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa8:	e007      	b.n	8003aba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f042 0201 	orr.w	r2, r2, #1
 8003ab8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40010000 	.word	0x40010000
 8003ac8:	40010400 	.word	0x40010400
 8003acc:	40000400 	.word	0x40000400
 8003ad0:	40000800 	.word	0x40000800
 8003ad4:	40000c00 	.word	0x40000c00
 8003ad8:	40014000 	.word	0x40014000
 8003adc:	40001800 	.word	0x40001800

08003ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d122      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d11b      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f06f 0202 	mvn.w	r2, #2
 8003b0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 fadd 	bl	80040e2 <HAL_TIM_IC_CaptureCallback>
 8003b28:	e005      	b.n	8003b36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 facf 	bl	80040ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fae0 	bl	80040f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	d122      	bne.n	8003b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d11b      	bne.n	8003b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0204 	mvn.w	r2, #4
 8003b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 fab3 	bl	80040e2 <HAL_TIM_IC_CaptureCallback>
 8003b7c:	e005      	b.n	8003b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 faa5 	bl	80040ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f000 fab6 	bl	80040f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d122      	bne.n	8003be4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d11b      	bne.n	8003be4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f06f 0208 	mvn.w	r2, #8
 8003bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2204      	movs	r2, #4
 8003bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	69db      	ldr	r3, [r3, #28]
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fa89 	bl	80040e2 <HAL_TIM_IC_CaptureCallback>
 8003bd0:	e005      	b.n	8003bde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa7b 	bl	80040ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 fa8c 	bl	80040f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b10      	cmp	r3, #16
 8003bf0:	d122      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f003 0310 	and.w	r3, r3, #16
 8003bfc:	2b10      	cmp	r3, #16
 8003bfe:	d11b      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f06f 0210 	mvn.w	r2, #16
 8003c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2208      	movs	r2, #8
 8003c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fa5f 	bl	80040e2 <HAL_TIM_IC_CaptureCallback>
 8003c24:	e005      	b.n	8003c32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa51 	bl	80040ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fa62 	bl	80040f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d10e      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d107      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f06f 0201 	mvn.w	r2, #1
 8003c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 fa2b 	bl	80040ba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c6e:	2b80      	cmp	r3, #128	; 0x80
 8003c70:	d10e      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c7c:	2b80      	cmp	r3, #128	; 0x80
 8003c7e:	d107      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fd f9ca 	bl	8001024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c9a:	2b40      	cmp	r3, #64	; 0x40
 8003c9c:	d10e      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca8:	2b40      	cmp	r3, #64	; 0x40
 8003caa:	d107      	bne.n	8003cbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 fa27 	bl	800410a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	f003 0320 	and.w	r3, r3, #32
 8003cc6:	2b20      	cmp	r3, #32
 8003cc8:	d10e      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	f003 0320 	and.w	r3, r3, #32
 8003cd4:	2b20      	cmp	r3, #32
 8003cd6:	d107      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f06f 0220 	mvn.w	r2, #32
 8003ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 ff12 	bl	8004b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ce8:	bf00      	nop
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_TIM_OC_ConfigChannel+0x1e>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	e048      	b.n	8003da0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b0c      	cmp	r3, #12
 8003d1a:	d839      	bhi.n	8003d90 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003d1c:	a201      	add	r2, pc, #4	; (adr r2, 8003d24 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d22:	bf00      	nop
 8003d24:	08003d59 	.word	0x08003d59
 8003d28:	08003d91 	.word	0x08003d91
 8003d2c:	08003d91 	.word	0x08003d91
 8003d30:	08003d91 	.word	0x08003d91
 8003d34:	08003d67 	.word	0x08003d67
 8003d38:	08003d91 	.word	0x08003d91
 8003d3c:	08003d91 	.word	0x08003d91
 8003d40:	08003d91 	.word	0x08003d91
 8003d44:	08003d75 	.word	0x08003d75
 8003d48:	08003d91 	.word	0x08003d91
 8003d4c:	08003d91 	.word	0x08003d91
 8003d50:	08003d91 	.word	0x08003d91
 8003d54:	08003d83 	.word	0x08003d83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68b9      	ldr	r1, [r7, #8]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fa7e 	bl	8004260 <TIM_OC1_SetConfig>
      break;
 8003d64:	e017      	b.n	8003d96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68b9      	ldr	r1, [r7, #8]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f000 fae7 	bl	8004340 <TIM_OC2_SetConfig>
      break;
 8003d72:	e010      	b.n	8003d96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fb56 	bl	800442c <TIM_OC3_SetConfig>
      break;
 8003d80:	e009      	b.n	8003d96 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68b9      	ldr	r1, [r7, #8]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fbc3 	bl	8004514 <TIM_OC4_SetConfig>
      break;
 8003d8e:	e002      	b.n	8003d96 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	75fb      	strb	r3, [r7, #23]
      break;
 8003d94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d101      	bne.n	8003dc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	e0ae      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b0c      	cmp	r3, #12
 8003dd2:	f200 809f 	bhi.w	8003f14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003dd6:	a201      	add	r2, pc, #4	; (adr r2, 8003ddc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003e11 	.word	0x08003e11
 8003de0:	08003f15 	.word	0x08003f15
 8003de4:	08003f15 	.word	0x08003f15
 8003de8:	08003f15 	.word	0x08003f15
 8003dec:	08003e51 	.word	0x08003e51
 8003df0:	08003f15 	.word	0x08003f15
 8003df4:	08003f15 	.word	0x08003f15
 8003df8:	08003f15 	.word	0x08003f15
 8003dfc:	08003e93 	.word	0x08003e93
 8003e00:	08003f15 	.word	0x08003f15
 8003e04:	08003f15 	.word	0x08003f15
 8003e08:	08003f15 	.word	0x08003f15
 8003e0c:	08003ed3 	.word	0x08003ed3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68b9      	ldr	r1, [r7, #8]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fa22 	bl	8004260 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0208 	orr.w	r2, r2, #8
 8003e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699a      	ldr	r2, [r3, #24]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f022 0204 	bic.w	r2, r2, #4
 8003e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6999      	ldr	r1, [r3, #24]
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	691a      	ldr	r2, [r3, #16]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	619a      	str	r2, [r3, #24]
      break;
 8003e4e:	e064      	b.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68b9      	ldr	r1, [r7, #8]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 fa72 	bl	8004340 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	699a      	ldr	r2, [r3, #24]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699a      	ldr	r2, [r3, #24]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6999      	ldr	r1, [r3, #24]
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	021a      	lsls	r2, r3, #8
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	619a      	str	r2, [r3, #24]
      break;
 8003e90:	e043      	b.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68b9      	ldr	r1, [r7, #8]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f000 fac7 	bl	800442c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	69da      	ldr	r2, [r3, #28]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0208 	orr.w	r2, r2, #8
 8003eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 0204 	bic.w	r2, r2, #4
 8003ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	69d9      	ldr	r1, [r3, #28]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	691a      	ldr	r2, [r3, #16]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	61da      	str	r2, [r3, #28]
      break;
 8003ed0:	e023      	b.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fb1b 	bl	8004514 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	69da      	ldr	r2, [r3, #28]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	69da      	ldr	r2, [r3, #28]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	69d9      	ldr	r1, [r3, #28]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	021a      	lsls	r2, r3, #8
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	61da      	str	r2, [r3, #28]
      break;
 8003f12:	e002      	b.n	8003f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	75fb      	strb	r3, [r7, #23]
      break;
 8003f18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIM_ConfigClockSource+0x1c>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e0b4      	b.n	80040b2 <HAL_TIM_ConfigClockSource+0x186>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f80:	d03e      	beq.n	8004000 <HAL_TIM_ConfigClockSource+0xd4>
 8003f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f86:	f200 8087 	bhi.w	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f8e:	f000 8086 	beq.w	800409e <HAL_TIM_ConfigClockSource+0x172>
 8003f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f96:	d87f      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003f98:	2b70      	cmp	r3, #112	; 0x70
 8003f9a:	d01a      	beq.n	8003fd2 <HAL_TIM_ConfigClockSource+0xa6>
 8003f9c:	2b70      	cmp	r3, #112	; 0x70
 8003f9e:	d87b      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa0:	2b60      	cmp	r3, #96	; 0x60
 8003fa2:	d050      	beq.n	8004046 <HAL_TIM_ConfigClockSource+0x11a>
 8003fa4:	2b60      	cmp	r3, #96	; 0x60
 8003fa6:	d877      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa8:	2b50      	cmp	r3, #80	; 0x50
 8003faa:	d03c      	beq.n	8004026 <HAL_TIM_ConfigClockSource+0xfa>
 8003fac:	2b50      	cmp	r3, #80	; 0x50
 8003fae:	d873      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb0:	2b40      	cmp	r3, #64	; 0x40
 8003fb2:	d058      	beq.n	8004066 <HAL_TIM_ConfigClockSource+0x13a>
 8003fb4:	2b40      	cmp	r3, #64	; 0x40
 8003fb6:	d86f      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb8:	2b30      	cmp	r3, #48	; 0x30
 8003fba:	d064      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x15a>
 8003fbc:	2b30      	cmp	r3, #48	; 0x30
 8003fbe:	d86b      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fc0:	2b20      	cmp	r3, #32
 8003fc2:	d060      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x15a>
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	d867      	bhi.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d05c      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x15a>
 8003fcc:	2b10      	cmp	r3, #16
 8003fce:	d05a      	beq.n	8004086 <HAL_TIM_ConfigClockSource+0x15a>
 8003fd0:	e062      	b.n	8004098 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	6899      	ldr	r1, [r3, #8]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f000 fb67 	bl	80046b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ff4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	609a      	str	r2, [r3, #8]
      break;
 8003ffe:	e04f      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6818      	ldr	r0, [r3, #0]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	6899      	ldr	r1, [r3, #8]
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f000 fb50 	bl	80046b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004022:	609a      	str	r2, [r3, #8]
      break;
 8004024:	e03c      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6818      	ldr	r0, [r3, #0]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	6859      	ldr	r1, [r3, #4]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	461a      	mov	r2, r3
 8004034:	f000 fac4 	bl	80045c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2150      	movs	r1, #80	; 0x50
 800403e:	4618      	mov	r0, r3
 8004040:	f000 fb1d 	bl	800467e <TIM_ITRx_SetConfig>
      break;
 8004044:	e02c      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6818      	ldr	r0, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	6859      	ldr	r1, [r3, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	461a      	mov	r2, r3
 8004054:	f000 fae3 	bl	800461e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2160      	movs	r1, #96	; 0x60
 800405e:	4618      	mov	r0, r3
 8004060:	f000 fb0d 	bl	800467e <TIM_ITRx_SetConfig>
      break;
 8004064:	e01c      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	6859      	ldr	r1, [r3, #4]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	461a      	mov	r2, r3
 8004074:	f000 faa4 	bl	80045c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2140      	movs	r1, #64	; 0x40
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fafd 	bl	800467e <TIM_ITRx_SetConfig>
      break;
 8004084:	e00c      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4619      	mov	r1, r3
 8004090:	4610      	mov	r0, r2
 8004092:	f000 faf4 	bl	800467e <TIM_ITRx_SetConfig>
      break;
 8004096:	e003      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	73fb      	strb	r3, [r7, #15]
      break;
 800409c:	e000      	b.n	80040a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800409e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b083      	sub	sp, #12
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
	...

08004120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a40      	ldr	r2, [pc, #256]	; (8004234 <TIM_Base_SetConfig+0x114>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d013      	beq.n	8004160 <TIM_Base_SetConfig+0x40>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800413e:	d00f      	beq.n	8004160 <TIM_Base_SetConfig+0x40>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a3d      	ldr	r2, [pc, #244]	; (8004238 <TIM_Base_SetConfig+0x118>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00b      	beq.n	8004160 <TIM_Base_SetConfig+0x40>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a3c      	ldr	r2, [pc, #240]	; (800423c <TIM_Base_SetConfig+0x11c>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d007      	beq.n	8004160 <TIM_Base_SetConfig+0x40>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a3b      	ldr	r2, [pc, #236]	; (8004240 <TIM_Base_SetConfig+0x120>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d003      	beq.n	8004160 <TIM_Base_SetConfig+0x40>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a3a      	ldr	r2, [pc, #232]	; (8004244 <TIM_Base_SetConfig+0x124>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d108      	bne.n	8004172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4313      	orrs	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a2f      	ldr	r2, [pc, #188]	; (8004234 <TIM_Base_SetConfig+0x114>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d02b      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004180:	d027      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a2c      	ldr	r2, [pc, #176]	; (8004238 <TIM_Base_SetConfig+0x118>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d023      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a2b      	ldr	r2, [pc, #172]	; (800423c <TIM_Base_SetConfig+0x11c>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d01f      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a2a      	ldr	r2, [pc, #168]	; (8004240 <TIM_Base_SetConfig+0x120>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d01b      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a29      	ldr	r2, [pc, #164]	; (8004244 <TIM_Base_SetConfig+0x124>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d017      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a28      	ldr	r2, [pc, #160]	; (8004248 <TIM_Base_SetConfig+0x128>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d013      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a27      	ldr	r2, [pc, #156]	; (800424c <TIM_Base_SetConfig+0x12c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00f      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a26      	ldr	r2, [pc, #152]	; (8004250 <TIM_Base_SetConfig+0x130>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d00b      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a25      	ldr	r2, [pc, #148]	; (8004254 <TIM_Base_SetConfig+0x134>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d007      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a24      	ldr	r2, [pc, #144]	; (8004258 <TIM_Base_SetConfig+0x138>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d003      	beq.n	80041d2 <TIM_Base_SetConfig+0xb2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a23      	ldr	r2, [pc, #140]	; (800425c <TIM_Base_SetConfig+0x13c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d108      	bne.n	80041e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a0a      	ldr	r2, [pc, #40]	; (8004234 <TIM_Base_SetConfig+0x114>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d003      	beq.n	8004218 <TIM_Base_SetConfig+0xf8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a0c      	ldr	r2, [pc, #48]	; (8004244 <TIM_Base_SetConfig+0x124>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d103      	bne.n	8004220 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	615a      	str	r2, [r3, #20]
}
 8004226:	bf00      	nop
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	40010000 	.word	0x40010000
 8004238:	40000400 	.word	0x40000400
 800423c:	40000800 	.word	0x40000800
 8004240:	40000c00 	.word	0x40000c00
 8004244:	40010400 	.word	0x40010400
 8004248:	40014000 	.word	0x40014000
 800424c:	40014400 	.word	0x40014400
 8004250:	40014800 	.word	0x40014800
 8004254:	40001800 	.word	0x40001800
 8004258:	40001c00 	.word	0x40001c00
 800425c:	40002000 	.word	0x40002000

08004260 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	f023 0201 	bic.w	r2, r3, #1
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800428e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0303 	bic.w	r3, r3, #3
 8004296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	4313      	orrs	r3, r2
 80042a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f023 0302 	bic.w	r3, r3, #2
 80042a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a20      	ldr	r2, [pc, #128]	; (8004338 <TIM_OC1_SetConfig+0xd8>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d003      	beq.n	80042c4 <TIM_OC1_SetConfig+0x64>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a1f      	ldr	r2, [pc, #124]	; (800433c <TIM_OC1_SetConfig+0xdc>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d10c      	bne.n	80042de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0308 	bic.w	r3, r3, #8
 80042ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f023 0304 	bic.w	r3, r3, #4
 80042dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a15      	ldr	r2, [pc, #84]	; (8004338 <TIM_OC1_SetConfig+0xd8>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d003      	beq.n	80042ee <TIM_OC1_SetConfig+0x8e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a14      	ldr	r2, [pc, #80]	; (800433c <TIM_OC1_SetConfig+0xdc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d111      	bne.n	8004312 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	621a      	str	r2, [r3, #32]
}
 800432c:	bf00      	nop
 800432e:	371c      	adds	r7, #28
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	40010000 	.word	0x40010000
 800433c:	40010400 	.word	0x40010400

08004340 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	f023 0210 	bic.w	r2, r3, #16
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800436e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004376:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	021b      	lsls	r3, r3, #8
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4313      	orrs	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f023 0320 	bic.w	r3, r3, #32
 800438a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	697a      	ldr	r2, [r7, #20]
 8004394:	4313      	orrs	r3, r2
 8004396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a22      	ldr	r2, [pc, #136]	; (8004424 <TIM_OC2_SetConfig+0xe4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d003      	beq.n	80043a8 <TIM_OC2_SetConfig+0x68>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a21      	ldr	r2, [pc, #132]	; (8004428 <TIM_OC2_SetConfig+0xe8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d10d      	bne.n	80043c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a17      	ldr	r2, [pc, #92]	; (8004424 <TIM_OC2_SetConfig+0xe4>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d003      	beq.n	80043d4 <TIM_OC2_SetConfig+0x94>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a16      	ldr	r2, [pc, #88]	; (8004428 <TIM_OC2_SetConfig+0xe8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d113      	bne.n	80043fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	695b      	ldr	r3, [r3, #20]
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40010000 	.word	0x40010000
 8004428:	40010400 	.word	0x40010400

0800442c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800442c:	b480      	push	{r7}
 800442e:	b087      	sub	sp, #28
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800445a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f023 0303 	bic.w	r3, r3, #3
 8004462:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	4313      	orrs	r3, r2
 800446c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004474:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	4313      	orrs	r3, r2
 8004480:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a21      	ldr	r2, [pc, #132]	; (800450c <TIM_OC3_SetConfig+0xe0>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d003      	beq.n	8004492 <TIM_OC3_SetConfig+0x66>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a20      	ldr	r2, [pc, #128]	; (8004510 <TIM_OC3_SetConfig+0xe4>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d10d      	bne.n	80044ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004498:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a16      	ldr	r2, [pc, #88]	; (800450c <TIM_OC3_SetConfig+0xe0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d003      	beq.n	80044be <TIM_OC3_SetConfig+0x92>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a15      	ldr	r2, [pc, #84]	; (8004510 <TIM_OC3_SetConfig+0xe4>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d113      	bne.n	80044e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	621a      	str	r2, [r3, #32]
}
 8004500:	bf00      	nop
 8004502:	371c      	adds	r7, #28
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	40010000 	.word	0x40010000
 8004510:	40010400 	.word	0x40010400

08004514 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
 800452e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800454a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4313      	orrs	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800455e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	031b      	lsls	r3, r3, #12
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a12      	ldr	r2, [pc, #72]	; (80045b8 <TIM_OC4_SetConfig+0xa4>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d003      	beq.n	800457c <TIM_OC4_SetConfig+0x68>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a11      	ldr	r2, [pc, #68]	; (80045bc <TIM_OC4_SetConfig+0xa8>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d109      	bne.n	8004590 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004582:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	019b      	lsls	r3, r3, #6
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	4313      	orrs	r3, r2
 800458e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	621a      	str	r2, [r3, #32]
}
 80045aa:	bf00      	nop
 80045ac:	371c      	adds	r7, #28
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40010400 	.word	0x40010400

080045c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	f023 0201 	bic.w	r2, r3, #1
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f023 030a 	bic.w	r3, r3, #10
 80045fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	621a      	str	r2, [r3, #32]
}
 8004612:	bf00      	nop
 8004614:	371c      	adds	r7, #28
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800461e:	b480      	push	{r7}
 8004620:	b087      	sub	sp, #28
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 0210 	bic.w	r2, r3, #16
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004648:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	031b      	lsls	r3, r3, #12
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	4313      	orrs	r3, r2
 8004652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800465a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	011b      	lsls	r3, r3, #4
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	621a      	str	r2, [r3, #32]
}
 8004672:	bf00      	nop
 8004674:	371c      	adds	r7, #28
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800467e:	b480      	push	{r7}
 8004680:	b085      	sub	sp, #20
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	4313      	orrs	r3, r2
 800469c:	f043 0307 	orr.w	r3, r3, #7
 80046a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	609a      	str	r2, [r3, #8]
}
 80046a8:	bf00      	nop
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b087      	sub	sp, #28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	021a      	lsls	r2, r3, #8
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	431a      	orrs	r2, r3
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	4313      	orrs	r3, r2
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	609a      	str	r2, [r3, #8]
}
 80046e8:	bf00      	nop
 80046ea:	371c      	adds	r7, #28
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	f003 031f 	and.w	r3, r3, #31
 8004706:	2201      	movs	r2, #1
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a1a      	ldr	r2, [r3, #32]
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	43db      	mvns	r3, r3
 8004716:	401a      	ands	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6a1a      	ldr	r2, [r3, #32]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 031f 	and.w	r3, r3, #31
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	fa01 f303 	lsl.w	r3, r1, r3
 800472c:	431a      	orrs	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
	...

08004740 <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d109      	bne.n	8004764 <HAL_TIMEx_OCN_Start+0x24>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	bf14      	ite	ne
 800475c:	2301      	movne	r3, #1
 800475e:	2300      	moveq	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	e022      	b.n	80047aa <HAL_TIMEx_OCN_Start+0x6a>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b04      	cmp	r3, #4
 8004768:	d109      	bne.n	800477e <HAL_TIMEx_OCN_Start+0x3e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b01      	cmp	r3, #1
 8004774:	bf14      	ite	ne
 8004776:	2301      	movne	r3, #1
 8004778:	2300      	moveq	r3, #0
 800477a:	b2db      	uxtb	r3, r3
 800477c:	e015      	b.n	80047aa <HAL_TIMEx_OCN_Start+0x6a>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b08      	cmp	r3, #8
 8004782:	d109      	bne.n	8004798 <HAL_TIMEx_OCN_Start+0x58>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b01      	cmp	r3, #1
 800478e:	bf14      	ite	ne
 8004790:	2301      	movne	r3, #1
 8004792:	2300      	moveq	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	e008      	b.n	80047aa <HAL_TIMEx_OCN_Start+0x6a>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	bf14      	ite	ne
 80047a4:	2301      	movne	r3, #1
 80047a6:	2300      	moveq	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_TIMEx_OCN_Start+0x72>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e06d      	b.n	800488e <HAL_TIMEx_OCN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d104      	bne.n	80047c2 <HAL_TIMEx_OCN_Start+0x82>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047c0:	e013      	b.n	80047ea <HAL_TIMEx_OCN_Start+0xaa>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d104      	bne.n	80047d2 <HAL_TIMEx_OCN_Start+0x92>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047d0:	e00b      	b.n	80047ea <HAL_TIMEx_OCN_Start+0xaa>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d104      	bne.n	80047e2 <HAL_TIMEx_OCN_Start+0xa2>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047e0:	e003      	b.n	80047ea <HAL_TIMEx_OCN_Start+0xaa>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2204      	movs	r2, #4
 80047f0:	6839      	ldr	r1, [r7, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f994 	bl	8004b20 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004806:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a22      	ldr	r2, [pc, #136]	; (8004898 <HAL_TIMEx_OCN_Start+0x158>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d022      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481a:	d01d      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a1e      	ldr	r2, [pc, #120]	; (800489c <HAL_TIMEx_OCN_Start+0x15c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d018      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a1d      	ldr	r2, [pc, #116]	; (80048a0 <HAL_TIMEx_OCN_Start+0x160>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d013      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1b      	ldr	r2, [pc, #108]	; (80048a4 <HAL_TIMEx_OCN_Start+0x164>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00e      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1a      	ldr	r2, [pc, #104]	; (80048a8 <HAL_TIMEx_OCN_Start+0x168>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d009      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a18      	ldr	r2, [pc, #96]	; (80048ac <HAL_TIMEx_OCN_Start+0x16c>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d004      	beq.n	8004858 <HAL_TIMEx_OCN_Start+0x118>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a17      	ldr	r2, [pc, #92]	; (80048b0 <HAL_TIMEx_OCN_Start+0x170>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d111      	bne.n	800487c <HAL_TIMEx_OCN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b06      	cmp	r3, #6
 8004868:	d010      	beq.n	800488c <HAL_TIMEx_OCN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 0201 	orr.w	r2, r2, #1
 8004878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800487a:	e007      	b.n	800488c <HAL_TIMEx_OCN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	40010000 	.word	0x40010000
 800489c:	40000400 	.word	0x40000400
 80048a0:	40000800 	.word	0x40000800
 80048a4:	40000c00 	.word	0x40000c00
 80048a8:	40010400 	.word	0x40010400
 80048ac:	40014000 	.word	0x40014000
 80048b0:	40001800 	.word	0x40001800

080048b4 <HAL_TIMEx_OCN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2200      	movs	r2, #0
 80048c4:	6839      	ldr	r1, [r7, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 f92a 	bl	8004b20 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6a1a      	ldr	r2, [r3, #32]
 80048d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80048d6:	4013      	ands	r3, r2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10f      	bne.n	80048fc <HAL_TIMEx_OCN_Stop+0x48>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6a1a      	ldr	r2, [r3, #32]
 80048e2:	f240 4344 	movw	r3, #1092	; 0x444
 80048e6:	4013      	ands	r3, r2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d107      	bne.n	80048fc <HAL_TIMEx_OCN_Stop+0x48>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6a1a      	ldr	r2, [r3, #32]
 8004902:	f241 1311 	movw	r3, #4369	; 0x1111
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10f      	bne.n	800492c <HAL_TIMEx_OCN_Stop+0x78>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6a1a      	ldr	r2, [r3, #32]
 8004912:	f240 4344 	movw	r3, #1092	; 0x444
 8004916:	4013      	ands	r3, r2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d107      	bne.n	800492c <HAL_TIMEx_OCN_Stop+0x78>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0201 	bic.w	r2, r2, #1
 800492a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d104      	bne.n	800493c <HAL_TIMEx_OCN_Stop+0x88>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800493a:	e013      	b.n	8004964 <HAL_TIMEx_OCN_Stop+0xb0>
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	2b04      	cmp	r3, #4
 8004940:	d104      	bne.n	800494c <HAL_TIMEx_OCN_Stop+0x98>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800494a:	e00b      	b.n	8004964 <HAL_TIMEx_OCN_Stop+0xb0>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	2b08      	cmp	r3, #8
 8004950:	d104      	bne.n	800495c <HAL_TIMEx_OCN_Stop+0xa8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800495a:	e003      	b.n	8004964 <HAL_TIMEx_OCN_Stop+0xb0>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004984:	2302      	movs	r3, #2
 8004986:	e05a      	b.n	8004a3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a21      	ldr	r2, [pc, #132]	; (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d022      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d4:	d01d      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a1d      	ldr	r2, [pc, #116]	; (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d018      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a1b      	ldr	r2, [pc, #108]	; (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d013      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a1a      	ldr	r2, [pc, #104]	; (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d00e      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a18      	ldr	r2, [pc, #96]	; (8004a5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d009      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a17      	ldr	r2, [pc, #92]	; (8004a60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d004      	beq.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a15      	ldr	r2, [pc, #84]	; (8004a64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d10c      	bne.n	8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3714      	adds	r7, #20
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40010000 	.word	0x40010000
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800
 8004a58:	40000c00 	.word	0x40000c00
 8004a5c:	40010400 	.word	0x40010400
 8004a60:	40014000 	.word	0x40014000
 8004a64:	40001800 	.word	0x40001800

08004a68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e03d      	b.n	8004b00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f003 031f 	and.w	r3, r3, #31
 8004b32:	2204      	movs	r2, #4
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a1a      	ldr	r2, [r3, #32]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	43db      	mvns	r3, r3
 8004b42:	401a      	ands	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a1a      	ldr	r2, [r3, #32]
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f003 031f 	and.w	r3, r3, #31
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	fa01 f303 	lsl.w	r3, r1, r3
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d101      	bne.n	8004b7c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e03f      	b.n	8004bfc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d106      	bne.n	8004b96 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f7fd f933 	bl	8001dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2224      	movs	r2, #36	; 0x24
 8004b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68da      	ldr	r2, [r3, #12]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bac:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fdd4 	bl	800575c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691a      	ldr	r2, [r3, #16]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bc2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	695a      	ldr	r2, [r3, #20]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bd2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68da      	ldr	r2, [r3, #12]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004be2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08a      	sub	sp, #40	; 0x28
 8004c08:	af02      	add	r7, sp, #8
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	4613      	mov	r3, r2
 8004c12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d17c      	bne.n	8004d1e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d002      	beq.n	8004c30 <HAL_UART_Transmit+0x2c>
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e075      	b.n	8004d20 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_UART_Transmit+0x3e>
 8004c3e:	2302      	movs	r3, #2
 8004c40:	e06e      	b.n	8004d20 <HAL_UART_Transmit+0x11c>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2221      	movs	r2, #33	; 0x21
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c58:	f7fd fa3a 	bl	80020d0 <HAL_GetTick>
 8004c5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	88fa      	ldrh	r2, [r7, #6]
 8004c62:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	88fa      	ldrh	r2, [r7, #6]
 8004c68:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c72:	d108      	bne.n	8004c86 <HAL_UART_Transmit+0x82>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d104      	bne.n	8004c86 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	61bb      	str	r3, [r7, #24]
 8004c84:	e003      	b.n	8004c8e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004c96:	e02a      	b.n	8004cee <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2180      	movs	r1, #128	; 0x80
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f000 fb14 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d001      	beq.n	8004cb2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e036      	b.n	8004d20 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10b      	bne.n	8004cd0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	881b      	ldrh	r3, [r3, #0]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cc6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	3302      	adds	r3, #2
 8004ccc:	61bb      	str	r3, [r7, #24]
 8004cce:	e007      	b.n	8004ce0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	781a      	ldrb	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1cf      	bne.n	8004c98 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2140      	movs	r1, #64	; 0x40
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fae4 	bl	80052d0 <UART_WaitOnFlagUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e006      	b.n	8004d20 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e000      	b.n	8004d20 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d1e:	2302      	movs	r3, #2
  }
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3720      	adds	r7, #32
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	4613      	mov	r3, r2
 8004d34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b20      	cmp	r3, #32
 8004d40:	d11d      	bne.n	8004d7e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <HAL_UART_Receive_IT+0x26>
 8004d48:	88fb      	ldrh	r3, [r7, #6]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e016      	b.n	8004d80 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_UART_Receive_IT+0x38>
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e00f      	b.n	8004d80 <HAL_UART_Receive_IT+0x58>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d6e:	88fb      	ldrh	r3, [r7, #6]
 8004d70:	461a      	mov	r2, r3
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	68f8      	ldr	r0, [r7, #12]
 8004d76:	f000 fb19 	bl	80053ac <UART_Start_Receive_IT>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	e000      	b.n	8004d80 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004d7e:	2302      	movs	r3, #2
  }
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b0ba      	sub	sp, #232	; 0xe8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dbe:	f003 030f 	and.w	r3, r3, #15
 8004dc2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004dc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10f      	bne.n	8004dee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dd2:	f003 0320 	and.w	r3, r3, #32
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d009      	beq.n	8004dee <HAL_UART_IRQHandler+0x66>
 8004dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dde:	f003 0320 	and.w	r3, r3, #32
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fbfd 	bl	80055e6 <UART_Receive_IT>
      return;
 8004dec:	e256      	b.n	800529c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004dee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 80de 	beq.w	8004fb4 <HAL_UART_IRQHandler+0x22c>
 8004df8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d106      	bne.n	8004e12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e08:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 80d1 	beq.w	8004fb4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00b      	beq.n	8004e36 <HAL_UART_IRQHandler+0xae>
 8004e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d005      	beq.n	8004e36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	f043 0201 	orr.w	r2, r3, #1
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e3a:	f003 0304 	and.w	r3, r3, #4
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00b      	beq.n	8004e5a <HAL_UART_IRQHandler+0xd2>
 8004e42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d005      	beq.n	8004e5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e52:	f043 0202 	orr.w	r2, r3, #2
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00b      	beq.n	8004e7e <HAL_UART_IRQHandler+0xf6>
 8004e66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	f043 0204 	orr.w	r2, r3, #4
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d011      	beq.n	8004eae <HAL_UART_IRQHandler+0x126>
 8004e8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d105      	bne.n	8004ea2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d005      	beq.n	8004eae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	f043 0208 	orr.w	r2, r3, #8
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 81ed 	beq.w	8005292 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ebc:	f003 0320 	and.w	r3, r3, #32
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d008      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x14e>
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 fb88 	bl	80055e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2301      	moveq	r3, #1
 8004ee6:	2300      	movne	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	f003 0308 	and.w	r3, r3, #8
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d103      	bne.n	8004f02 <HAL_UART_IRQHandler+0x17a>
 8004efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d04f      	beq.n	8004fa2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 fa90 	bl	8005428 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f12:	2b40      	cmp	r3, #64	; 0x40
 8004f14:	d141      	bne.n	8004f9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3314      	adds	r3, #20
 8004f1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3314      	adds	r3, #20
 8004f3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004f42:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f52:	e841 2300 	strex	r3, r2, [r1]
 8004f56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1d9      	bne.n	8004f16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d013      	beq.n	8004f92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6e:	4a7d      	ldr	r2, [pc, #500]	; (8005164 <HAL_UART_IRQHandler+0x3dc>)
 8004f70:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fd fa5b 	bl	8002432 <HAL_DMA_Abort_IT>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d016      	beq.n	8004fb0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f90:	e00e      	b.n	8004fb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f7fc fcd8 	bl	8001948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f98:	e00a      	b.n	8004fb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7fc fcd4 	bl	8001948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa0:	e006      	b.n	8004fb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7fc fcd0 	bl	8001948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004fae:	e170      	b.n	8005292 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb0:	bf00      	nop
    return;
 8004fb2:	e16e      	b.n	8005292 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	f040 814a 	bne.w	8005252 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fc2:	f003 0310 	and.w	r3, r3, #16
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 8143 	beq.w	8005252 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fd0:	f003 0310 	and.w	r3, r3, #16
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 813c 	beq.w	8005252 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60bb      	str	r3, [r7, #8]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	60bb      	str	r3, [r7, #8]
 8004fee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	f040 80b4 	bne.w	8005168 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800500c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 8140 	beq.w	8005296 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800501a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800501e:	429a      	cmp	r2, r3
 8005020:	f080 8139 	bcs.w	8005296 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800502a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005036:	f000 8088 	beq.w	800514a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	330c      	adds	r3, #12
 8005040:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005044:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005048:	e853 3f00 	ldrex	r3, [r3]
 800504c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005050:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005058:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	330c      	adds	r3, #12
 8005062:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005066:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800506a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005072:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005076:	e841 2300 	strex	r3, r2, [r1]
 800507a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800507e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1d9      	bne.n	800503a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	3314      	adds	r3, #20
 800508c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005090:	e853 3f00 	ldrex	r3, [r3]
 8005094:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005096:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005098:	f023 0301 	bic.w	r3, r3, #1
 800509c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	3314      	adds	r3, #20
 80050a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80050aa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80050ae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80050b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80050b6:	e841 2300 	strex	r3, r2, [r1]
 80050ba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80050bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1e1      	bne.n	8005086 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3314      	adds	r3, #20
 80050c8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80050d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3314      	adds	r3, #20
 80050e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80050e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80050ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050ee:	e841 2300 	strex	r3, r2, [r1]
 80050f2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80050f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1e3      	bne.n	80050c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	330c      	adds	r3, #12
 800510e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005118:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800511a:	f023 0310 	bic.w	r3, r3, #16
 800511e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	330c      	adds	r3, #12
 8005128:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800512c:	65ba      	str	r2, [r7, #88]	; 0x58
 800512e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005132:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005134:	e841 2300 	strex	r3, r2, [r1]
 8005138:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800513a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e3      	bne.n	8005108 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005144:	4618      	mov	r0, r3
 8005146:	f7fd f904 	bl	8002352 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005152:	b29b      	uxth	r3, r3
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	b29b      	uxth	r3, r3
 8005158:	4619      	mov	r1, r3
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 f8ac 	bl	80052b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005160:	e099      	b.n	8005296 <HAL_UART_IRQHandler+0x50e>
 8005162:	bf00      	nop
 8005164:	080054ef 	.word	0x080054ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005170:	b29b      	uxth	r3, r3
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 808b 	beq.w	800529a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005184:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 8086 	beq.w	800529a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	330c      	adds	r3, #12
 8005194:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005198:	e853 3f00 	ldrex	r3, [r3]
 800519c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800519e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	330c      	adds	r3, #12
 80051ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80051b2:	647a      	str	r2, [r7, #68]	; 0x44
 80051b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80051b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051ba:	e841 2300 	strex	r3, r2, [r1]
 80051be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80051c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e3      	bne.n	800518e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	3314      	adds	r3, #20
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	e853 3f00 	ldrex	r3, [r3]
 80051d4:	623b      	str	r3, [r7, #32]
   return(result);
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	f023 0301 	bic.w	r3, r3, #1
 80051dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	3314      	adds	r3, #20
 80051e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80051ea:	633a      	str	r2, [r7, #48]	; 0x30
 80051ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051f2:	e841 2300 	strex	r3, r2, [r1]
 80051f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1e3      	bne.n	80051c6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2220      	movs	r2, #32
 8005202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	330c      	adds	r3, #12
 8005212:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	e853 3f00 	ldrex	r3, [r3]
 800521a:	60fb      	str	r3, [r7, #12]
   return(result);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0310 	bic.w	r3, r3, #16
 8005222:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	330c      	adds	r3, #12
 800522c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005230:	61fa      	str	r2, [r7, #28]
 8005232:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005234:	69b9      	ldr	r1, [r7, #24]
 8005236:	69fa      	ldr	r2, [r7, #28]
 8005238:	e841 2300 	strex	r3, r2, [r1]
 800523c:	617b      	str	r3, [r7, #20]
   return(result);
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1e3      	bne.n	800520c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005244:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005248:	4619      	mov	r1, r3
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f834 	bl	80052b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005250:	e023      	b.n	800529a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525a:	2b00      	cmp	r3, #0
 800525c:	d009      	beq.n	8005272 <HAL_UART_IRQHandler+0x4ea>
 800525e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f953 	bl	8005516 <UART_Transmit_IT>
    return;
 8005270:	e014      	b.n	800529c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00e      	beq.n	800529c <HAL_UART_IRQHandler+0x514>
 800527e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005286:	2b00      	cmp	r3, #0
 8005288:	d008      	beq.n	800529c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f993 	bl	80055b6 <UART_EndTransmit_IT>
    return;
 8005290:	e004      	b.n	800529c <HAL_UART_IRQHandler+0x514>
    return;
 8005292:	bf00      	nop
 8005294:	e002      	b.n	800529c <HAL_UART_IRQHandler+0x514>
      return;
 8005296:	bf00      	nop
 8005298:	e000      	b.n	800529c <HAL_UART_IRQHandler+0x514>
      return;
 800529a:	bf00      	nop
  }
}
 800529c:	37e8      	adds	r7, #232	; 0xe8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop

080052a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	460b      	mov	r3, r1
 80052c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b090      	sub	sp, #64	; 0x40
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	4613      	mov	r3, r2
 80052de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052e0:	e050      	b.n	8005384 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e8:	d04c      	beq.n	8005384 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80052ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d007      	beq.n	8005300 <UART_WaitOnFlagUntilTimeout+0x30>
 80052f0:	f7fc feee 	bl	80020d0 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d241      	bcs.n	8005384 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	330c      	adds	r3, #12
 8005306:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530a:	e853 3f00 	ldrex	r3, [r3]
 800530e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005312:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005316:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	330c      	adds	r3, #12
 800531e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005320:	637a      	str	r2, [r7, #52]	; 0x34
 8005322:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005326:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005328:	e841 2300 	strex	r3, r2, [r1]
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800532e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1e5      	bne.n	8005300 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	3314      	adds	r3, #20
 800533a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	e853 3f00 	ldrex	r3, [r3]
 8005342:	613b      	str	r3, [r7, #16]
   return(result);
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	f023 0301 	bic.w	r3, r3, #1
 800534a:	63bb      	str	r3, [r7, #56]	; 0x38
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3314      	adds	r3, #20
 8005352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005354:	623a      	str	r2, [r7, #32]
 8005356:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005358:	69f9      	ldr	r1, [r7, #28]
 800535a:	6a3a      	ldr	r2, [r7, #32]
 800535c:	e841 2300 	strex	r3, r2, [r1]
 8005360:	61bb      	str	r3, [r7, #24]
   return(result);
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d1e5      	bne.n	8005334 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e00f      	b.n	80053a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	4013      	ands	r3, r2
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	429a      	cmp	r2, r3
 8005392:	bf0c      	ite	eq
 8005394:	2301      	moveq	r3, #1
 8005396:	2300      	movne	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	461a      	mov	r2, r3
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d09f      	beq.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3740      	adds	r7, #64	; 0x40
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	4613      	mov	r3, r2
 80053b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	88fa      	ldrh	r2, [r7, #6]
 80053c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	88fa      	ldrh	r2, [r7, #6]
 80053ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2222      	movs	r2, #34	; 0x22
 80053d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d007      	beq.n	80053fa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68da      	ldr	r2, [r3, #12]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	695a      	ldr	r2, [r3, #20]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0201 	orr.w	r2, r2, #1
 8005408:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	68da      	ldr	r2, [r3, #12]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0220 	orr.w	r2, r2, #32
 8005418:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3714      	adds	r7, #20
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005428:	b480      	push	{r7}
 800542a:	b095      	sub	sp, #84	; 0x54
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	330c      	adds	r3, #12
 8005436:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005442:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005446:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	330c      	adds	r3, #12
 800544e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005450:	643a      	str	r2, [r7, #64]	; 0x40
 8005452:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005456:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800545e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3314      	adds	r3, #20
 800546a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	e853 3f00 	ldrex	r3, [r3]
 8005472:	61fb      	str	r3, [r7, #28]
   return(result);
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	f023 0301 	bic.w	r3, r3, #1
 800547a:	64bb      	str	r3, [r7, #72]	; 0x48
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3314      	adds	r3, #20
 8005482:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005484:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005486:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005488:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800548a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800548c:	e841 2300 	strex	r3, r2, [r1]
 8005490:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1e5      	bne.n	8005464 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549c:	2b01      	cmp	r3, #1
 800549e:	d119      	bne.n	80054d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	330c      	adds	r3, #12
 80054a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	e853 3f00 	ldrex	r3, [r3]
 80054ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f023 0310 	bic.w	r3, r3, #16
 80054b6:	647b      	str	r3, [r7, #68]	; 0x44
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	330c      	adds	r3, #12
 80054be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054c0:	61ba      	str	r2, [r7, #24]
 80054c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c4:	6979      	ldr	r1, [r7, #20]
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	e841 2300 	strex	r3, r2, [r1]
 80054cc:	613b      	str	r3, [r7, #16]
   return(result);
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e5      	bne.n	80054a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054e2:	bf00      	nop
 80054e4:	3754      	adds	r7, #84	; 0x54
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7fc fa1d 	bl	8001948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800550e:	bf00      	nop
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005516:	b480      	push	{r7}
 8005518:	b085      	sub	sp, #20
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b21      	cmp	r3, #33	; 0x21
 8005528:	d13e      	bne.n	80055a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005532:	d114      	bne.n	800555e <UART_Transmit_IT+0x48>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d110      	bne.n	800555e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	881b      	ldrh	r3, [r3, #0]
 8005546:	461a      	mov	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005550:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	1c9a      	adds	r2, r3, #2
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]
 800555c:	e008      	b.n	8005570 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	1c59      	adds	r1, r3, #1
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6211      	str	r1, [r2, #32]
 8005568:	781a      	ldrb	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005574:	b29b      	uxth	r3, r3
 8005576:	3b01      	subs	r3, #1
 8005578:	b29b      	uxth	r3, r3
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	4619      	mov	r1, r3
 800557e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10f      	bne.n	80055a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68da      	ldr	r2, [r3, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005592:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055a4:	2300      	movs	r3, #0
 80055a6:	e000      	b.n	80055aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055a8:	2302      	movs	r3, #2
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3714      	adds	r7, #20
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68da      	ldr	r2, [r3, #12]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff fe64 	bl	80052a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b08c      	sub	sp, #48	; 0x30
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b22      	cmp	r3, #34	; 0x22
 80055f8:	f040 80ab 	bne.w	8005752 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005604:	d117      	bne.n	8005636 <UART_Receive_IT+0x50>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d113      	bne.n	8005636 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800560e:	2300      	movs	r3, #0
 8005610:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	b29b      	uxth	r3, r3
 8005620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005624:	b29a      	uxth	r2, r3
 8005626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005628:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562e:	1c9a      	adds	r2, r3, #2
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	629a      	str	r2, [r3, #40]	; 0x28
 8005634:	e026      	b.n	8005684 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800563a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800563c:	2300      	movs	r3, #0
 800563e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005648:	d007      	beq.n	800565a <UART_Receive_IT+0x74>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10a      	bne.n	8005668 <UART_Receive_IT+0x82>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d106      	bne.n	8005668 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	b2da      	uxtb	r2, r3
 8005662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005664:	701a      	strb	r2, [r3, #0]
 8005666:	e008      	b.n	800567a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	b2db      	uxtb	r3, r3
 8005670:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005674:	b2da      	uxtb	r2, r3
 8005676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005678:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567e:	1c5a      	adds	r2, r3, #1
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005688:	b29b      	uxth	r3, r3
 800568a:	3b01      	subs	r3, #1
 800568c:	b29b      	uxth	r3, r3
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	4619      	mov	r1, r3
 8005692:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005694:	2b00      	cmp	r3, #0
 8005696:	d15a      	bne.n	800574e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 0220 	bic.w	r2, r2, #32
 80056a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695a      	ldr	r2, [r3, #20]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0201 	bic.w	r2, r2, #1
 80056c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d135      	bne.n	8005744 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	330c      	adds	r3, #12
 80056e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	e853 3f00 	ldrex	r3, [r3]
 80056ec:	613b      	str	r3, [r7, #16]
   return(result);
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	f023 0310 	bic.w	r3, r3, #16
 80056f4:	627b      	str	r3, [r7, #36]	; 0x24
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	330c      	adds	r3, #12
 80056fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fe:	623a      	str	r2, [r7, #32]
 8005700:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005702:	69f9      	ldr	r1, [r7, #28]
 8005704:	6a3a      	ldr	r2, [r7, #32]
 8005706:	e841 2300 	strex	r3, r2, [r1]
 800570a:	61bb      	str	r3, [r7, #24]
   return(result);
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1e5      	bne.n	80056de <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0310 	and.w	r3, r3, #16
 800571c:	2b10      	cmp	r3, #16
 800571e:	d10a      	bne.n	8005736 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005720:	2300      	movs	r3, #0
 8005722:	60fb      	str	r3, [r7, #12]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f7ff fdbb 	bl	80052b8 <HAL_UARTEx_RxEventCallback>
 8005742:	e002      	b.n	800574a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f7fc f909 	bl	800195c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	e002      	b.n	8005754 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800574e:	2300      	movs	r3, #0
 8005750:	e000      	b.n	8005754 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005752:	2302      	movs	r3, #2
  }
}
 8005754:	4618      	mov	r0, r3
 8005756:	3730      	adds	r7, #48	; 0x30
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800575c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005760:	b0c0      	sub	sp, #256	; 0x100
 8005762:	af00      	add	r7, sp, #0
 8005764:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005778:	68d9      	ldr	r1, [r3, #12]
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	ea40 0301 	orr.w	r3, r0, r1
 8005784:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	431a      	orrs	r2, r3
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005798:	695b      	ldr	r3, [r3, #20]
 800579a:	431a      	orrs	r2, r3
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80057b4:	f021 010c 	bic.w	r1, r1, #12
 80057b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057c2:	430b      	orrs	r3, r1
 80057c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057d6:	6999      	ldr	r1, [r3, #24]
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	ea40 0301 	orr.w	r3, r0, r1
 80057e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b8f      	ldr	r3, [pc, #572]	; (8005a28 <UART_SetConfig+0x2cc>)
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d005      	beq.n	80057fc <UART_SetConfig+0xa0>
 80057f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	4b8d      	ldr	r3, [pc, #564]	; (8005a2c <UART_SetConfig+0x2d0>)
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d104      	bne.n	8005806 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057fc:	f7fd fe5a 	bl	80034b4 <HAL_RCC_GetPCLK2Freq>
 8005800:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005804:	e003      	b.n	800580e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005806:	f7fd fe41 	bl	800348c <HAL_RCC_GetPCLK1Freq>
 800580a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800580e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005818:	f040 810c 	bne.w	8005a34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800581c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005820:	2200      	movs	r2, #0
 8005822:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005826:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800582a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800582e:	4622      	mov	r2, r4
 8005830:	462b      	mov	r3, r5
 8005832:	1891      	adds	r1, r2, r2
 8005834:	65b9      	str	r1, [r7, #88]	; 0x58
 8005836:	415b      	adcs	r3, r3
 8005838:	65fb      	str	r3, [r7, #92]	; 0x5c
 800583a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800583e:	4621      	mov	r1, r4
 8005840:	eb12 0801 	adds.w	r8, r2, r1
 8005844:	4629      	mov	r1, r5
 8005846:	eb43 0901 	adc.w	r9, r3, r1
 800584a:	f04f 0200 	mov.w	r2, #0
 800584e:	f04f 0300 	mov.w	r3, #0
 8005852:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005856:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800585a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800585e:	4690      	mov	r8, r2
 8005860:	4699      	mov	r9, r3
 8005862:	4623      	mov	r3, r4
 8005864:	eb18 0303 	adds.w	r3, r8, r3
 8005868:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800586c:	462b      	mov	r3, r5
 800586e:	eb49 0303 	adc.w	r3, r9, r3
 8005872:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005882:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005886:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800588a:	460b      	mov	r3, r1
 800588c:	18db      	adds	r3, r3, r3
 800588e:	653b      	str	r3, [r7, #80]	; 0x50
 8005890:	4613      	mov	r3, r2
 8005892:	eb42 0303 	adc.w	r3, r2, r3
 8005896:	657b      	str	r3, [r7, #84]	; 0x54
 8005898:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800589c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80058a0:	f7fa fce6 	bl	8000270 <__aeabi_uldivmod>
 80058a4:	4602      	mov	r2, r0
 80058a6:	460b      	mov	r3, r1
 80058a8:	4b61      	ldr	r3, [pc, #388]	; (8005a30 <UART_SetConfig+0x2d4>)
 80058aa:	fba3 2302 	umull	r2, r3, r3, r2
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	011c      	lsls	r4, r3, #4
 80058b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80058c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80058c4:	4642      	mov	r2, r8
 80058c6:	464b      	mov	r3, r9
 80058c8:	1891      	adds	r1, r2, r2
 80058ca:	64b9      	str	r1, [r7, #72]	; 0x48
 80058cc:	415b      	adcs	r3, r3
 80058ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80058d4:	4641      	mov	r1, r8
 80058d6:	eb12 0a01 	adds.w	sl, r2, r1
 80058da:	4649      	mov	r1, r9
 80058dc:	eb43 0b01 	adc.w	fp, r3, r1
 80058e0:	f04f 0200 	mov.w	r2, #0
 80058e4:	f04f 0300 	mov.w	r3, #0
 80058e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058f4:	4692      	mov	sl, r2
 80058f6:	469b      	mov	fp, r3
 80058f8:	4643      	mov	r3, r8
 80058fa:	eb1a 0303 	adds.w	r3, sl, r3
 80058fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005902:	464b      	mov	r3, r9
 8005904:	eb4b 0303 	adc.w	r3, fp, r3
 8005908:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800590c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005918:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800591c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005920:	460b      	mov	r3, r1
 8005922:	18db      	adds	r3, r3, r3
 8005924:	643b      	str	r3, [r7, #64]	; 0x40
 8005926:	4613      	mov	r3, r2
 8005928:	eb42 0303 	adc.w	r3, r2, r3
 800592c:	647b      	str	r3, [r7, #68]	; 0x44
 800592e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005932:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005936:	f7fa fc9b 	bl	8000270 <__aeabi_uldivmod>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	4611      	mov	r1, r2
 8005940:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <UART_SetConfig+0x2d4>)
 8005942:	fba3 2301 	umull	r2, r3, r3, r1
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	2264      	movs	r2, #100	; 0x64
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	1acb      	subs	r3, r1, r3
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005956:	4b36      	ldr	r3, [pc, #216]	; (8005a30 <UART_SetConfig+0x2d4>)
 8005958:	fba3 2302 	umull	r2, r3, r3, r2
 800595c:	095b      	lsrs	r3, r3, #5
 800595e:	005b      	lsls	r3, r3, #1
 8005960:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005964:	441c      	add	r4, r3
 8005966:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800596a:	2200      	movs	r2, #0
 800596c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005970:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005974:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005978:	4642      	mov	r2, r8
 800597a:	464b      	mov	r3, r9
 800597c:	1891      	adds	r1, r2, r2
 800597e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005980:	415b      	adcs	r3, r3
 8005982:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005984:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005988:	4641      	mov	r1, r8
 800598a:	1851      	adds	r1, r2, r1
 800598c:	6339      	str	r1, [r7, #48]	; 0x30
 800598e:	4649      	mov	r1, r9
 8005990:	414b      	adcs	r3, r1
 8005992:	637b      	str	r3, [r7, #52]	; 0x34
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	f04f 0300 	mov.w	r3, #0
 800599c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80059a0:	4659      	mov	r1, fp
 80059a2:	00cb      	lsls	r3, r1, #3
 80059a4:	4651      	mov	r1, sl
 80059a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059aa:	4651      	mov	r1, sl
 80059ac:	00ca      	lsls	r2, r1, #3
 80059ae:	4610      	mov	r0, r2
 80059b0:	4619      	mov	r1, r3
 80059b2:	4603      	mov	r3, r0
 80059b4:	4642      	mov	r2, r8
 80059b6:	189b      	adds	r3, r3, r2
 80059b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059bc:	464b      	mov	r3, r9
 80059be:	460a      	mov	r2, r1
 80059c0:	eb42 0303 	adc.w	r3, r2, r3
 80059c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80059d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80059d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80059dc:	460b      	mov	r3, r1
 80059de:	18db      	adds	r3, r3, r3
 80059e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80059e2:	4613      	mov	r3, r2
 80059e4:	eb42 0303 	adc.w	r3, r2, r3
 80059e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059f2:	f7fa fc3d 	bl	8000270 <__aeabi_uldivmod>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4b0d      	ldr	r3, [pc, #52]	; (8005a30 <UART_SetConfig+0x2d4>)
 80059fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005a00:	095b      	lsrs	r3, r3, #5
 8005a02:	2164      	movs	r1, #100	; 0x64
 8005a04:	fb01 f303 	mul.w	r3, r1, r3
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	3332      	adds	r3, #50	; 0x32
 8005a0e:	4a08      	ldr	r2, [pc, #32]	; (8005a30 <UART_SetConfig+0x2d4>)
 8005a10:	fba2 2303 	umull	r2, r3, r2, r3
 8005a14:	095b      	lsrs	r3, r3, #5
 8005a16:	f003 0207 	and.w	r2, r3, #7
 8005a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4422      	add	r2, r4
 8005a22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a24:	e105      	b.n	8005c32 <UART_SetConfig+0x4d6>
 8005a26:	bf00      	nop
 8005a28:	40011000 	.word	0x40011000
 8005a2c:	40011400 	.word	0x40011400
 8005a30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a3e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005a42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005a46:	4642      	mov	r2, r8
 8005a48:	464b      	mov	r3, r9
 8005a4a:	1891      	adds	r1, r2, r2
 8005a4c:	6239      	str	r1, [r7, #32]
 8005a4e:	415b      	adcs	r3, r3
 8005a50:	627b      	str	r3, [r7, #36]	; 0x24
 8005a52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a56:	4641      	mov	r1, r8
 8005a58:	1854      	adds	r4, r2, r1
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	eb43 0501 	adc.w	r5, r3, r1
 8005a60:	f04f 0200 	mov.w	r2, #0
 8005a64:	f04f 0300 	mov.w	r3, #0
 8005a68:	00eb      	lsls	r3, r5, #3
 8005a6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a6e:	00e2      	lsls	r2, r4, #3
 8005a70:	4614      	mov	r4, r2
 8005a72:	461d      	mov	r5, r3
 8005a74:	4643      	mov	r3, r8
 8005a76:	18e3      	adds	r3, r4, r3
 8005a78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a7c:	464b      	mov	r3, r9
 8005a7e:	eb45 0303 	adc.w	r3, r5, r3
 8005a82:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a92:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a96:	f04f 0200 	mov.w	r2, #0
 8005a9a:	f04f 0300 	mov.w	r3, #0
 8005a9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005aa2:	4629      	mov	r1, r5
 8005aa4:	008b      	lsls	r3, r1, #2
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aac:	4621      	mov	r1, r4
 8005aae:	008a      	lsls	r2, r1, #2
 8005ab0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005ab4:	f7fa fbdc 	bl	8000270 <__aeabi_uldivmod>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4b60      	ldr	r3, [pc, #384]	; (8005c40 <UART_SetConfig+0x4e4>)
 8005abe:	fba3 2302 	umull	r2, r3, r3, r2
 8005ac2:	095b      	lsrs	r3, r3, #5
 8005ac4:	011c      	lsls	r4, r3, #4
 8005ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aca:	2200      	movs	r2, #0
 8005acc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ad0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ad4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ad8:	4642      	mov	r2, r8
 8005ada:	464b      	mov	r3, r9
 8005adc:	1891      	adds	r1, r2, r2
 8005ade:	61b9      	str	r1, [r7, #24]
 8005ae0:	415b      	adcs	r3, r3
 8005ae2:	61fb      	str	r3, [r7, #28]
 8005ae4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ae8:	4641      	mov	r1, r8
 8005aea:	1851      	adds	r1, r2, r1
 8005aec:	6139      	str	r1, [r7, #16]
 8005aee:	4649      	mov	r1, r9
 8005af0:	414b      	adcs	r3, r1
 8005af2:	617b      	str	r3, [r7, #20]
 8005af4:	f04f 0200 	mov.w	r2, #0
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b00:	4659      	mov	r1, fp
 8005b02:	00cb      	lsls	r3, r1, #3
 8005b04:	4651      	mov	r1, sl
 8005b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b0a:	4651      	mov	r1, sl
 8005b0c:	00ca      	lsls	r2, r1, #3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	4619      	mov	r1, r3
 8005b12:	4603      	mov	r3, r0
 8005b14:	4642      	mov	r2, r8
 8005b16:	189b      	adds	r3, r3, r2
 8005b18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005b1c:	464b      	mov	r3, r9
 8005b1e:	460a      	mov	r2, r1
 8005b20:	eb42 0303 	adc.w	r3, r2, r3
 8005b24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b32:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b40:	4649      	mov	r1, r9
 8005b42:	008b      	lsls	r3, r1, #2
 8005b44:	4641      	mov	r1, r8
 8005b46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b4a:	4641      	mov	r1, r8
 8005b4c:	008a      	lsls	r2, r1, #2
 8005b4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b52:	f7fa fb8d 	bl	8000270 <__aeabi_uldivmod>
 8005b56:	4602      	mov	r2, r0
 8005b58:	460b      	mov	r3, r1
 8005b5a:	4b39      	ldr	r3, [pc, #228]	; (8005c40 <UART_SetConfig+0x4e4>)
 8005b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b60:	095b      	lsrs	r3, r3, #5
 8005b62:	2164      	movs	r1, #100	; 0x64
 8005b64:	fb01 f303 	mul.w	r3, r1, r3
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	3332      	adds	r3, #50	; 0x32
 8005b6e:	4a34      	ldr	r2, [pc, #208]	; (8005c40 <UART_SetConfig+0x4e4>)
 8005b70:	fba2 2303 	umull	r2, r3, r2, r3
 8005b74:	095b      	lsrs	r3, r3, #5
 8005b76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b7a:	441c      	add	r4, r3
 8005b7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b80:	2200      	movs	r2, #0
 8005b82:	673b      	str	r3, [r7, #112]	; 0x70
 8005b84:	677a      	str	r2, [r7, #116]	; 0x74
 8005b86:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b8a:	4642      	mov	r2, r8
 8005b8c:	464b      	mov	r3, r9
 8005b8e:	1891      	adds	r1, r2, r2
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	415b      	adcs	r3, r3
 8005b94:	60fb      	str	r3, [r7, #12]
 8005b96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b9a:	4641      	mov	r1, r8
 8005b9c:	1851      	adds	r1, r2, r1
 8005b9e:	6039      	str	r1, [r7, #0]
 8005ba0:	4649      	mov	r1, r9
 8005ba2:	414b      	adcs	r3, r1
 8005ba4:	607b      	str	r3, [r7, #4]
 8005ba6:	f04f 0200 	mov.w	r2, #0
 8005baa:	f04f 0300 	mov.w	r3, #0
 8005bae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bb2:	4659      	mov	r1, fp
 8005bb4:	00cb      	lsls	r3, r1, #3
 8005bb6:	4651      	mov	r1, sl
 8005bb8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bbc:	4651      	mov	r1, sl
 8005bbe:	00ca      	lsls	r2, r1, #3
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	4642      	mov	r2, r8
 8005bc8:	189b      	adds	r3, r3, r2
 8005bca:	66bb      	str	r3, [r7, #104]	; 0x68
 8005bcc:	464b      	mov	r3, r9
 8005bce:	460a      	mov	r2, r1
 8005bd0:	eb42 0303 	adc.w	r3, r2, r3
 8005bd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	663b      	str	r3, [r7, #96]	; 0x60
 8005be0:	667a      	str	r2, [r7, #100]	; 0x64
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005bee:	4649      	mov	r1, r9
 8005bf0:	008b      	lsls	r3, r1, #2
 8005bf2:	4641      	mov	r1, r8
 8005bf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bf8:	4641      	mov	r1, r8
 8005bfa:	008a      	lsls	r2, r1, #2
 8005bfc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005c00:	f7fa fb36 	bl	8000270 <__aeabi_uldivmod>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4b0d      	ldr	r3, [pc, #52]	; (8005c40 <UART_SetConfig+0x4e4>)
 8005c0a:	fba3 1302 	umull	r1, r3, r3, r2
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	2164      	movs	r1, #100	; 0x64
 8005c12:	fb01 f303 	mul.w	r3, r1, r3
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	3332      	adds	r3, #50	; 0x32
 8005c1c:	4a08      	ldr	r2, [pc, #32]	; (8005c40 <UART_SetConfig+0x4e4>)
 8005c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	f003 020f 	and.w	r2, r3, #15
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4422      	add	r2, r4
 8005c30:	609a      	str	r2, [r3, #8]
}
 8005c32:	bf00      	nop
 8005c34:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c3e:	bf00      	nop
 8005c40:	51eb851f 	.word	0x51eb851f

08005c44 <__errno>:
 8005c44:	4b01      	ldr	r3, [pc, #4]	; (8005c4c <__errno+0x8>)
 8005c46:	6818      	ldr	r0, [r3, #0]
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	2000006c 	.word	0x2000006c

08005c50 <__libc_init_array>:
 8005c50:	b570      	push	{r4, r5, r6, lr}
 8005c52:	4d0d      	ldr	r5, [pc, #52]	; (8005c88 <__libc_init_array+0x38>)
 8005c54:	4c0d      	ldr	r4, [pc, #52]	; (8005c8c <__libc_init_array+0x3c>)
 8005c56:	1b64      	subs	r4, r4, r5
 8005c58:	10a4      	asrs	r4, r4, #2
 8005c5a:	2600      	movs	r6, #0
 8005c5c:	42a6      	cmp	r6, r4
 8005c5e:	d109      	bne.n	8005c74 <__libc_init_array+0x24>
 8005c60:	4d0b      	ldr	r5, [pc, #44]	; (8005c90 <__libc_init_array+0x40>)
 8005c62:	4c0c      	ldr	r4, [pc, #48]	; (8005c94 <__libc_init_array+0x44>)
 8005c64:	f000 fc8e 	bl	8006584 <_init>
 8005c68:	1b64      	subs	r4, r4, r5
 8005c6a:	10a4      	asrs	r4, r4, #2
 8005c6c:	2600      	movs	r6, #0
 8005c6e:	42a6      	cmp	r6, r4
 8005c70:	d105      	bne.n	8005c7e <__libc_init_array+0x2e>
 8005c72:	bd70      	pop	{r4, r5, r6, pc}
 8005c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c78:	4798      	blx	r3
 8005c7a:	3601      	adds	r6, #1
 8005c7c:	e7ee      	b.n	8005c5c <__libc_init_array+0xc>
 8005c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c82:	4798      	blx	r3
 8005c84:	3601      	adds	r6, #1
 8005c86:	e7f2      	b.n	8005c6e <__libc_init_array+0x1e>
 8005c88:	08006710 	.word	0x08006710
 8005c8c:	08006710 	.word	0x08006710
 8005c90:	08006710 	.word	0x08006710
 8005c94:	08006714 	.word	0x08006714

08005c98 <memset>:
 8005c98:	4402      	add	r2, r0
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d100      	bne.n	8005ca2 <memset+0xa>
 8005ca0:	4770      	bx	lr
 8005ca2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ca6:	e7f9      	b.n	8005c9c <memset+0x4>

08005ca8 <siprintf>:
 8005ca8:	b40e      	push	{r1, r2, r3}
 8005caa:	b500      	push	{lr}
 8005cac:	b09c      	sub	sp, #112	; 0x70
 8005cae:	ab1d      	add	r3, sp, #116	; 0x74
 8005cb0:	9002      	str	r0, [sp, #8]
 8005cb2:	9006      	str	r0, [sp, #24]
 8005cb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cb8:	4809      	ldr	r0, [pc, #36]	; (8005ce0 <siprintf+0x38>)
 8005cba:	9107      	str	r1, [sp, #28]
 8005cbc:	9104      	str	r1, [sp, #16]
 8005cbe:	4909      	ldr	r1, [pc, #36]	; (8005ce4 <siprintf+0x3c>)
 8005cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cc4:	9105      	str	r1, [sp, #20]
 8005cc6:	6800      	ldr	r0, [r0, #0]
 8005cc8:	9301      	str	r3, [sp, #4]
 8005cca:	a902      	add	r1, sp, #8
 8005ccc:	f000 f868 	bl	8005da0 <_svfiprintf_r>
 8005cd0:	9b02      	ldr	r3, [sp, #8]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	b01c      	add	sp, #112	; 0x70
 8005cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cdc:	b003      	add	sp, #12
 8005cde:	4770      	bx	lr
 8005ce0:	2000006c 	.word	0x2000006c
 8005ce4:	ffff0208 	.word	0xffff0208

08005ce8 <__ssputs_r>:
 8005ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cec:	688e      	ldr	r6, [r1, #8]
 8005cee:	429e      	cmp	r6, r3
 8005cf0:	4682      	mov	sl, r0
 8005cf2:	460c      	mov	r4, r1
 8005cf4:	4690      	mov	r8, r2
 8005cf6:	461f      	mov	r7, r3
 8005cf8:	d838      	bhi.n	8005d6c <__ssputs_r+0x84>
 8005cfa:	898a      	ldrh	r2, [r1, #12]
 8005cfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d00:	d032      	beq.n	8005d68 <__ssputs_r+0x80>
 8005d02:	6825      	ldr	r5, [r4, #0]
 8005d04:	6909      	ldr	r1, [r1, #16]
 8005d06:	eba5 0901 	sub.w	r9, r5, r1
 8005d0a:	6965      	ldr	r5, [r4, #20]
 8005d0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d14:	3301      	adds	r3, #1
 8005d16:	444b      	add	r3, r9
 8005d18:	106d      	asrs	r5, r5, #1
 8005d1a:	429d      	cmp	r5, r3
 8005d1c:	bf38      	it	cc
 8005d1e:	461d      	movcc	r5, r3
 8005d20:	0553      	lsls	r3, r2, #21
 8005d22:	d531      	bpl.n	8005d88 <__ssputs_r+0xa0>
 8005d24:	4629      	mov	r1, r5
 8005d26:	f000 fb63 	bl	80063f0 <_malloc_r>
 8005d2a:	4606      	mov	r6, r0
 8005d2c:	b950      	cbnz	r0, 8005d44 <__ssputs_r+0x5c>
 8005d2e:	230c      	movs	r3, #12
 8005d30:	f8ca 3000 	str.w	r3, [sl]
 8005d34:	89a3      	ldrh	r3, [r4, #12]
 8005d36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d3a:	81a3      	strh	r3, [r4, #12]
 8005d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d44:	6921      	ldr	r1, [r4, #16]
 8005d46:	464a      	mov	r2, r9
 8005d48:	f000 fabe 	bl	80062c8 <memcpy>
 8005d4c:	89a3      	ldrh	r3, [r4, #12]
 8005d4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d56:	81a3      	strh	r3, [r4, #12]
 8005d58:	6126      	str	r6, [r4, #16]
 8005d5a:	6165      	str	r5, [r4, #20]
 8005d5c:	444e      	add	r6, r9
 8005d5e:	eba5 0509 	sub.w	r5, r5, r9
 8005d62:	6026      	str	r6, [r4, #0]
 8005d64:	60a5      	str	r5, [r4, #8]
 8005d66:	463e      	mov	r6, r7
 8005d68:	42be      	cmp	r6, r7
 8005d6a:	d900      	bls.n	8005d6e <__ssputs_r+0x86>
 8005d6c:	463e      	mov	r6, r7
 8005d6e:	6820      	ldr	r0, [r4, #0]
 8005d70:	4632      	mov	r2, r6
 8005d72:	4641      	mov	r1, r8
 8005d74:	f000 fab6 	bl	80062e4 <memmove>
 8005d78:	68a3      	ldr	r3, [r4, #8]
 8005d7a:	1b9b      	subs	r3, r3, r6
 8005d7c:	60a3      	str	r3, [r4, #8]
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	4433      	add	r3, r6
 8005d82:	6023      	str	r3, [r4, #0]
 8005d84:	2000      	movs	r0, #0
 8005d86:	e7db      	b.n	8005d40 <__ssputs_r+0x58>
 8005d88:	462a      	mov	r2, r5
 8005d8a:	f000 fba5 	bl	80064d8 <_realloc_r>
 8005d8e:	4606      	mov	r6, r0
 8005d90:	2800      	cmp	r0, #0
 8005d92:	d1e1      	bne.n	8005d58 <__ssputs_r+0x70>
 8005d94:	6921      	ldr	r1, [r4, #16]
 8005d96:	4650      	mov	r0, sl
 8005d98:	f000 fabe 	bl	8006318 <_free_r>
 8005d9c:	e7c7      	b.n	8005d2e <__ssputs_r+0x46>
	...

08005da0 <_svfiprintf_r>:
 8005da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da4:	4698      	mov	r8, r3
 8005da6:	898b      	ldrh	r3, [r1, #12]
 8005da8:	061b      	lsls	r3, r3, #24
 8005daa:	b09d      	sub	sp, #116	; 0x74
 8005dac:	4607      	mov	r7, r0
 8005dae:	460d      	mov	r5, r1
 8005db0:	4614      	mov	r4, r2
 8005db2:	d50e      	bpl.n	8005dd2 <_svfiprintf_r+0x32>
 8005db4:	690b      	ldr	r3, [r1, #16]
 8005db6:	b963      	cbnz	r3, 8005dd2 <_svfiprintf_r+0x32>
 8005db8:	2140      	movs	r1, #64	; 0x40
 8005dba:	f000 fb19 	bl	80063f0 <_malloc_r>
 8005dbe:	6028      	str	r0, [r5, #0]
 8005dc0:	6128      	str	r0, [r5, #16]
 8005dc2:	b920      	cbnz	r0, 8005dce <_svfiprintf_r+0x2e>
 8005dc4:	230c      	movs	r3, #12
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dcc:	e0d1      	b.n	8005f72 <_svfiprintf_r+0x1d2>
 8005dce:	2340      	movs	r3, #64	; 0x40
 8005dd0:	616b      	str	r3, [r5, #20]
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8005dd6:	2320      	movs	r3, #32
 8005dd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ddc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005de0:	2330      	movs	r3, #48	; 0x30
 8005de2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005f8c <_svfiprintf_r+0x1ec>
 8005de6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005dea:	f04f 0901 	mov.w	r9, #1
 8005dee:	4623      	mov	r3, r4
 8005df0:	469a      	mov	sl, r3
 8005df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005df6:	b10a      	cbz	r2, 8005dfc <_svfiprintf_r+0x5c>
 8005df8:	2a25      	cmp	r2, #37	; 0x25
 8005dfa:	d1f9      	bne.n	8005df0 <_svfiprintf_r+0x50>
 8005dfc:	ebba 0b04 	subs.w	fp, sl, r4
 8005e00:	d00b      	beq.n	8005e1a <_svfiprintf_r+0x7a>
 8005e02:	465b      	mov	r3, fp
 8005e04:	4622      	mov	r2, r4
 8005e06:	4629      	mov	r1, r5
 8005e08:	4638      	mov	r0, r7
 8005e0a:	f7ff ff6d 	bl	8005ce8 <__ssputs_r>
 8005e0e:	3001      	adds	r0, #1
 8005e10:	f000 80aa 	beq.w	8005f68 <_svfiprintf_r+0x1c8>
 8005e14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e16:	445a      	add	r2, fp
 8005e18:	9209      	str	r2, [sp, #36]	; 0x24
 8005e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f000 80a2 	beq.w	8005f68 <_svfiprintf_r+0x1c8>
 8005e24:	2300      	movs	r3, #0
 8005e26:	f04f 32ff 	mov.w	r2, #4294967295
 8005e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e2e:	f10a 0a01 	add.w	sl, sl, #1
 8005e32:	9304      	str	r3, [sp, #16]
 8005e34:	9307      	str	r3, [sp, #28]
 8005e36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e3a:	931a      	str	r3, [sp, #104]	; 0x68
 8005e3c:	4654      	mov	r4, sl
 8005e3e:	2205      	movs	r2, #5
 8005e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e44:	4851      	ldr	r0, [pc, #324]	; (8005f8c <_svfiprintf_r+0x1ec>)
 8005e46:	f7fa f9c3 	bl	80001d0 <memchr>
 8005e4a:	9a04      	ldr	r2, [sp, #16]
 8005e4c:	b9d8      	cbnz	r0, 8005e86 <_svfiprintf_r+0xe6>
 8005e4e:	06d0      	lsls	r0, r2, #27
 8005e50:	bf44      	itt	mi
 8005e52:	2320      	movmi	r3, #32
 8005e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e58:	0711      	lsls	r1, r2, #28
 8005e5a:	bf44      	itt	mi
 8005e5c:	232b      	movmi	r3, #43	; 0x2b
 8005e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e62:	f89a 3000 	ldrb.w	r3, [sl]
 8005e66:	2b2a      	cmp	r3, #42	; 0x2a
 8005e68:	d015      	beq.n	8005e96 <_svfiprintf_r+0xf6>
 8005e6a:	9a07      	ldr	r2, [sp, #28]
 8005e6c:	4654      	mov	r4, sl
 8005e6e:	2000      	movs	r0, #0
 8005e70:	f04f 0c0a 	mov.w	ip, #10
 8005e74:	4621      	mov	r1, r4
 8005e76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e7a:	3b30      	subs	r3, #48	; 0x30
 8005e7c:	2b09      	cmp	r3, #9
 8005e7e:	d94e      	bls.n	8005f1e <_svfiprintf_r+0x17e>
 8005e80:	b1b0      	cbz	r0, 8005eb0 <_svfiprintf_r+0x110>
 8005e82:	9207      	str	r2, [sp, #28]
 8005e84:	e014      	b.n	8005eb0 <_svfiprintf_r+0x110>
 8005e86:	eba0 0308 	sub.w	r3, r0, r8
 8005e8a:	fa09 f303 	lsl.w	r3, r9, r3
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	9304      	str	r3, [sp, #16]
 8005e92:	46a2      	mov	sl, r4
 8005e94:	e7d2      	b.n	8005e3c <_svfiprintf_r+0x9c>
 8005e96:	9b03      	ldr	r3, [sp, #12]
 8005e98:	1d19      	adds	r1, r3, #4
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	9103      	str	r1, [sp, #12]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	bfbb      	ittet	lt
 8005ea2:	425b      	neglt	r3, r3
 8005ea4:	f042 0202 	orrlt.w	r2, r2, #2
 8005ea8:	9307      	strge	r3, [sp, #28]
 8005eaa:	9307      	strlt	r3, [sp, #28]
 8005eac:	bfb8      	it	lt
 8005eae:	9204      	strlt	r2, [sp, #16]
 8005eb0:	7823      	ldrb	r3, [r4, #0]
 8005eb2:	2b2e      	cmp	r3, #46	; 0x2e
 8005eb4:	d10c      	bne.n	8005ed0 <_svfiprintf_r+0x130>
 8005eb6:	7863      	ldrb	r3, [r4, #1]
 8005eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8005eba:	d135      	bne.n	8005f28 <_svfiprintf_r+0x188>
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	1d1a      	adds	r2, r3, #4
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	9203      	str	r2, [sp, #12]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bfb8      	it	lt
 8005ec8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ecc:	3402      	adds	r4, #2
 8005ece:	9305      	str	r3, [sp, #20]
 8005ed0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005f9c <_svfiprintf_r+0x1fc>
 8005ed4:	7821      	ldrb	r1, [r4, #0]
 8005ed6:	2203      	movs	r2, #3
 8005ed8:	4650      	mov	r0, sl
 8005eda:	f7fa f979 	bl	80001d0 <memchr>
 8005ede:	b140      	cbz	r0, 8005ef2 <_svfiprintf_r+0x152>
 8005ee0:	2340      	movs	r3, #64	; 0x40
 8005ee2:	eba0 000a 	sub.w	r0, r0, sl
 8005ee6:	fa03 f000 	lsl.w	r0, r3, r0
 8005eea:	9b04      	ldr	r3, [sp, #16]
 8005eec:	4303      	orrs	r3, r0
 8005eee:	3401      	adds	r4, #1
 8005ef0:	9304      	str	r3, [sp, #16]
 8005ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ef6:	4826      	ldr	r0, [pc, #152]	; (8005f90 <_svfiprintf_r+0x1f0>)
 8005ef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005efc:	2206      	movs	r2, #6
 8005efe:	f7fa f967 	bl	80001d0 <memchr>
 8005f02:	2800      	cmp	r0, #0
 8005f04:	d038      	beq.n	8005f78 <_svfiprintf_r+0x1d8>
 8005f06:	4b23      	ldr	r3, [pc, #140]	; (8005f94 <_svfiprintf_r+0x1f4>)
 8005f08:	bb1b      	cbnz	r3, 8005f52 <_svfiprintf_r+0x1b2>
 8005f0a:	9b03      	ldr	r3, [sp, #12]
 8005f0c:	3307      	adds	r3, #7
 8005f0e:	f023 0307 	bic.w	r3, r3, #7
 8005f12:	3308      	adds	r3, #8
 8005f14:	9303      	str	r3, [sp, #12]
 8005f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f18:	4433      	add	r3, r6
 8005f1a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f1c:	e767      	b.n	8005dee <_svfiprintf_r+0x4e>
 8005f1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f22:	460c      	mov	r4, r1
 8005f24:	2001      	movs	r0, #1
 8005f26:	e7a5      	b.n	8005e74 <_svfiprintf_r+0xd4>
 8005f28:	2300      	movs	r3, #0
 8005f2a:	3401      	adds	r4, #1
 8005f2c:	9305      	str	r3, [sp, #20]
 8005f2e:	4619      	mov	r1, r3
 8005f30:	f04f 0c0a 	mov.w	ip, #10
 8005f34:	4620      	mov	r0, r4
 8005f36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f3a:	3a30      	subs	r2, #48	; 0x30
 8005f3c:	2a09      	cmp	r2, #9
 8005f3e:	d903      	bls.n	8005f48 <_svfiprintf_r+0x1a8>
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0c5      	beq.n	8005ed0 <_svfiprintf_r+0x130>
 8005f44:	9105      	str	r1, [sp, #20]
 8005f46:	e7c3      	b.n	8005ed0 <_svfiprintf_r+0x130>
 8005f48:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f4c:	4604      	mov	r4, r0
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e7f0      	b.n	8005f34 <_svfiprintf_r+0x194>
 8005f52:	ab03      	add	r3, sp, #12
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	462a      	mov	r2, r5
 8005f58:	4b0f      	ldr	r3, [pc, #60]	; (8005f98 <_svfiprintf_r+0x1f8>)
 8005f5a:	a904      	add	r1, sp, #16
 8005f5c:	4638      	mov	r0, r7
 8005f5e:	f3af 8000 	nop.w
 8005f62:	1c42      	adds	r2, r0, #1
 8005f64:	4606      	mov	r6, r0
 8005f66:	d1d6      	bne.n	8005f16 <_svfiprintf_r+0x176>
 8005f68:	89ab      	ldrh	r3, [r5, #12]
 8005f6a:	065b      	lsls	r3, r3, #25
 8005f6c:	f53f af2c 	bmi.w	8005dc8 <_svfiprintf_r+0x28>
 8005f70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f72:	b01d      	add	sp, #116	; 0x74
 8005f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f78:	ab03      	add	r3, sp, #12
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	462a      	mov	r2, r5
 8005f7e:	4b06      	ldr	r3, [pc, #24]	; (8005f98 <_svfiprintf_r+0x1f8>)
 8005f80:	a904      	add	r1, sp, #16
 8005f82:	4638      	mov	r0, r7
 8005f84:	f000 f87a 	bl	800607c <_printf_i>
 8005f88:	e7eb      	b.n	8005f62 <_svfiprintf_r+0x1c2>
 8005f8a:	bf00      	nop
 8005f8c:	080066d4 	.word	0x080066d4
 8005f90:	080066de 	.word	0x080066de
 8005f94:	00000000 	.word	0x00000000
 8005f98:	08005ce9 	.word	0x08005ce9
 8005f9c:	080066da 	.word	0x080066da

08005fa0 <_printf_common>:
 8005fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa4:	4616      	mov	r6, r2
 8005fa6:	4699      	mov	r9, r3
 8005fa8:	688a      	ldr	r2, [r1, #8]
 8005faa:	690b      	ldr	r3, [r1, #16]
 8005fac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	bfb8      	it	lt
 8005fb4:	4613      	movlt	r3, r2
 8005fb6:	6033      	str	r3, [r6, #0]
 8005fb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fbc:	4607      	mov	r7, r0
 8005fbe:	460c      	mov	r4, r1
 8005fc0:	b10a      	cbz	r2, 8005fc6 <_printf_common+0x26>
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	6033      	str	r3, [r6, #0]
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	0699      	lsls	r1, r3, #26
 8005fca:	bf42      	ittt	mi
 8005fcc:	6833      	ldrmi	r3, [r6, #0]
 8005fce:	3302      	addmi	r3, #2
 8005fd0:	6033      	strmi	r3, [r6, #0]
 8005fd2:	6825      	ldr	r5, [r4, #0]
 8005fd4:	f015 0506 	ands.w	r5, r5, #6
 8005fd8:	d106      	bne.n	8005fe8 <_printf_common+0x48>
 8005fda:	f104 0a19 	add.w	sl, r4, #25
 8005fde:	68e3      	ldr	r3, [r4, #12]
 8005fe0:	6832      	ldr	r2, [r6, #0]
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	42ab      	cmp	r3, r5
 8005fe6:	dc26      	bgt.n	8006036 <_printf_common+0x96>
 8005fe8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005fec:	1e13      	subs	r3, r2, #0
 8005fee:	6822      	ldr	r2, [r4, #0]
 8005ff0:	bf18      	it	ne
 8005ff2:	2301      	movne	r3, #1
 8005ff4:	0692      	lsls	r2, r2, #26
 8005ff6:	d42b      	bmi.n	8006050 <_printf_common+0xb0>
 8005ff8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	4638      	mov	r0, r7
 8006000:	47c0      	blx	r8
 8006002:	3001      	adds	r0, #1
 8006004:	d01e      	beq.n	8006044 <_printf_common+0xa4>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	68e5      	ldr	r5, [r4, #12]
 800600a:	6832      	ldr	r2, [r6, #0]
 800600c:	f003 0306 	and.w	r3, r3, #6
 8006010:	2b04      	cmp	r3, #4
 8006012:	bf08      	it	eq
 8006014:	1aad      	subeq	r5, r5, r2
 8006016:	68a3      	ldr	r3, [r4, #8]
 8006018:	6922      	ldr	r2, [r4, #16]
 800601a:	bf0c      	ite	eq
 800601c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006020:	2500      	movne	r5, #0
 8006022:	4293      	cmp	r3, r2
 8006024:	bfc4      	itt	gt
 8006026:	1a9b      	subgt	r3, r3, r2
 8006028:	18ed      	addgt	r5, r5, r3
 800602a:	2600      	movs	r6, #0
 800602c:	341a      	adds	r4, #26
 800602e:	42b5      	cmp	r5, r6
 8006030:	d11a      	bne.n	8006068 <_printf_common+0xc8>
 8006032:	2000      	movs	r0, #0
 8006034:	e008      	b.n	8006048 <_printf_common+0xa8>
 8006036:	2301      	movs	r3, #1
 8006038:	4652      	mov	r2, sl
 800603a:	4649      	mov	r1, r9
 800603c:	4638      	mov	r0, r7
 800603e:	47c0      	blx	r8
 8006040:	3001      	adds	r0, #1
 8006042:	d103      	bne.n	800604c <_printf_common+0xac>
 8006044:	f04f 30ff 	mov.w	r0, #4294967295
 8006048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800604c:	3501      	adds	r5, #1
 800604e:	e7c6      	b.n	8005fde <_printf_common+0x3e>
 8006050:	18e1      	adds	r1, r4, r3
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	2030      	movs	r0, #48	; 0x30
 8006056:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800605a:	4422      	add	r2, r4
 800605c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006060:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006064:	3302      	adds	r3, #2
 8006066:	e7c7      	b.n	8005ff8 <_printf_common+0x58>
 8006068:	2301      	movs	r3, #1
 800606a:	4622      	mov	r2, r4
 800606c:	4649      	mov	r1, r9
 800606e:	4638      	mov	r0, r7
 8006070:	47c0      	blx	r8
 8006072:	3001      	adds	r0, #1
 8006074:	d0e6      	beq.n	8006044 <_printf_common+0xa4>
 8006076:	3601      	adds	r6, #1
 8006078:	e7d9      	b.n	800602e <_printf_common+0x8e>
	...

0800607c <_printf_i>:
 800607c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	7e0f      	ldrb	r7, [r1, #24]
 8006082:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006084:	2f78      	cmp	r7, #120	; 0x78
 8006086:	4691      	mov	r9, r2
 8006088:	4680      	mov	r8, r0
 800608a:	460c      	mov	r4, r1
 800608c:	469a      	mov	sl, r3
 800608e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006092:	d807      	bhi.n	80060a4 <_printf_i+0x28>
 8006094:	2f62      	cmp	r7, #98	; 0x62
 8006096:	d80a      	bhi.n	80060ae <_printf_i+0x32>
 8006098:	2f00      	cmp	r7, #0
 800609a:	f000 80d8 	beq.w	800624e <_printf_i+0x1d2>
 800609e:	2f58      	cmp	r7, #88	; 0x58
 80060a0:	f000 80a3 	beq.w	80061ea <_printf_i+0x16e>
 80060a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060ac:	e03a      	b.n	8006124 <_printf_i+0xa8>
 80060ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060b2:	2b15      	cmp	r3, #21
 80060b4:	d8f6      	bhi.n	80060a4 <_printf_i+0x28>
 80060b6:	a101      	add	r1, pc, #4	; (adr r1, 80060bc <_printf_i+0x40>)
 80060b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060bc:	08006115 	.word	0x08006115
 80060c0:	08006129 	.word	0x08006129
 80060c4:	080060a5 	.word	0x080060a5
 80060c8:	080060a5 	.word	0x080060a5
 80060cc:	080060a5 	.word	0x080060a5
 80060d0:	080060a5 	.word	0x080060a5
 80060d4:	08006129 	.word	0x08006129
 80060d8:	080060a5 	.word	0x080060a5
 80060dc:	080060a5 	.word	0x080060a5
 80060e0:	080060a5 	.word	0x080060a5
 80060e4:	080060a5 	.word	0x080060a5
 80060e8:	08006235 	.word	0x08006235
 80060ec:	08006159 	.word	0x08006159
 80060f0:	08006217 	.word	0x08006217
 80060f4:	080060a5 	.word	0x080060a5
 80060f8:	080060a5 	.word	0x080060a5
 80060fc:	08006257 	.word	0x08006257
 8006100:	080060a5 	.word	0x080060a5
 8006104:	08006159 	.word	0x08006159
 8006108:	080060a5 	.word	0x080060a5
 800610c:	080060a5 	.word	0x080060a5
 8006110:	0800621f 	.word	0x0800621f
 8006114:	682b      	ldr	r3, [r5, #0]
 8006116:	1d1a      	adds	r2, r3, #4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	602a      	str	r2, [r5, #0]
 800611c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006120:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006124:	2301      	movs	r3, #1
 8006126:	e0a3      	b.n	8006270 <_printf_i+0x1f4>
 8006128:	6820      	ldr	r0, [r4, #0]
 800612a:	6829      	ldr	r1, [r5, #0]
 800612c:	0606      	lsls	r6, r0, #24
 800612e:	f101 0304 	add.w	r3, r1, #4
 8006132:	d50a      	bpl.n	800614a <_printf_i+0xce>
 8006134:	680e      	ldr	r6, [r1, #0]
 8006136:	602b      	str	r3, [r5, #0]
 8006138:	2e00      	cmp	r6, #0
 800613a:	da03      	bge.n	8006144 <_printf_i+0xc8>
 800613c:	232d      	movs	r3, #45	; 0x2d
 800613e:	4276      	negs	r6, r6
 8006140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006144:	485e      	ldr	r0, [pc, #376]	; (80062c0 <_printf_i+0x244>)
 8006146:	230a      	movs	r3, #10
 8006148:	e019      	b.n	800617e <_printf_i+0x102>
 800614a:	680e      	ldr	r6, [r1, #0]
 800614c:	602b      	str	r3, [r5, #0]
 800614e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006152:	bf18      	it	ne
 8006154:	b236      	sxthne	r6, r6
 8006156:	e7ef      	b.n	8006138 <_printf_i+0xbc>
 8006158:	682b      	ldr	r3, [r5, #0]
 800615a:	6820      	ldr	r0, [r4, #0]
 800615c:	1d19      	adds	r1, r3, #4
 800615e:	6029      	str	r1, [r5, #0]
 8006160:	0601      	lsls	r1, r0, #24
 8006162:	d501      	bpl.n	8006168 <_printf_i+0xec>
 8006164:	681e      	ldr	r6, [r3, #0]
 8006166:	e002      	b.n	800616e <_printf_i+0xf2>
 8006168:	0646      	lsls	r6, r0, #25
 800616a:	d5fb      	bpl.n	8006164 <_printf_i+0xe8>
 800616c:	881e      	ldrh	r6, [r3, #0]
 800616e:	4854      	ldr	r0, [pc, #336]	; (80062c0 <_printf_i+0x244>)
 8006170:	2f6f      	cmp	r7, #111	; 0x6f
 8006172:	bf0c      	ite	eq
 8006174:	2308      	moveq	r3, #8
 8006176:	230a      	movne	r3, #10
 8006178:	2100      	movs	r1, #0
 800617a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800617e:	6865      	ldr	r5, [r4, #4]
 8006180:	60a5      	str	r5, [r4, #8]
 8006182:	2d00      	cmp	r5, #0
 8006184:	bfa2      	ittt	ge
 8006186:	6821      	ldrge	r1, [r4, #0]
 8006188:	f021 0104 	bicge.w	r1, r1, #4
 800618c:	6021      	strge	r1, [r4, #0]
 800618e:	b90e      	cbnz	r6, 8006194 <_printf_i+0x118>
 8006190:	2d00      	cmp	r5, #0
 8006192:	d04d      	beq.n	8006230 <_printf_i+0x1b4>
 8006194:	4615      	mov	r5, r2
 8006196:	fbb6 f1f3 	udiv	r1, r6, r3
 800619a:	fb03 6711 	mls	r7, r3, r1, r6
 800619e:	5dc7      	ldrb	r7, [r0, r7]
 80061a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061a4:	4637      	mov	r7, r6
 80061a6:	42bb      	cmp	r3, r7
 80061a8:	460e      	mov	r6, r1
 80061aa:	d9f4      	bls.n	8006196 <_printf_i+0x11a>
 80061ac:	2b08      	cmp	r3, #8
 80061ae:	d10b      	bne.n	80061c8 <_printf_i+0x14c>
 80061b0:	6823      	ldr	r3, [r4, #0]
 80061b2:	07de      	lsls	r6, r3, #31
 80061b4:	d508      	bpl.n	80061c8 <_printf_i+0x14c>
 80061b6:	6923      	ldr	r3, [r4, #16]
 80061b8:	6861      	ldr	r1, [r4, #4]
 80061ba:	4299      	cmp	r1, r3
 80061bc:	bfde      	ittt	le
 80061be:	2330      	movle	r3, #48	; 0x30
 80061c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80061c8:	1b52      	subs	r2, r2, r5
 80061ca:	6122      	str	r2, [r4, #16]
 80061cc:	f8cd a000 	str.w	sl, [sp]
 80061d0:	464b      	mov	r3, r9
 80061d2:	aa03      	add	r2, sp, #12
 80061d4:	4621      	mov	r1, r4
 80061d6:	4640      	mov	r0, r8
 80061d8:	f7ff fee2 	bl	8005fa0 <_printf_common>
 80061dc:	3001      	adds	r0, #1
 80061de:	d14c      	bne.n	800627a <_printf_i+0x1fe>
 80061e0:	f04f 30ff 	mov.w	r0, #4294967295
 80061e4:	b004      	add	sp, #16
 80061e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ea:	4835      	ldr	r0, [pc, #212]	; (80062c0 <_printf_i+0x244>)
 80061ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80061f0:	6829      	ldr	r1, [r5, #0]
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80061f8:	6029      	str	r1, [r5, #0]
 80061fa:	061d      	lsls	r5, r3, #24
 80061fc:	d514      	bpl.n	8006228 <_printf_i+0x1ac>
 80061fe:	07df      	lsls	r7, r3, #31
 8006200:	bf44      	itt	mi
 8006202:	f043 0320 	orrmi.w	r3, r3, #32
 8006206:	6023      	strmi	r3, [r4, #0]
 8006208:	b91e      	cbnz	r6, 8006212 <_printf_i+0x196>
 800620a:	6823      	ldr	r3, [r4, #0]
 800620c:	f023 0320 	bic.w	r3, r3, #32
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	2310      	movs	r3, #16
 8006214:	e7b0      	b.n	8006178 <_printf_i+0xfc>
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	f043 0320 	orr.w	r3, r3, #32
 800621c:	6023      	str	r3, [r4, #0]
 800621e:	2378      	movs	r3, #120	; 0x78
 8006220:	4828      	ldr	r0, [pc, #160]	; (80062c4 <_printf_i+0x248>)
 8006222:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006226:	e7e3      	b.n	80061f0 <_printf_i+0x174>
 8006228:	0659      	lsls	r1, r3, #25
 800622a:	bf48      	it	mi
 800622c:	b2b6      	uxthmi	r6, r6
 800622e:	e7e6      	b.n	80061fe <_printf_i+0x182>
 8006230:	4615      	mov	r5, r2
 8006232:	e7bb      	b.n	80061ac <_printf_i+0x130>
 8006234:	682b      	ldr	r3, [r5, #0]
 8006236:	6826      	ldr	r6, [r4, #0]
 8006238:	6961      	ldr	r1, [r4, #20]
 800623a:	1d18      	adds	r0, r3, #4
 800623c:	6028      	str	r0, [r5, #0]
 800623e:	0635      	lsls	r5, r6, #24
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	d501      	bpl.n	8006248 <_printf_i+0x1cc>
 8006244:	6019      	str	r1, [r3, #0]
 8006246:	e002      	b.n	800624e <_printf_i+0x1d2>
 8006248:	0670      	lsls	r0, r6, #25
 800624a:	d5fb      	bpl.n	8006244 <_printf_i+0x1c8>
 800624c:	8019      	strh	r1, [r3, #0]
 800624e:	2300      	movs	r3, #0
 8006250:	6123      	str	r3, [r4, #16]
 8006252:	4615      	mov	r5, r2
 8006254:	e7ba      	b.n	80061cc <_printf_i+0x150>
 8006256:	682b      	ldr	r3, [r5, #0]
 8006258:	1d1a      	adds	r2, r3, #4
 800625a:	602a      	str	r2, [r5, #0]
 800625c:	681d      	ldr	r5, [r3, #0]
 800625e:	6862      	ldr	r2, [r4, #4]
 8006260:	2100      	movs	r1, #0
 8006262:	4628      	mov	r0, r5
 8006264:	f7f9 ffb4 	bl	80001d0 <memchr>
 8006268:	b108      	cbz	r0, 800626e <_printf_i+0x1f2>
 800626a:	1b40      	subs	r0, r0, r5
 800626c:	6060      	str	r0, [r4, #4]
 800626e:	6863      	ldr	r3, [r4, #4]
 8006270:	6123      	str	r3, [r4, #16]
 8006272:	2300      	movs	r3, #0
 8006274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006278:	e7a8      	b.n	80061cc <_printf_i+0x150>
 800627a:	6923      	ldr	r3, [r4, #16]
 800627c:	462a      	mov	r2, r5
 800627e:	4649      	mov	r1, r9
 8006280:	4640      	mov	r0, r8
 8006282:	47d0      	blx	sl
 8006284:	3001      	adds	r0, #1
 8006286:	d0ab      	beq.n	80061e0 <_printf_i+0x164>
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	079b      	lsls	r3, r3, #30
 800628c:	d413      	bmi.n	80062b6 <_printf_i+0x23a>
 800628e:	68e0      	ldr	r0, [r4, #12]
 8006290:	9b03      	ldr	r3, [sp, #12]
 8006292:	4298      	cmp	r0, r3
 8006294:	bfb8      	it	lt
 8006296:	4618      	movlt	r0, r3
 8006298:	e7a4      	b.n	80061e4 <_printf_i+0x168>
 800629a:	2301      	movs	r3, #1
 800629c:	4632      	mov	r2, r6
 800629e:	4649      	mov	r1, r9
 80062a0:	4640      	mov	r0, r8
 80062a2:	47d0      	blx	sl
 80062a4:	3001      	adds	r0, #1
 80062a6:	d09b      	beq.n	80061e0 <_printf_i+0x164>
 80062a8:	3501      	adds	r5, #1
 80062aa:	68e3      	ldr	r3, [r4, #12]
 80062ac:	9903      	ldr	r1, [sp, #12]
 80062ae:	1a5b      	subs	r3, r3, r1
 80062b0:	42ab      	cmp	r3, r5
 80062b2:	dcf2      	bgt.n	800629a <_printf_i+0x21e>
 80062b4:	e7eb      	b.n	800628e <_printf_i+0x212>
 80062b6:	2500      	movs	r5, #0
 80062b8:	f104 0619 	add.w	r6, r4, #25
 80062bc:	e7f5      	b.n	80062aa <_printf_i+0x22e>
 80062be:	bf00      	nop
 80062c0:	080066e5 	.word	0x080066e5
 80062c4:	080066f6 	.word	0x080066f6

080062c8 <memcpy>:
 80062c8:	440a      	add	r2, r1
 80062ca:	4291      	cmp	r1, r2
 80062cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80062d0:	d100      	bne.n	80062d4 <memcpy+0xc>
 80062d2:	4770      	bx	lr
 80062d4:	b510      	push	{r4, lr}
 80062d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062de:	4291      	cmp	r1, r2
 80062e0:	d1f9      	bne.n	80062d6 <memcpy+0xe>
 80062e2:	bd10      	pop	{r4, pc}

080062e4 <memmove>:
 80062e4:	4288      	cmp	r0, r1
 80062e6:	b510      	push	{r4, lr}
 80062e8:	eb01 0402 	add.w	r4, r1, r2
 80062ec:	d902      	bls.n	80062f4 <memmove+0x10>
 80062ee:	4284      	cmp	r4, r0
 80062f0:	4623      	mov	r3, r4
 80062f2:	d807      	bhi.n	8006304 <memmove+0x20>
 80062f4:	1e43      	subs	r3, r0, #1
 80062f6:	42a1      	cmp	r1, r4
 80062f8:	d008      	beq.n	800630c <memmove+0x28>
 80062fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80062fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006302:	e7f8      	b.n	80062f6 <memmove+0x12>
 8006304:	4402      	add	r2, r0
 8006306:	4601      	mov	r1, r0
 8006308:	428a      	cmp	r2, r1
 800630a:	d100      	bne.n	800630e <memmove+0x2a>
 800630c:	bd10      	pop	{r4, pc}
 800630e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006312:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006316:	e7f7      	b.n	8006308 <memmove+0x24>

08006318 <_free_r>:
 8006318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800631a:	2900      	cmp	r1, #0
 800631c:	d044      	beq.n	80063a8 <_free_r+0x90>
 800631e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006322:	9001      	str	r0, [sp, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	f1a1 0404 	sub.w	r4, r1, #4
 800632a:	bfb8      	it	lt
 800632c:	18e4      	addlt	r4, r4, r3
 800632e:	f000 f913 	bl	8006558 <__malloc_lock>
 8006332:	4a1e      	ldr	r2, [pc, #120]	; (80063ac <_free_r+0x94>)
 8006334:	9801      	ldr	r0, [sp, #4]
 8006336:	6813      	ldr	r3, [r2, #0]
 8006338:	b933      	cbnz	r3, 8006348 <_free_r+0x30>
 800633a:	6063      	str	r3, [r4, #4]
 800633c:	6014      	str	r4, [r2, #0]
 800633e:	b003      	add	sp, #12
 8006340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006344:	f000 b90e 	b.w	8006564 <__malloc_unlock>
 8006348:	42a3      	cmp	r3, r4
 800634a:	d908      	bls.n	800635e <_free_r+0x46>
 800634c:	6825      	ldr	r5, [r4, #0]
 800634e:	1961      	adds	r1, r4, r5
 8006350:	428b      	cmp	r3, r1
 8006352:	bf01      	itttt	eq
 8006354:	6819      	ldreq	r1, [r3, #0]
 8006356:	685b      	ldreq	r3, [r3, #4]
 8006358:	1949      	addeq	r1, r1, r5
 800635a:	6021      	streq	r1, [r4, #0]
 800635c:	e7ed      	b.n	800633a <_free_r+0x22>
 800635e:	461a      	mov	r2, r3
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	b10b      	cbz	r3, 8006368 <_free_r+0x50>
 8006364:	42a3      	cmp	r3, r4
 8006366:	d9fa      	bls.n	800635e <_free_r+0x46>
 8006368:	6811      	ldr	r1, [r2, #0]
 800636a:	1855      	adds	r5, r2, r1
 800636c:	42a5      	cmp	r5, r4
 800636e:	d10b      	bne.n	8006388 <_free_r+0x70>
 8006370:	6824      	ldr	r4, [r4, #0]
 8006372:	4421      	add	r1, r4
 8006374:	1854      	adds	r4, r2, r1
 8006376:	42a3      	cmp	r3, r4
 8006378:	6011      	str	r1, [r2, #0]
 800637a:	d1e0      	bne.n	800633e <_free_r+0x26>
 800637c:	681c      	ldr	r4, [r3, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	6053      	str	r3, [r2, #4]
 8006382:	4421      	add	r1, r4
 8006384:	6011      	str	r1, [r2, #0]
 8006386:	e7da      	b.n	800633e <_free_r+0x26>
 8006388:	d902      	bls.n	8006390 <_free_r+0x78>
 800638a:	230c      	movs	r3, #12
 800638c:	6003      	str	r3, [r0, #0]
 800638e:	e7d6      	b.n	800633e <_free_r+0x26>
 8006390:	6825      	ldr	r5, [r4, #0]
 8006392:	1961      	adds	r1, r4, r5
 8006394:	428b      	cmp	r3, r1
 8006396:	bf04      	itt	eq
 8006398:	6819      	ldreq	r1, [r3, #0]
 800639a:	685b      	ldreq	r3, [r3, #4]
 800639c:	6063      	str	r3, [r4, #4]
 800639e:	bf04      	itt	eq
 80063a0:	1949      	addeq	r1, r1, r5
 80063a2:	6021      	streq	r1, [r4, #0]
 80063a4:	6054      	str	r4, [r2, #4]
 80063a6:	e7ca      	b.n	800633e <_free_r+0x26>
 80063a8:	b003      	add	sp, #12
 80063aa:	bd30      	pop	{r4, r5, pc}
 80063ac:	200002a8 	.word	0x200002a8

080063b0 <sbrk_aligned>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	4e0e      	ldr	r6, [pc, #56]	; (80063ec <sbrk_aligned+0x3c>)
 80063b4:	460c      	mov	r4, r1
 80063b6:	6831      	ldr	r1, [r6, #0]
 80063b8:	4605      	mov	r5, r0
 80063ba:	b911      	cbnz	r1, 80063c2 <sbrk_aligned+0x12>
 80063bc:	f000 f8bc 	bl	8006538 <_sbrk_r>
 80063c0:	6030      	str	r0, [r6, #0]
 80063c2:	4621      	mov	r1, r4
 80063c4:	4628      	mov	r0, r5
 80063c6:	f000 f8b7 	bl	8006538 <_sbrk_r>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	d00a      	beq.n	80063e4 <sbrk_aligned+0x34>
 80063ce:	1cc4      	adds	r4, r0, #3
 80063d0:	f024 0403 	bic.w	r4, r4, #3
 80063d4:	42a0      	cmp	r0, r4
 80063d6:	d007      	beq.n	80063e8 <sbrk_aligned+0x38>
 80063d8:	1a21      	subs	r1, r4, r0
 80063da:	4628      	mov	r0, r5
 80063dc:	f000 f8ac 	bl	8006538 <_sbrk_r>
 80063e0:	3001      	adds	r0, #1
 80063e2:	d101      	bne.n	80063e8 <sbrk_aligned+0x38>
 80063e4:	f04f 34ff 	mov.w	r4, #4294967295
 80063e8:	4620      	mov	r0, r4
 80063ea:	bd70      	pop	{r4, r5, r6, pc}
 80063ec:	200002ac 	.word	0x200002ac

080063f0 <_malloc_r>:
 80063f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f4:	1ccd      	adds	r5, r1, #3
 80063f6:	f025 0503 	bic.w	r5, r5, #3
 80063fa:	3508      	adds	r5, #8
 80063fc:	2d0c      	cmp	r5, #12
 80063fe:	bf38      	it	cc
 8006400:	250c      	movcc	r5, #12
 8006402:	2d00      	cmp	r5, #0
 8006404:	4607      	mov	r7, r0
 8006406:	db01      	blt.n	800640c <_malloc_r+0x1c>
 8006408:	42a9      	cmp	r1, r5
 800640a:	d905      	bls.n	8006418 <_malloc_r+0x28>
 800640c:	230c      	movs	r3, #12
 800640e:	603b      	str	r3, [r7, #0]
 8006410:	2600      	movs	r6, #0
 8006412:	4630      	mov	r0, r6
 8006414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006418:	4e2e      	ldr	r6, [pc, #184]	; (80064d4 <_malloc_r+0xe4>)
 800641a:	f000 f89d 	bl	8006558 <__malloc_lock>
 800641e:	6833      	ldr	r3, [r6, #0]
 8006420:	461c      	mov	r4, r3
 8006422:	bb34      	cbnz	r4, 8006472 <_malloc_r+0x82>
 8006424:	4629      	mov	r1, r5
 8006426:	4638      	mov	r0, r7
 8006428:	f7ff ffc2 	bl	80063b0 <sbrk_aligned>
 800642c:	1c43      	adds	r3, r0, #1
 800642e:	4604      	mov	r4, r0
 8006430:	d14d      	bne.n	80064ce <_malloc_r+0xde>
 8006432:	6834      	ldr	r4, [r6, #0]
 8006434:	4626      	mov	r6, r4
 8006436:	2e00      	cmp	r6, #0
 8006438:	d140      	bne.n	80064bc <_malloc_r+0xcc>
 800643a:	6823      	ldr	r3, [r4, #0]
 800643c:	4631      	mov	r1, r6
 800643e:	4638      	mov	r0, r7
 8006440:	eb04 0803 	add.w	r8, r4, r3
 8006444:	f000 f878 	bl	8006538 <_sbrk_r>
 8006448:	4580      	cmp	r8, r0
 800644a:	d13a      	bne.n	80064c2 <_malloc_r+0xd2>
 800644c:	6821      	ldr	r1, [r4, #0]
 800644e:	3503      	adds	r5, #3
 8006450:	1a6d      	subs	r5, r5, r1
 8006452:	f025 0503 	bic.w	r5, r5, #3
 8006456:	3508      	adds	r5, #8
 8006458:	2d0c      	cmp	r5, #12
 800645a:	bf38      	it	cc
 800645c:	250c      	movcc	r5, #12
 800645e:	4629      	mov	r1, r5
 8006460:	4638      	mov	r0, r7
 8006462:	f7ff ffa5 	bl	80063b0 <sbrk_aligned>
 8006466:	3001      	adds	r0, #1
 8006468:	d02b      	beq.n	80064c2 <_malloc_r+0xd2>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	442b      	add	r3, r5
 800646e:	6023      	str	r3, [r4, #0]
 8006470:	e00e      	b.n	8006490 <_malloc_r+0xa0>
 8006472:	6822      	ldr	r2, [r4, #0]
 8006474:	1b52      	subs	r2, r2, r5
 8006476:	d41e      	bmi.n	80064b6 <_malloc_r+0xc6>
 8006478:	2a0b      	cmp	r2, #11
 800647a:	d916      	bls.n	80064aa <_malloc_r+0xba>
 800647c:	1961      	adds	r1, r4, r5
 800647e:	42a3      	cmp	r3, r4
 8006480:	6025      	str	r5, [r4, #0]
 8006482:	bf18      	it	ne
 8006484:	6059      	strne	r1, [r3, #4]
 8006486:	6863      	ldr	r3, [r4, #4]
 8006488:	bf08      	it	eq
 800648a:	6031      	streq	r1, [r6, #0]
 800648c:	5162      	str	r2, [r4, r5]
 800648e:	604b      	str	r3, [r1, #4]
 8006490:	4638      	mov	r0, r7
 8006492:	f104 060b 	add.w	r6, r4, #11
 8006496:	f000 f865 	bl	8006564 <__malloc_unlock>
 800649a:	f026 0607 	bic.w	r6, r6, #7
 800649e:	1d23      	adds	r3, r4, #4
 80064a0:	1af2      	subs	r2, r6, r3
 80064a2:	d0b6      	beq.n	8006412 <_malloc_r+0x22>
 80064a4:	1b9b      	subs	r3, r3, r6
 80064a6:	50a3      	str	r3, [r4, r2]
 80064a8:	e7b3      	b.n	8006412 <_malloc_r+0x22>
 80064aa:	6862      	ldr	r2, [r4, #4]
 80064ac:	42a3      	cmp	r3, r4
 80064ae:	bf0c      	ite	eq
 80064b0:	6032      	streq	r2, [r6, #0]
 80064b2:	605a      	strne	r2, [r3, #4]
 80064b4:	e7ec      	b.n	8006490 <_malloc_r+0xa0>
 80064b6:	4623      	mov	r3, r4
 80064b8:	6864      	ldr	r4, [r4, #4]
 80064ba:	e7b2      	b.n	8006422 <_malloc_r+0x32>
 80064bc:	4634      	mov	r4, r6
 80064be:	6876      	ldr	r6, [r6, #4]
 80064c0:	e7b9      	b.n	8006436 <_malloc_r+0x46>
 80064c2:	230c      	movs	r3, #12
 80064c4:	603b      	str	r3, [r7, #0]
 80064c6:	4638      	mov	r0, r7
 80064c8:	f000 f84c 	bl	8006564 <__malloc_unlock>
 80064cc:	e7a1      	b.n	8006412 <_malloc_r+0x22>
 80064ce:	6025      	str	r5, [r4, #0]
 80064d0:	e7de      	b.n	8006490 <_malloc_r+0xa0>
 80064d2:	bf00      	nop
 80064d4:	200002a8 	.word	0x200002a8

080064d8 <_realloc_r>:
 80064d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064dc:	4680      	mov	r8, r0
 80064de:	4614      	mov	r4, r2
 80064e0:	460e      	mov	r6, r1
 80064e2:	b921      	cbnz	r1, 80064ee <_realloc_r+0x16>
 80064e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064e8:	4611      	mov	r1, r2
 80064ea:	f7ff bf81 	b.w	80063f0 <_malloc_r>
 80064ee:	b92a      	cbnz	r2, 80064fc <_realloc_r+0x24>
 80064f0:	f7ff ff12 	bl	8006318 <_free_r>
 80064f4:	4625      	mov	r5, r4
 80064f6:	4628      	mov	r0, r5
 80064f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064fc:	f000 f838 	bl	8006570 <_malloc_usable_size_r>
 8006500:	4284      	cmp	r4, r0
 8006502:	4607      	mov	r7, r0
 8006504:	d802      	bhi.n	800650c <_realloc_r+0x34>
 8006506:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800650a:	d812      	bhi.n	8006532 <_realloc_r+0x5a>
 800650c:	4621      	mov	r1, r4
 800650e:	4640      	mov	r0, r8
 8006510:	f7ff ff6e 	bl	80063f0 <_malloc_r>
 8006514:	4605      	mov	r5, r0
 8006516:	2800      	cmp	r0, #0
 8006518:	d0ed      	beq.n	80064f6 <_realloc_r+0x1e>
 800651a:	42bc      	cmp	r4, r7
 800651c:	4622      	mov	r2, r4
 800651e:	4631      	mov	r1, r6
 8006520:	bf28      	it	cs
 8006522:	463a      	movcs	r2, r7
 8006524:	f7ff fed0 	bl	80062c8 <memcpy>
 8006528:	4631      	mov	r1, r6
 800652a:	4640      	mov	r0, r8
 800652c:	f7ff fef4 	bl	8006318 <_free_r>
 8006530:	e7e1      	b.n	80064f6 <_realloc_r+0x1e>
 8006532:	4635      	mov	r5, r6
 8006534:	e7df      	b.n	80064f6 <_realloc_r+0x1e>
	...

08006538 <_sbrk_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4d06      	ldr	r5, [pc, #24]	; (8006554 <_sbrk_r+0x1c>)
 800653c:	2300      	movs	r3, #0
 800653e:	4604      	mov	r4, r0
 8006540:	4608      	mov	r0, r1
 8006542:	602b      	str	r3, [r5, #0]
 8006544:	f7fb fcec 	bl	8001f20 <_sbrk>
 8006548:	1c43      	adds	r3, r0, #1
 800654a:	d102      	bne.n	8006552 <_sbrk_r+0x1a>
 800654c:	682b      	ldr	r3, [r5, #0]
 800654e:	b103      	cbz	r3, 8006552 <_sbrk_r+0x1a>
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	bd38      	pop	{r3, r4, r5, pc}
 8006554:	200002b0 	.word	0x200002b0

08006558 <__malloc_lock>:
 8006558:	4801      	ldr	r0, [pc, #4]	; (8006560 <__malloc_lock+0x8>)
 800655a:	f000 b811 	b.w	8006580 <__retarget_lock_acquire_recursive>
 800655e:	bf00      	nop
 8006560:	200002b4 	.word	0x200002b4

08006564 <__malloc_unlock>:
 8006564:	4801      	ldr	r0, [pc, #4]	; (800656c <__malloc_unlock+0x8>)
 8006566:	f000 b80c 	b.w	8006582 <__retarget_lock_release_recursive>
 800656a:	bf00      	nop
 800656c:	200002b4 	.word	0x200002b4

08006570 <_malloc_usable_size_r>:
 8006570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006574:	1f18      	subs	r0, r3, #4
 8006576:	2b00      	cmp	r3, #0
 8006578:	bfbc      	itt	lt
 800657a:	580b      	ldrlt	r3, [r1, r0]
 800657c:	18c0      	addlt	r0, r0, r3
 800657e:	4770      	bx	lr

08006580 <__retarget_lock_acquire_recursive>:
 8006580:	4770      	bx	lr

08006582 <__retarget_lock_release_recursive>:
 8006582:	4770      	bx	lr

08006584 <_init>:
 8006584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006586:	bf00      	nop
 8006588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800658a:	bc08      	pop	{r3}
 800658c:	469e      	mov	lr, r3
 800658e:	4770      	bx	lr

08006590 <_fini>:
 8006590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006592:	bf00      	nop
 8006594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006596:	bc08      	pop	{r3}
 8006598:	469e      	mov	lr, r3
 800659a:	4770      	bx	lr
