Accelerating the Auction Algorithm on a FPGA
=======================

This repo contains RTL for a parameterizable FPGA accelerator for the Auction Algorithm.
It uses fpga-tidbits heavily and is written in Chisel3. Can be simulated in Verilator or deployed to a Zedboard.
