
*** Running vivado
    with args -log cnu_ib_lut_ram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cnu_ib_lut_ram.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cnu_ib_lut_ram.tcl -notrace
ERROR: [Project 1-686] The current project part 'xc7k325tffg900-2' does not match with the sub-design 'IB_RAM.bd' part 'xc7z020clg484-1'. Please open this sub-design in original project and generate with matching parts before adding it to current netlist project.
CRITICAL WARNING: [Vivado 12-1464] The source file '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/bd/IB_RAM/IB_RAM.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 01:27:36 2020...
