Source Block: oh/elink/hdl/erx_io.v@84:111@HdlStmProcess
       rx_pointer[6:0] <= 7'b0001000; //anticipate burst
     else if(rx_frame)
       rx_pointer[6:0] <= {rx_pointer[5:0],1'b0};//middle of frame
      
   //convert to 112 bit packet
   always @ (posedge rx_lclk)
     if(rx_frame)   
       begin
	  if(rx_pointer[0])
	    rx_sample[15:0]    <= rx_word[15:0];
	  if(rx_pointer[1])
	    rx_sample[31:16]   <= rx_word[15:0];
	  if(rx_pointer[2])
	    rx_sample[47:32]   <= rx_word[15:0];
	  if(rx_pointer[3])
	    rx_sample[63:48]   <= rx_word[15:0];
	  if(rx_pointer[4])
	    rx_sample[79:64]   <= rx_word[15:0];
	  if(rx_pointer[5])
	    rx_sample[95:80]   <= rx_word[15:0];
	  if(rx_pointer[6])
	    rx_sample[111:96]  <= rx_word[15:0];	  
       end
   
   //#####################  
   //#DATA VALID SIGNAL 
   //####################
   always @ (posedge rx_lclk)

Diff Content:
- 89    always @ (posedge rx_lclk)
- 90      if(rx_frame)   
- 92 	  if(rx_pointer[0])
- 93 	    rx_sample[15:0]    <= rx_word[15:0];
- 94 	  if(rx_pointer[1])
- 95 	    rx_sample[31:16]   <= rx_word[15:0];
- 96 	  if(rx_pointer[2])
- 97 	    rx_sample[47:32]   <= rx_word[15:0];
- 98 	  if(rx_pointer[3])
- 99 	    rx_sample[63:48]   <= rx_word[15:0];
- 100 	  if(rx_pointer[4])
- 101 	    rx_sample[79:64]   <= rx_word[15:0];
- 102 	  if(rx_pointer[5])
- 103 	    rx_sample[95:80]   <= rx_word[15:0];
- 104 	  if(rx_pointer[6])
- 105 	    rx_sample[111:96]  <= rx_word[15:0];	  
+ 90      if (~rx_frame_sync[1]) begin
+ 90 	rx_pointer <= 3'b0; //new frame
+ 90 	access <= 1'b0;
+ 90      end
+ 90      else if (rx_pointer != 3'd6 && (rx_frame_sync != 2'b00))
+ 105 	rx_pointer <= rx_pointer + 1; //anticipate burst
+ 105 	access <= 1'b0;
+ 105      end
+ 105      else begin
+ 105 	rx_pointer <= 3'd3;//middle of frame
+ 105 	access <= 1'b1;
+ 105      end
+ 105    always @ (posedge rx_lclk)
+ 105      case (rx_frame_sync[1:0])
+ 105        2'b01 : begin
+ 105 	  rx_sample[111:8] <= rx_sample[103:0];
+ 105 	  rx_sample[7:0] <= rx_word_sync[7:0];
+ 105        end
+ 105        2'b10 : begin
+ 105 	  rx_sample[111:8] <= rx_sample[103:0];
+ 105 	  rx_sample[7:0] <= rx_word_sync[15:8];
+ 106        2'b11 : begin
+ 106 	  rx_sample[111:16] <= rx_sample[95:0];
+ 106 	  rx_sample[15:0] <= rx_word_sync[15:0];
+ 106        end
+ 106        default :
+ 106 	 rx_sample <= rx_sample;
+ 106      endcase // case (rx_frame_sync[1:0])

Clone Blocks:
