
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.86

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.07    0.53    1.08    1.28 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.53    0.00    1.28 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.02    0.00    0.00    0.20 v data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 v _45_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.39 v _45_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00_ (net)
                  0.07    0.00    0.39 v binary_count[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.07    0.53    1.08    1.28 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.53    0.00    1.28 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.01    0.10    0.43    0.43 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         binary_out[2] (net)
                  0.10    0.00    0.43 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.21    0.41    0.85 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _42_ (net)
                  0.21    0.00    0.85 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.11    0.70    1.55 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.11    0.00    1.55 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.05    0.15    1.70 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _32_ (net)
                  0.05    0.00    1.70 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.08    1.78 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.14    0.00    1.78 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.25    2.02 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.08    0.00    2.02 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.02   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     7    0.07    0.53    1.08    1.28 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  0.53    0.00    1.28 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.28   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.01    0.10    0.43    0.43 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         binary_out[2] (net)
                  0.10    0.00    0.43 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.21    0.41    0.85 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _42_ (net)
                  0.21    0.00    0.85 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.02    0.11    0.70    1.55 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.11    0.00    1.55 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     1    0.01    0.05    0.15    1.70 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _32_ (net)
                  0.05    0.00    1.70 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.14    0.08    1.78 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.14    0.00    1.78 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.00    0.08    0.25    2.02 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.08    0.00    2.02 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.02   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.02   data arrival time
-----------------------------------------------------------------------------
                                  7.86   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-03   9.75e-05   4.20e-09   1.23e-03  38.8%
Combinational          1.53e-03   4.14e-04   1.05e-08   1.94e-03  61.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-03   5.11e-04   1.47e-08   3.18e-03 100.0%
                          83.9%      16.1%       0.0%
