MIG: 14:44:02 : xml_input_file: ddr/mig.prj
MIG: 14:44:02 : Absolute path of xml_input_file: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:44:02 : xml_input_file: ddr/mig.prj
MIG: 14:44:02 : Absolute path of xml_input_file: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:44:02 : In updateAllModelParams
MIG: 14:44:02 : ################# RUNNING MIG BATCH ###################
MIG: 14:44:02 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 14:44:02 : synp_flow:  -- synthesis_mode: Other
MIG: 14:44:02 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 14:44:02 : vivado_mode: xpg_pa
MIG: 14:44:02 :  locked false  
MIG: 14:44:02 : HDL Language: Verilog
MIG: 14:44:02 : compInfo: true
MIG: 14:44:02 : Vivado Options xc7a100t csg324 -1
MIG: 14:44:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:44:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:44:02 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:44:02 : I am in catch area
MIG: 14:44:02 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 14:44:28 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:44:28 : Component_Name: ddr
MIG: 14:44:28 : Moving ddr ...
MIG: 14:44:28 : Moving ddr.veo ...
MIG: 14:44:28 : Moving ddr_xmdf.tcl ...
MIG: 14:44:28 : XGUI hdlLanguage: Verilog
MIG: 14:44:28 : xgui vivado_mode: xpg_pa
MIG: 14:44:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:44:28 : Reading D:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.v ...
MIG: 14:44:29 : 1
MIG: 14:44:29 : Inside fn mem: DDR2
MIG: 14:44:29 : QDRII+ Inside fn ui: 150000000
MIG: 14:44:29 : cntrl:  memtype: DDR2
MIG: 14:44:29 : 1200
MIG: 14:44:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:44:30 : DDR2
MIG: 14:44:30 : 
MIG: 14:44:30 : 150000000
MIG: 14:44:30 : 
MIG: 14:44:30 :  polarity_value: 1
MIG: 14:44:30 : 
MIG: 14:44:30 : EXTERNAL
MIG: 14:44:30 : cntrl:  memtype: DDR2
MIG: 14:44:30 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 14:44:30 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:44:30 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:44:30 : 2
MIG: 14:44:30 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:44:30 : 16
MIG: 14:44:30 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:44:30 : 2
MIG: 14:44:30 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: ECC ==> OFF
MIG: 14:44:30 : 16
MIG: 14:44:30 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:44:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:44:30 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:44:30 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:44:30 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:44:30 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:44:30 : 13
MIG: 14:44:30 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:44:30 : 27
MIG: 14:44:30 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:44:30 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:44:30 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:44:30 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:44:30 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:44:30 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:44:30 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:44:30 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:44:30 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:44:30 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:44:30 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:44:30 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:44:30 : 
MIG: 14:44:30 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:44:30 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 14:44:30 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 14:44:30 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:44:30 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:44:30 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:44:30 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:44:30 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 14:44:30 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:44:30 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 14:44:30 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:44:30 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:44:30 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:44:30 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:44:30 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:44:30 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:44:30 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:44:30 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:44:30 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:44:30 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:44:30 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:44:30 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:44:30 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:44:30 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:44:30 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:44:30 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:44:30 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:44:30 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:44:30 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:44:30 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:30 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:30 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:44:30 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:44:30 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:44:30 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:44:31 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:44:31 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:44:31 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:44:31 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:44:31 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:44:31 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:44:31 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:44:31 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:44:31 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:44:31 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:44:31 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:44:31 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:44:31 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:44:31 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:44:31 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:44:31 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:44:31 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:44:31 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:44:31 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:44:31 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:44:31 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:44:31 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 14:44:31 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:44:31 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:44:31 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:44:31 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:44:31 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_IODELAY_MIG0"
MIG: 14:44:31 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:44:31 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:44:31 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:44:31 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:44:31 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:44:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:44:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:44:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:44:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:44:31 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 14:44:31 : 
MIG: 14:44:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 14:44:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:44:31 : 
MIG: 14:44:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:44:31 : 
MIG: 14:44:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 14:44:31 : NOBUF
MIG: 14:44:31 : NONE
MIG: 14:44:31 : 
MIG: 14:44:31 : Same Interface
MIG: 14:44:36 : xml_input_file: ddr/mig.prj
MIG: 14:44:36 : Absolute path of xml_input_file: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:44:36 : In updateAllModelParams
MIG: 14:44:36 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:44:36 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:44:36 : XGUI hdlLanguage: Verilog
MIG: 14:44:36 : xgui vivado_mode: xpg_pa
MIG: 14:44:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:44:36 : Reading D:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.v ...
MIG: 14:44:37 : 
MIG: 14:44:37 : Inside fn mem: DDR2
MIG: 14:44:37 : QDRII+ Inside fn ui: 150000000
MIG: 14:44:37 : cntrl:  memtype: DDR2
MIG: 14:44:37 : 
MIG: 14:44:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:44:37 : 
MIG: 14:44:37 : 
MIG: 14:44:37 : 
MIG: 14:44:37 : 
MIG: 14:44:37 :  polarity_value: 1
MIG: 14:44:37 : 
MIG: 14:44:37 : 
MIG: 14:44:37 : cntrl:  memtype: DDR2
MIG: 14:44:37 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:44:37 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:44:37 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 14:44:37 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:44:37 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:44:37 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: ECC ==> OFF
MIG: 14:44:37 : 
MIG: 14:44:37 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:44:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:44:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:44:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:44:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:44:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:44:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:44:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:44:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:44:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:44:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:44:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:44:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:44:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:44:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:44:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:44:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:44:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:44:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 14:44:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 14:44:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 14:44:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:44:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:44:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:44:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:44:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 14:44:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:44:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 14:44:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:44:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:44:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:44:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:44:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:44:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:44:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:44:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:44:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:44:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:44:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:44:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:44:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:44:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:44:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:44:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:44:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:44:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:44:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:44:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:44:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:44:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:44:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:44:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:44:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:44:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:44:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:44:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:44:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:44:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:44:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:44:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:44:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:44:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:44:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:44:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:44:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:44:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:44:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:44:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:44:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:44:38 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 14:44:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:44:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:44:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:44:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:44:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_IODELAY_MIG0"
MIG: 14:44:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:44:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:44:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:44:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:44:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:44:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:44:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:44:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:44:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:44:38 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 14:44:38 : 
MIG: 14:44:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 14:44:39 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:44:39 : 
MIG: 14:44:39 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:44:39 : 
MIG: 14:44:39 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 14:44:39 : 
MIG: 14:44:39 : 
MIG: 14:44:39 : 
MIG: 14:44:39 : Same Interface
MIG: 14:52:05 : Running synthesis.xit
MIG: 14:52:05 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:52:05 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:52:06 : Running vlog_synth_rpr.xit
MIG: 14:52:06 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:52:06 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:52:07 : Running simulation.xit
MIG: 14:52:07 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:52:07 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:52:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:52:09 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:52:09 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:52:09 : Running implementation.xit
MIG: 14:52:10 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:52:10 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 03:51:54 : Running synthesis.xit
MIG: 03:51:54 : ################# RUNNING MIG BATCH ###################
MIG: 03:51:54 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 03:51:54 : synp_flow:  -- synthesis_mode: Other
MIG: 03:51:54 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 03:51:54 : vivado_mode: xpg_pa
MIG: 03:51:54 :  locked false  
MIG: 03:51:54 : HDL Language: Verilog
MIG: 03:51:54 : compInfo: false
MIG: 03:51:54 : Vivado Options xc7a100t csg324 -1
MIG: 03:51:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:51:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 03:51:54 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 03:51:54 : I am in catch area
MIG: 03:51:54 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 03:52:17 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 03:52:17 : Component_Name: ddr
MIG: 03:52:17 : Moving ddr ...
MIG: 03:52:17 : Moving ddr.veo ...
MIG: 03:52:17 : Moving ddr_xmdf.tcl ...
MIG: 03:52:18 : Running vlog_synth_rpr.xit
MIG: 03:52:18 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 03:52:18 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 03:52:19 : Running implementation.xit
MIG: 03:52:19 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 03:52:19 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:49:35 : Running synthesis.xit
MIG: 10:49:35 : ################# RUNNING MIG BATCH ###################
MIG: 10:49:35 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 10:49:35 : synp_flow:  -- synthesis_mode: Other
MIG: 10:49:35 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 10:49:35 : vivado_mode: xpg_pa
MIG: 10:49:35 :  locked false  
MIG: 10:49:35 : HDL Language: Verilog
MIG: 10:49:35 : compInfo: false
MIG: 10:49:35 : Vivado Options xc7a100t csg324 -1
MIG: 10:49:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:49:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 10:49:35 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 10:49:35 : I am in catch area
MIG: 10:49:35 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 10:50:00 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:50:00 : Component_Name: ddr
MIG: 10:50:00 : Moving ddr ...
MIG: 10:50:00 : Moving ddr.veo ...
MIG: 10:50:00 : Moving ddr_xmdf.tcl ...
MIG: 10:50:00 : Running vlog_synth_rpr.xit
MIG: 10:50:00 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 10:50:00 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:50:01 : Running implementation.xit
MIG: 10:50:01 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 10:50:01 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:36:47 : Running synthesis.xit
MIG: 02:36:47 : ################# RUNNING MIG BATCH ###################
MIG: 02:36:47 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 02:36:48 : synp_flow:  -- synthesis_mode: Other
MIG: 02:36:48 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 02:36:48 : vivado_mode: xpg_pa
MIG: 02:36:48 :  locked false  
MIG: 02:36:48 : HDL Language: Verilog
MIG: 02:36:48 : compInfo: false
MIG: 02:36:48 : Vivado Options xc7a100t csg324 -1
MIG: 02:36:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:36:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 02:36:48 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 02:36:48 : I am in catch area
MIG: 02:36:48 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 02:37:26 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 02:37:26 : Component_Name: ddr
MIG: 02:37:26 : Moving ddr ...
MIG: 02:37:26 : Moving ddr.veo ...
MIG: 02:37:26 : Moving ddr_xmdf.tcl ...
MIG: 02:37:28 : Running vlog_synth_rpr.xit
MIG: 02:37:28 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 02:37:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 02:37:29 : Running implementation.xit
MIG: 02:37:29 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 02:37:29 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:52:53 : Running synthesis.xit
MIG: 14:52:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:52:53 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 14:52:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:52:53 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 14:52:53 : vivado_mode: xpg_pa
MIG: 14:52:53 :  locked false  
MIG: 14:52:53 : HDL Language: Verilog
MIG: 14:52:53 : compInfo: false
MIG: 14:52:53 : Vivado Options xc7a100t csg324 -1
MIG: 14:52:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:52:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:52:53 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:52:53 : I am in catch area
MIG: 14:52:53 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 14:53:17 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:53:17 : Component_Name: ddr
MIG: 14:53:17 : Moving ddr ...
MIG: 14:53:17 : Moving ddr.veo ...
MIG: 14:53:17 : Moving ddr_xmdf.tcl ...
MIG: 14:53:18 : Running vlog_synth_rpr.xit
MIG: 14:53:18 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:53:18 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:53:18 : Running implementation.xit
MIG: 14:53:18 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:53:18 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:28:55 : Running synthesis.xit
MIG: 10:28:56 : ################# RUNNING MIG BATCH ###################
MIG: 10:28:56 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 10:28:56 : synp_flow:  -- synthesis_mode: Other
MIG: 10:28:56 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 10:28:56 : vivado_mode: xpg_pa
MIG: 10:28:56 :  locked false  
MIG: 10:28:56 : HDL Language: Verilog
MIG: 10:28:56 : compInfo: false
MIG: 10:28:56 : Vivado Options xc7a100t csg324 -1
MIG: 10:28:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:28:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 10:28:56 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 10:28:56 : I am in catch area
MIG: 10:28:56 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 10:29:20 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:29:20 : Component_Name: ddr
MIG: 10:29:20 : Moving ddr ...
MIG: 10:29:20 : Moving ddr.veo ...
MIG: 10:29:20 : Moving ddr_xmdf.tcl ...
MIG: 10:29:20 : Running vlog_synth_rpr.xit
MIG: 10:29:20 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 10:29:20 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:29:21 : Running implementation.xit
MIG: 10:29:21 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 10:29:21 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 11:50:40 : Running simulation.xit
MIG: 11:50:40 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 11:50:40 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 11:50:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:50:41 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 11:50:41 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:14:27 : Running synthesis.xit
MIG: 14:14:27 : ################# RUNNING MIG BATCH ###################
MIG: 14:14:27 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 14:14:27 : synp_flow:  -- synthesis_mode: Other
MIG: 14:14:27 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 14:14:28 : vivado_mode: xpg_pa
MIG: 14:14:28 :  locked false  
MIG: 14:14:28 : HDL Language: Verilog
MIG: 14:14:28 : compInfo: false
MIG: 14:14:28 : Vivado Options xc7a100t csg324 -1
MIG: 14:14:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:14:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 14:14:28 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 14:14:28 : I am in catch area
MIG: 14:14:28 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 14:15:14 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 14:15:14 : Component_Name: ddr
MIG: 14:15:14 : Moving ddr ...
MIG: 14:15:14 : Moving ddr.veo ...
MIG: 14:15:14 : Moving ddr_xmdf.tcl ...
MIG: 14:15:15 : Running vlog_synth_rpr.xit
MIG: 14:15:15 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:15:15 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 14:15:15 : Running implementation.xit
MIG: 14:15:16 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 14:15:16 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:07:25 : Running simulation.xit
MIG: 17:07:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:07:25 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 17:07:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:07:25 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 17:07:25 : vivado_mode: xpg_pa
MIG: 17:07:25 :  locked false  
MIG: 17:07:25 : HDL Language: Verilog
MIG: 17:07:25 : compInfo: false
MIG: 17:07:25 : Vivado Options xc7a100t csg324 -1
MIG: 17:07:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:07:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 17:07:25 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:07:25 : I am in catch area
MIG: 17:07:25 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 17:08:03 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 17:08:03 : Component_Name: ddr
MIG: 17:08:03 : Moving ddr ...
MIG: 17:08:03 : Moving ddr.veo ...
MIG: 17:08:03 : Moving ddr_xmdf.tcl ...
MIG: 17:08:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:08:04 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 17:08:04 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:35:15 : Running synthesis.xit
MIG: 18:35:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:35:16 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 18:35:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:35:16 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 18:35:16 : vivado_mode: xpg_pa
MIG: 18:35:16 :  locked false  
MIG: 18:35:16 : HDL Language: Verilog
MIG: 18:35:16 : compInfo: false
MIG: 18:35:16 : Vivado Options xc7a100t csg324 -1
MIG: 18:35:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:35:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 18:35:16 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 18:35:16 : I am in catch area
MIG: 18:35:16 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 18:35:50 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 18:35:50 : Component_Name: ddr
MIG: 18:35:50 : Moving ddr ...
MIG: 18:35:50 : Moving ddr.veo ...
MIG: 18:35:50 : Moving ddr_xmdf.tcl ...
MIG: 18:35:51 : Running vlog_synth_rpr.xit
MIG: 18:35:51 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 18:35:51 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 18:35:52 : Running implementation.xit
MIG: 18:35:52 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 18:35:52 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 16:26:04 : Running synthesis.xit
MIG: 16:26:05 : ################# RUNNING MIG BATCH ###################
MIG: 16:26:05 : Writing IN file for 'ddr'...compDirPath: c:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 16:26:05 : synp_flow:  -- synthesis_mode: Other
MIG: 16:26:05 : outputDirectory: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 16:26:05 : vivado_mode: xpg_pa
MIG: 16:26:05 :  locked false  
MIG: 16:26:05 : HDL Language: Verilog
MIG: 16:26:05 : compInfo: false
MIG: 16:26:05 : Vivado Options xc7a100t csg324 -1
MIG: 16:26:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:26:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:26:05 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:26:05 : I am in catch area
MIG: 16:26:05 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 16:26:57 : XML_INPUT_FILE: d:/Documentos/Documentos/CIDIC/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 16:26:57 : Component_Name: ddr
MIG: 16:26:57 : Moving ddr ...
MIG: 16:26:57 : Moving ddr.veo ...
MIG: 16:26:57 : Moving ddr_xmdf.tcl ...
MIG: 16:26:58 : Running vlog_synth_rpr.xit
MIG: 16:26:59 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 16:26:59 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 16:27:00 : Running implementation.xit
MIG: 16:27:00 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 16:27:00 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 19:53:03 : Running synthesis.xit
MIG: 19:53:03 : ################# RUNNING MIG BATCH ###################
MIG: 19:53:03 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 19:53:03 : synp_flow:  -- synthesis_mode: Other
MIG: 19:53:03 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 19:53:03 : vivado_mode: xpg_pa
MIG: 19:53:03 :  locked false  
MIG: 19:53:03 : HDL Language: Verilog
MIG: 19:53:03 : compInfo: false
MIG: 19:53:03 : Vivado Options xc7a100t csg324 -1
MIG: 19:53:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:53:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 19:53:03 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 19:53:03 : I am in catch area
MIG: 19:53:03 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 19:53:12 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 19:53:12 : Component_Name: ddr
MIG: 19:53:12 : Moving ddr_xmdf.tcl ...
MIG: 19:53:12 : Moving ddr ...
MIG: 19:53:12 : Moving ddr.veo ...
MIG: 19:53:12 : Running vlog_synth_rpr.xit
MIG: 19:53:12 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 19:53:12 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 19:53:12 : Running implementation.xit
MIG: 19:53:12 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 19:53:12 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:18:31 : Running synthesis.xit
MIG: 20:18:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:18:31 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 20:18:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:18:31 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 20:18:31 : vivado_mode: xpg_pa
MIG: 20:18:31 :  locked false  
MIG: 20:18:31 : HDL Language: Verilog
MIG: 20:18:31 : compInfo: false
MIG: 20:18:31 : Vivado Options xc7a100t csg324 -1
MIG: 20:18:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:18:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 20:18:31 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:18:31 : I am in catch area
MIG: 20:18:31 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 20:18:37 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 20:18:37 : Component_Name: ddr
MIG: 20:18:37 : Moving ddr_xmdf.tcl ...
MIG: 20:18:37 : Moving ddr ...
MIG: 20:18:37 : Moving ddr.veo ...
MIG: 20:18:37 : Running vlog_synth_rpr.xit
MIG: 20:18:37 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 20:18:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:18:37 : Running implementation.xit
MIG: 20:18:37 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 20:18:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:32:40 : Running simulation.xit
MIG: 20:32:40 : ################# RUNNING MIG BATCH ###################
MIG: 20:32:40 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 20:32:40 : synp_flow:  -- synthesis_mode: Other
MIG: 20:32:40 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 20:32:40 : vivado_mode: xpg_pa
MIG: 20:32:40 :  locked false  
MIG: 20:32:40 : HDL Language: Verilog
MIG: 20:32:40 : compInfo: false
MIG: 20:32:40 : Vivado Options xc7a100t csg324 -1
MIG: 20:32:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:32:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 20:32:40 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:32:40 : I am in catch area
MIG: 20:32:40 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 20:32:46 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 20:32:46 : Component_Name: ddr
MIG: 20:32:46 : Moving ddr_xmdf.tcl ...
MIG: 20:32:46 : Moving ddr ...
MIG: 20:32:46 : Moving ddr.veo ...
MIG: 20:32:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:32:46 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 20:32:46 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 11:03:28 : Running synthesis.xit
MIG: 11:03:28 : ################# RUNNING MIG BATCH ###################
MIG: 11:03:28 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 11:03:28 : synp_flow:  -- synthesis_mode: Other
MIG: 11:03:28 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 11:03:28 : vivado_mode: xpg_pa
MIG: 11:03:28 :  locked false  
MIG: 11:03:28 : HDL Language: Verilog
MIG: 11:03:28 : compInfo: false
MIG: 11:03:28 : Vivado Options xc7a100t csg324 -1
MIG: 11:03:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:03:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:03:28 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:03:28 : I am in catch area
MIG: 11:03:28 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 11:03:35 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 11:03:35 : Component_Name: ddr
MIG: 11:03:35 : Moving ddr_xmdf.tcl ...
MIG: 11:03:35 : Moving ddr ...
MIG: 11:03:35 : Moving ddr.veo ...
MIG: 11:03:35 : Running vlog_synth_rpr.xit
MIG: 11:03:35 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 11:03:35 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 11:03:35 : Running implementation.xit
MIG: 11:03:35 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 11:03:35 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 16:24:50 : Running simulation.xit
MIG: 16:24:50 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:50 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 16:24:50 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:50 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 16:24:50 : vivado_mode: xpg_pa
MIG: 16:24:50 :  locked false  
MIG: 16:24:50 : HDL Language: Verilog
MIG: 16:24:50 : compInfo: false
MIG: 16:24:50 : Vivado Options xc7a100t csg324 -1
MIG: 16:24:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:24:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 16:24:50 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:24:50 : I am in catch area
MIG: 16:24:50 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 16:24:59 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 16:24:59 : Component_Name: ddr
MIG: 16:24:59 : Moving ddr_xmdf.tcl ...
MIG: 16:24:59 : Moving ddr ...
MIG: 16:24:59 : Moving ddr.veo ...
MIG: 16:24:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:24:59 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 16:24:59 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:06:25 : Running synthesis.xit
MIG: 17:06:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:06:26 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 17:06:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:06:26 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 17:06:26 : vivado_mode: xpg_pa
MIG: 17:06:26 :  locked false  
MIG: 17:06:26 : HDL Language: Verilog
MIG: 17:06:26 : compInfo: false
MIG: 17:06:26 : Vivado Options xc7a100t csg324 -1
MIG: 17:06:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:06:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:06:26 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:06:26 : I am in catch area
MIG: 17:06:26 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 17:06:37 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 17:06:37 : Component_Name: ddr
MIG: 17:06:37 : Moving ddr_xmdf.tcl ...
MIG: 17:06:37 : Moving ddr ...
MIG: 17:06:37 : Moving ddr.veo ...
MIG: 17:06:37 : Running vlog_synth_rpr.xit
MIG: 17:06:37 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 17:06:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 17:06:37 : Running implementation.xit
MIG: 17:06:37 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 17:06:37 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:17 : Running synthesis.xit
MIG: 22:37:17 : ################# RUNNING MIG BATCH ###################
MIG: 22:37:17 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 22:37:17 : synp_flow:  -- synthesis_mode: Other
MIG: 22:37:17 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 22:37:17 : vivado_mode: xpg_pa
MIG: 22:37:17 :  locked false  
MIG: 22:37:17 : HDL Language: Verilog
MIG: 22:37:17 : compInfo: false
MIG: 22:37:17 : Vivado Options xc7a100t csg324 -1
MIG: 22:37:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:37:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 22:37:17 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 22:37:17 : I am in catch area
MIG: 22:37:17 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 22:37:28 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 22:37:28 : Component_Name: ddr
MIG: 22:37:28 : Moving ddr_xmdf.tcl ...
MIG: 22:37:28 : Moving ddr ...
MIG: 22:37:28 : Moving ddr.veo ...
MIG: 22:37:28 : Running vlog_synth_rpr.xit
MIG: 22:37:28 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 22:37:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 22:37:28 : Running implementation.xit
MIG: 22:37:28 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 22:37:28 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:12:36 : Running synthesis.xit
MIG: 20:12:36 : ################# RUNNING MIG BATCH ###################
MIG: 20:12:36 : Writing IN file for 'ddr'...compDirPath: /usr/local/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr
MIG: 20:12:36 : synp_flow:  -- synthesis_mode: Other
MIG: 20:12:36 : outputDirectory: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 20:12:36 : vivado_mode: xpg_pa
MIG: 20:12:36 :  locked false  
MIG: 20:12:36 : HDL Language: Verilog
MIG: 20:12:36 : compInfo: false
MIG: 20:12:36 : Vivado Options xc7a100t csg324 -1
MIG: 20:12:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:12:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 20:12:36 : xilinx_path: /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 20:12:36 : I am in catch area
MIG: 20:12:36 : Running /usr/local/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 20:12:46 : XML_INPUT_FILE: /home/cduran/vivado/picorv32_vivado/picorv32_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 20:12:46 : Component_Name: ddr
MIG: 20:12:46 : Moving ddr_xmdf.tcl ...
MIG: 20:12:46 : Moving ddr ...
MIG: 20:12:46 : Moving ddr.veo ...
MIG: 20:12:46 : Running vlog_synth_rpr.xit
MIG: 20:12:46 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 20:12:46 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 20:12:46 : Running implementation.xit
MIG: 20:12:46 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 20:12:46 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:54:42 : xml_input_file: ddr/mig.prj
MIG: 10:54:42 : Absolute path of xml_input_file: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:54:42 : xml_input_file: ddr/mig.prj
MIG: 10:54:42 : Absolute path of xml_input_file: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:54:43 : In updateAllModelParams
MIG: 10:54:43 : ################# RUNNING MIG BATCH ###################
MIG: 10:54:43 : Writing IN file for 'ddr'...compDirPath: /opt/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr
MIG: 10:54:43 : synp_flow:  -- synthesis_mode: Other
MIG: 10:54:43 : outputDirectory: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/_tmp/
MIG: 10:54:43 : vivado_mode: xpg_pa
MIG: 10:54:43 :  locked false  
MIG: 10:54:43 : HDL Language: Verilog
MIG: 10:54:43 : compInfo: true
MIG: 10:54:43 : Vivado Options xc7a100t csg324 -1
MIG: 10:54:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:54:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:54:43 : xilinx_path: /opt/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:54:43 : I am in catch area
MIG: 10:54:43 : Running /opt/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/xil_txt.in -cg_exc_out /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/xil_txt.out ... 
MIG: 10:54:55 : XML_INPUT_FILE: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:54:55 : Component_Name: ddr
MIG: 10:54:55 : Moving ddr ...
MIG: 10:54:55 : Moving ddr.veo ...
MIG: 10:54:55 : Moving ddr_xmdf.tcl ...
MIG: 10:54:55 : XGUI hdlLanguage: Verilog
MIG: 10:54:55 : xgui vivado_mode: xpg_pa
MIG: 10:54:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:54:55 : Reading /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.v ...
MIG: 10:54:56 : 1
MIG: 10:54:56 : Inside fn mem: DDR2
MIG: 10:54:56 : detect_uiclk: 150015002
MIG: 10:54:56 : cntrl:  memtype: DDR2
MIG: 10:54:56 : 1200
MIG: 10:54:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 10:54:56 : DDR2
MIG: 10:54:56 : 
MIG: 10:54:56 : 150015002
MIG: 10:54:56 : 
MIG: 10:54:56 :  polarity_value: 1
MIG: 10:54:56 : 
MIG: 10:54:56 : EXTERNAL
MIG: 10:54:56 : cntrl:  memtype: DDR2
MIG: 10:54:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 10:54:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 10:54:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 10:54:56 : 2
MIG: 10:54:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 10:54:56 : 16
MIG: 10:54:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 10:54:56 : 2
MIG: 10:54:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: ECC ==> OFF
MIG: 10:54:56 : 16
MIG: 10:54:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 10:54:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:54:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:54:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:54:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 10:54:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 10:54:56 : 13
MIG: 10:54:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 10:54:56 : 27
MIG: 10:54:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:54:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 10:54:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 10:54:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 10:54:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 10:54:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 10:54:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 10:54:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 10:54:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 10:54:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 10:54:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 10:54:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 10:54:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 10:54:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 10:54:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 10:54:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 10:54:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 10:54:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 10:54:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 10:54:56 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 10:54:56 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 10:54:56 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:54:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 10:54:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 10:54:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 10:54:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 10:54:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 10:54:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 10:54:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 10:54:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 10:54:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 10:54:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 10:54:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 10:54:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:54:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 10:54:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:54:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 10:54:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 10:54:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 10:54:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 10:54:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 10:54:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 10:54:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:54:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 10:54:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 10:54:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 10:54:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 10:54:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 10:54:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 10:54:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 10:54:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 10:54:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 10:54:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 10:54:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:54:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:54:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:54:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:54:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 10:54:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:54:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 10:54:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 10:54:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 10:54:56 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 10:54:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:54:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 10:54:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 10:54:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 10:54:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_IODELAY_MIG0"
MIG: 10:54:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:54:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:54:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 10:54:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:54:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 10:54:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 10:54:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 10:54:56 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 10:54:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:54:56 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 10:54:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:54:56 : 
MIG: 10:54:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 10:54:56 : 
MIG: 10:54:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 10:54:56 : NOBUF
MIG: 10:54:56 : NONE
MIG: 10:54:56 : 
MIG: 10:54:56 : Same Interface
MIG: 10:54:56 : xml_input_file: ddr/mig.prj
MIG: 10:54:56 : Absolute path of xml_input_file: /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/mig.prj
MIG: 10:54:56 : In updateAllModelParams
MIG: 10:54:56 : IGN:     <ModuleName>ddr</ModuleName> <==>     <ModuleName>ddr</ModuleName> 
MIG: 10:54:56 : IGN:         <InputClkFreq>200.02</InputClkFreq> <==>         <InputClkFreq>200.02</InputClkFreq> 
MIG: 10:54:56 : XGUI hdlLanguage: Verilog
MIG: 10:54:56 : xgui vivado_mode: xpg_pa
MIG: 10:54:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:54:56 : Reading /home/generic/Arquitectura/mriscv_vivado/mriscv_vivado.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig.v ...
MIG: 10:54:57 : 
MIG: 10:54:57 : Inside fn mem: DDR2
MIG: 10:54:57 : detect_uiclk: 150015002
MIG: 10:54:57 : cntrl:  memtype: DDR2
MIG: 10:54:57 : 
MIG: 10:54:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 :  polarity_value: 1
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 : cntrl:  memtype: DDR2
MIG: 10:54:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 10:54:57 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 10:54:57 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: ECC ==> OFF
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 10:54:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:54:57 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:54:57 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:54:57 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 10:54:57 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:54:57 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 10:54:57 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 10:54:57 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 10:54:57 :  Invalid Param: DDR2_AL ==> "0"
MIG: 10:54:57 :  Invalid Param: DDR2_nAL ==> 0
MIG: 10:54:57 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 10:54:57 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 10:54:57 :  Invalid Param: DDR2_CL ==> 5
MIG: 10:54:57 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 10:54:57 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 10:54:57 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 10:54:57 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 4999
MIG: 10:54:57 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 6
MIG: 10:54:57 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 10:54:57 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 10:54:57 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 10:54:57 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 10:54:57 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 8
MIG: 10:54:57 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 10:54:57 :  Invalid Param: DDR2_MMCM_MULT_F ==> 7
MIG: 10:54:57 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:54:57 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 10:54:57 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 10:54:57 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 10:54:57 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 10:54:57 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 10:54:57 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 10:54:57 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 10:54:57 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 10:54:57 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 10:54:57 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 10:54:57 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 10:54:57 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:54:57 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 10:54:57 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:54:57 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 10:54:57 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 10:54:57 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 10:54:57 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 10:54:57 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 10:54:57 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 10:54:57 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:54:57 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 10:54:57 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 10:54:57 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 10:54:57 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 10:54:57 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 10:54:57 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 10:54:57 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 10:54:57 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 10:54:57 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 10:54:57 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 10:54:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:54:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:54:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:54:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:54:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 10:54:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:54:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 10:54:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 10:54:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 10:54:57 :  Invalid Param: DDR2_ORDERING ==> "STRICT"
MIG: 10:54:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:54:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 10:54:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 10:54:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 10:54:57 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DDR_IODELAY_MIG0"
MIG: 10:54:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:54:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:54:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 10:54:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:54:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 10:54:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 10:54:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 10:54:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 10:54:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:54:57 :  Invalid Param: DDR2_tCK ==> 3333
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 2
MIG: 10:54:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:54:57 : 
MIG: 10:54:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 10:54:57 : 
MIG: 10:54:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 : 
MIG: 10:54:57 : Same Interface
