{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698340985330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698340985331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 14:23:05 2023 " "Processing started: Thu Oct 26 14:23:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698340985331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340985331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340985331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698340985420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698340985421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_12bit-compare_12bit_arch " "Found design unit 1: compare_12bit-compare_12bit_arch" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/compare_12bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_12bit " "Found entity 1: compare_12bit" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/compare_12bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_999ms_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_999ms_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_999ms_count-sync_999ms_count_arch " "Found design unit 1: sync_999ms_count-sync_999ms_count_arch" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/sync_999ms_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_999ms_count " "Found entity 1: sync_999ms_count" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/sync_999ms_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_59s_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_59s_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_59s_count-async_59s_count_arch " "Found design unit 1: async_59s_count-async_59s_count_arch" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_59s_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_59s_count " "Found entity 1: async_59s_count" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_59s_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_9_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_9_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_9_count-async_9_count_arch " "Found design unit 1: async_9_count-async_9_count_arch" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_9_count " "Found entity 1: async_9_count" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_6_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_6_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_6_count-async_6_count_arch " "Found design unit 1: async_6_count-async_6_count_arch" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_6_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_6_count " "Found entity 1: async_6_count" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_6_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_chrono-async_chrono_arch " "Found design unit 1: async_chrono-async_chrono_arch" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_chrono.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_chrono " "Found entity 1: async_chrono" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_chrono.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bit-compare_4bit_arch " "Found design unit 1: compare_4bit-compare_4bit_arch" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/compare_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/compare_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_5_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_5_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_5_count-async_5_count_arch " "Found design unit 1: async_5_count-async_5_count_arch" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_5_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990542 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_5_count " "Found entity 1: async_5_count" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_5_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698340990542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340990542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_9_count " "Elaborating entity \"async_9_count\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698340990562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_s async_9_count.vhd(42) " "Verilog HDL or VHDL warning at async_9_count.vhd(42): object \"rst_s\" assigned a value but never read" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698340990563 "|async_9_count"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_comp_o_sff async_9_count.vhd(42) " "Verilog HDL or VHDL warning at async_9_count.vhd(42): object \"test_comp_o_sff\" assigned a value but never read" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698340990563 "|async_9_count"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pb_p_sff async_9_count.vhd(42) " "Verilog HDL or VHDL warning at async_9_count.vhd(42): object \"pb_p_sff\" assigned a value but never read" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698340990563 "|async_9_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit compare_4bit:rst_cmp " "Elaborating entity \"compare_4bit\" for hierarchy \"compare_4bit:rst_cmp\"" {  } { { "async_9_count.vhd" "rst_cmp" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340990566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698340990818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698340991119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698340991119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_a " "No output dependent on input pin \"clk_a\"" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_05/async_9_count.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698340991138 "|async_9_count|clk_a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698340991138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698340991138 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698340991138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698340991138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698340991138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698340991142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 14:23:11 2023 " "Processing ended: Thu Oct 26 14:23:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698340991142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698340991142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698340991142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698340991142 ""}
