Timing Analyzer report for max10_50
Wed Mar 24 10:41:44 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK100MHZ'
 14. Slow 1200mV 85C Model Hold: 'CLK100MHZ'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK100MHZ'
 23. Slow 1200mV 0C Model Hold: 'CLK100MHZ'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK100MHZ'
 31. Fast 1200mV 0C Model Hold: 'CLK100MHZ'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; max10_50                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.9%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; max10_50.sdc  ; OK     ; Wed Mar 24 10:41:40 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK100MHZ  ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK100MHZ } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 102.86 MHz ; 102.86 MHz      ; CLK100MHZ  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+-------+-----------------+
; Clock     ; Slack ; End Point TNS   ;
+-----------+-------+-----------------+
; CLK100MHZ ; 0.278 ; 0.000           ;
+-----------+-------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK100MHZ ; -0.404 ; -1.315        ;
+-----------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+-------+-------------------------------+
; Clock     ; Slack ; End Point TNS                 ;
+-----------+-------+-------------------------------+
; CLK100MHZ ; 4.775 ; 0.000                         ;
+-----------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK100MHZ'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.664      ;
; 0.502 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.440      ;
; 0.509 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.433      ;
; 0.529 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.413      ;
; 0.595 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.347      ;
; 0.636 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.306      ;
; 0.711 ; display:display_inst|hvsync:u_hvsync|pixel_count[8]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.231      ;
; 0.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.112      ;
; 0.840 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.102      ;
; 0.918 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 9.024      ;
; 0.963 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 8.979      ;
; 1.240 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 8.702      ;
; 2.648 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 7.297      ;
; 2.668 ; display:display_inst|seg7_0[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.115     ; 7.238      ;
; 2.791 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 7.154      ;
; 2.841 ; display:display_inst|seg7_2[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 7.101      ;
; 2.850 ; display:display_inst|seg7_4[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.110     ; 7.061      ;
; 2.868 ; display:display_inst|seg7_5[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.077     ; 7.076      ;
; 2.895 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 7.050      ;
; 2.945 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.075     ; 7.001      ;
; 2.974 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.971      ;
; 2.975 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.075     ; 6.971      ;
; 3.021 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.924      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.045 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.897      ;
; 3.051 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.074     ; 6.896      ;
; 3.119 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.826      ;
; 3.169 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.776      ;
; 3.178 ; display:display_inst|seg7_3[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.764      ;
; 3.199 ; display:display_inst|seg7_5[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.077     ; 6.745      ;
; 3.216 ; display:display_inst|seg7_3[6]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.115     ; 6.690      ;
; 3.233 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.074     ; 6.714      ;
; 3.253 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.692      ;
; 3.258 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.687      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.371 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.571      ;
; 3.444 ; display:display_inst|seg7_2[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.109     ; 6.468      ;
; 3.475 ; display:display_inst|seg7_0[3]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.115     ; 6.431      ;
; 3.504 ; display:display_inst|seg7_3[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.115     ; 6.402      ;
; 3.592 ; display:display_inst|seg7_2[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.109     ; 6.320      ;
; 3.595 ; display:display_inst|seg7_4[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.110     ; 6.316      ;
; 3.602 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.075     ; 6.344      ;
; 3.617 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.328      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.652 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.290      ;
; 3.662 ; display:display_inst|seg7_1[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.110     ; 6.249      ;
; 3.672 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.273      ;
; 3.684 ; display:display_inst|seg7_3[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.115     ; 6.222      ;
; 3.727 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.074     ; 6.220      ;
; 3.762 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.001                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.183      ;
; 3.775 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.010                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.076     ; 6.170      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.788 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.154      ;
; 3.852 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; 0.040      ; 0.751      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
; 3.854 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.079     ; 6.088      ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK100MHZ'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.404 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.511      ; 0.229      ;
; -0.374 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.524      ; 0.272      ;
; -0.313 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.510      ; 0.318      ;
; -0.224 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.523      ; 0.420      ;
; 0.454  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; counter[0]                                                            ; counter[0]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.746      ;
; 0.466  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.758      ;
; 0.485  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.777      ;
; 0.494  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.786      ;
; 0.503  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.795      ;
; 0.504  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.796      ;
; 0.510  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.802      ;
; 0.540  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.831      ;
; 0.542  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.833      ;
; 0.545  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.837      ;
; 0.546  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.838      ;
; 0.551  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.843      ;
; 0.555  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.847      ;
; 0.579  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[8]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.981      ;
; 0.584  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.986      ;
; 0.588  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.990      ;
; 0.588  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.990      ;
; 0.588  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.990      ;
; 0.590  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.992      ;
; 0.591  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.993      ;
; 0.593  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.995      ;
; 0.593  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 0.995      ;
; 0.634  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 1.036      ;
; 0.638  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 1.040      ;
; 0.639  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 1.041      ;
; 0.641  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 1.043      ;
; 0.642  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.934      ;
; 0.643  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.935      ;
; 0.643  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.935      ;
; 0.662  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[8]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.953      ;
; 0.671  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.962      ;
; 0.672  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.963      ;
; 0.672  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.963      ;
; 0.673  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.964      ;
; 0.673  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.964      ;
; 0.674  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.965      ;
; 0.674  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.965      ;
; 0.677  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.968      ;
; 0.677  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.190      ; 1.079      ;
; 0.677  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.969      ;
; 0.678  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.969      ;
; 0.679  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.971      ;
; 0.681  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.973      ;
; 0.683  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.975      ;
; 0.683  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.975      ;
; 0.684  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.976      ;
; 0.686  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.978      ;
; 0.686  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.977      ;
; 0.687  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.979      ;
; 0.689  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.980      ;
; 0.689  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.981      ;
; 0.689  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.981      ;
; 0.690  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.982      ;
; 0.691  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.983      ;
; 0.692  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.984      ;
; 0.693  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.985      ;
; 0.695  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.987      ;
; 0.698  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.990      ;
; 0.701  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 0.993      ;
; 0.703  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3] ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.994      ;
; 0.705  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.996      ;
; 0.707  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.998      ;
; 0.708  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 0.999      ;
; 0.709  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.001      ;
; 0.709  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.000      ;
; 0.711  ; counter[35]                                                           ; display:display_inst|segments_fixed[19]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.002      ;
; 0.711  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.003      ;
; 0.713  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.004      ;
; 0.722  ; display:display_inst|color_fixed.000                                  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.013      ;
; 0.732  ; counter[29]                                                           ; display:display_inst|segments_fixed[13]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.023      ;
; 0.732  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[1]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.081      ; 1.025      ;
; 0.734  ; counter[17]                                                           ; display:display_inst|segments_fixed[1]                                                                                     ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.025      ;
; 0.736  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.028      ;
; 0.738  ; counter[11]                                                           ; counter[11]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738  ; counter[10]                                                           ; counter[10]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738  ; counter[2]                                                            ; counter[2]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738  ; counter[14]                                                           ; counter[14]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738  ; counter[12]                                                           ; counter[12]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739  ; counter[9]                                                            ; counter[9]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739  ; counter[8]                                                            ; counter[8]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739  ; counter[7]                                                            ; counter[7]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739  ; counter[6]                                                            ; counter[6]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739  ; counter[4]                                                            ; counter[4]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[1] ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740  ; counter[13]                                                           ; counter[13]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741  ; counter[5]                                                            ; counter[5]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741  ; counter[3]                                                            ; counter[3]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[2] ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[1]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.080      ; 1.033      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 109.93 MHz ; 109.93 MHz      ; CLK100MHZ  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; CLK100MHZ ; 0.903 ; 0.000          ;
+-----------+-------+----------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK100MHZ ; -0.329 ; -1.019        ;
+-----------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+-------+------------------------------+
; Clock     ; Slack ; End Point TNS                ;
+-----------+-------+------------------------------+
; CLK100MHZ ; 4.780 ; 0.000                        ;
+-----------+-------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK100MHZ'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.903 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 9.047      ;
; 1.092 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.858      ;
; 1.119 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.831      ;
; 1.140 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.810      ;
; 1.200 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.750      ;
; 1.219 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.731      ;
; 1.299 ; display:display_inst|hvsync:u_hvsync|pixel_count[8]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.651      ;
; 1.401 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.549      ;
; 1.412 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.538      ;
; 1.462 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.488      ;
; 1.524 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.426      ;
; 1.771 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.072     ; 8.179      ;
; 3.115 ; display:display_inst|seg7_0[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 6.804      ;
; 3.185 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.768      ;
; 3.295 ; display:display_inst|seg7_4[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 6.629      ;
; 3.316 ; display:display_inst|seg7_5[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.637      ;
; 3.350 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.603      ;
; 3.374 ; display:display_inst|seg7_2[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.577      ;
; 3.402 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.551      ;
; 3.430 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.067     ; 6.525      ;
; 3.469 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.067     ; 6.486      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.500 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.451      ;
; 3.515 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.438      ;
; 3.560 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.066     ; 6.396      ;
; 3.572 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.381      ;
; 3.573 ; display:display_inst|seg7_5[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.380      ;
; 3.584 ; display:display_inst|seg7_3[6]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 6.335      ;
; 3.591 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.362      ;
; 3.655 ; display:display_inst|seg7_3[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.296      ;
; 3.674 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.066     ; 6.282      ;
; 3.677 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.276      ;
; 3.718 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.235      ;
; 3.718 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 6.235      ;
; 3.765 ; display:display_inst|seg7_2[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 6.159      ;
; 3.829 ; display:display_inst|seg7_0[3]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 6.090      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.830 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 6.121      ;
; 3.851 ; display:display_inst|seg7_3[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 6.068      ;
; 3.957 ; display:display_inst|seg7_4[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 5.967      ;
; 3.957 ; display:display_inst|seg7_2[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 5.967      ;
; 3.984 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; 0.172      ; 0.793      ;
; 4.010 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.067     ; 5.945      ;
; 4.018 ; display:display_inst|seg7_1[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 5.906      ;
; 4.026 ; display:display_inst|seg7_3[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 5.893      ;
; 4.051 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; 0.184      ; 0.738      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.079 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.872      ;
; 4.087 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 5.866      ;
; 4.106 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.001                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 5.847      ;
; 4.116 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.010                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 5.837      ;
; 4.143 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.066     ; 5.813      ;
; 4.162 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.069     ; 5.791      ;
; 4.168 ; display:display_inst|seg7_4[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.098     ; 5.756      ;
; 4.172 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; 0.171      ; 0.894      ;
; 4.192 ; display:display_inst|seg7_0[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.103     ; 5.727      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.207 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.744      ;
; 4.229 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.722      ;
; 4.229 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.071     ; 5.722      ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK100MHZ'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.329 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.583      ; 0.362      ;
; -0.291 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.596      ; 0.413      ;
; -0.249 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.582      ; 0.441      ;
; -0.150 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.595      ; 0.553      ;
; 0.402  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; counter[0]                                                            ; counter[0]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.669      ;
; 0.417  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.684      ;
; 0.449  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.716      ;
; 0.458  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.725      ;
; 0.472  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.739      ;
; 0.473  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.739      ;
; 0.479  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.746      ;
; 0.504  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.771      ;
; 0.505  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.772      ;
; 0.506  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.773      ;
; 0.508  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.775      ;
; 0.510  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.777      ;
; 0.514  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.781      ;
; 0.516  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[8]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.879      ;
; 0.524  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.887      ;
; 0.524  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.887      ;
; 0.524  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.887      ;
; 0.527  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.167      ; 0.889      ;
; 0.529  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.167      ; 0.891      ;
; 0.531  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.167      ; 0.893      ;
; 0.531  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.167      ; 0.893      ;
; 0.552  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.915      ;
; 0.595  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.958      ;
; 0.600  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.866      ;
; 0.600  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.866      ;
; 0.601  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.964      ;
; 0.601  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.964      ;
; 0.601  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.867      ;
; 0.603  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.168      ; 0.966      ;
; 0.610  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[8]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.877      ;
; 0.620  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.887      ;
; 0.620  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.887      ;
; 0.626  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.892      ;
; 0.627  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.893      ;
; 0.627  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.893      ;
; 0.628  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.894      ;
; 0.628  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.894      ;
; 0.630  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.897      ;
; 0.631  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.897      ;
; 0.631  ; counter[35]                                                           ; display:display_inst|segments_fixed[19]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.897      ;
; 0.632  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.899      ;
; 0.632  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.899      ;
; 0.634  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.901      ;
; 0.637  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.904      ;
; 0.637  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.904      ;
; 0.638  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.905      ;
; 0.639  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.167      ; 1.001      ;
; 0.639  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.906      ;
; 0.639  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.906      ;
; 0.640  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.906      ;
; 0.641  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.907      ;
; 0.643  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.909      ;
; 0.643  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.910      ;
; 0.644  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.910      ;
; 0.644  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.910      ;
; 0.644  ; display:display_inst|color_fixed.000                                  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.911      ;
; 0.645  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.912      ;
; 0.646  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.912      ;
; 0.646  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.912      ;
; 0.647  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647  ; counter[29]                                                           ; display:display_inst|segments_fixed[13]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.913      ;
; 0.649  ; counter[17]                                                           ; display:display_inst|segments_fixed[1]                                                                                     ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.915      ;
; 0.650  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.917      ;
; 0.651  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[1]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.918      ;
; 0.653  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.920      ;
; 0.654  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3] ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.921      ;
; 0.656  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.923      ;
; 0.657  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.924      ;
; 0.660  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.927      ;
; 0.660  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.927      ;
; 0.663  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.929      ;
; 0.668  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.935      ;
; 0.674  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.940      ;
; 0.678  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.944      ;
; 0.679  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.945      ;
; 0.679  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.946      ;
; 0.680  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.946      ;
; 0.681  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.947      ;
; 0.682  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.949      ;
; 0.682  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.949      ;
; 0.682  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.949      ;
; 0.683  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684  ; display:display_inst|color_fixed.001                                  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.073      ; 0.952      ;
; 0.685  ; counter[2]                                                            ; counter[2]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685  ; counter[12]                                                           ; counter[12]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.952      ;
; 0.685  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686  ; counter[11]                                                           ; counter[11]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.952      ;
; 0.686  ; counter[9]                                                            ; counter[9]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.952      ;
; 0.686  ; counter[14]                                                           ; counter[14]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687  ; counter[10]                                                           ; counter[10]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687  ; counter[8]                                                            ; counter[8]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687  ; counter[7]                                                            ; counter[7]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.071      ; 0.953      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; CLK100MHZ ; 4.083 ; 0.000          ;
+-----------+-------+----------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK100MHZ ; -0.223 ; -0.786        ;
+-----------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+-------+------------------------------+
; Clock     ; Slack ; End Point TNS                ;
+-----------+-------+------------------------------+
; CLK100MHZ ; 4.396 ; 0.000                        ;
+-----------+-------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK100MHZ'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.083 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; -0.077     ; 0.658      ;
; 4.101 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; -0.071     ; 0.646      ;
; 4.192 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; -0.071     ; 0.696      ;
; 4.195 ; CLK100MHZ                                            ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 5.000        ; -0.077     ; 0.687      ;
; 5.863 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 4.108      ;
; 5.976 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.995      ;
; 5.991 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.980      ;
; 6.021 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.950      ;
; 6.022 ; display:display_inst|hvsync:u_hvsync|pixel_count[8]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.949      ;
; 6.028 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.943      ;
; 6.051 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.920      ;
; 6.096 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.875      ;
; 6.108 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.863      ;
; 6.149 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.822      ;
; 6.206 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.765      ;
; 6.251 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.720      ;
; 6.829 ; display:display_inst|seg7_0[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.054     ; 3.124      ;
; 6.910 ; display:display_inst|seg7_4[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 3.044      ;
; 6.913 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 3.057      ;
; 6.914 ; display:display_inst|seg7_5[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.034     ; 3.059      ;
; 6.950 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 3.020      ;
; 6.965 ; display:display_inst|seg7_2[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.006      ;
; 6.968 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 3.003      ;
; 6.971 ; display:display_inst|seg7_3[6]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.983      ;
; 6.972 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 2.999      ;
; 6.996 ; display:display_inst|hvsync:u_hvsync|pixel_count[4]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.974      ;
; 6.998 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[3]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.974      ;
; 7.023 ; display:display_inst|seg7_5[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.034     ; 2.950      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.034 ; display:display_inst|hvsync:u_hvsync|pixel_count[3]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.938      ;
; 7.047 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.923      ;
; 7.054 ; display:display_inst|hvsync:u_hvsync|pixel_count[11] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.916      ;
; 7.085 ; display:display_inst|seg7_2[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.869      ;
; 7.101 ; display:display_inst|seg7_3[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.853      ;
; 7.105 ; display:display_inst|seg7_3[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 2.866      ;
; 7.105 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.865      ;
; 7.128 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[2]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.844      ;
; 7.128 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.842      ;
; 7.164 ; display:display_inst|hvsync:u_hvsync|pixel_count[10] ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.806      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.176 ; display:display_inst|hvsync:u_hvsync|pixel_count[1]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.796      ;
; 7.184 ; display:display_inst|seg7_0[3]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.054     ; 2.769      ;
; 7.199 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.010                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 2.772      ;
; 7.200 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.001                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 2.771      ;
; 7.219 ; display:display_inst|hvsync:u_hvsync|pixel_count[9]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.751      ;
; 7.221 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.036     ; 2.750      ;
; 7.229 ; display:display_inst|seg7_3[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.725      ;
; 7.231 ; display:display_inst|seg7_4[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.723      ;
; 7.232 ; display:display_inst|seg7_2[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.722      ;
; 7.235 ; display:display_inst|seg7_4[5]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.719      ;
; 7.262 ; display:display_inst|color_fixed.101                 ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|balance_acc[1]                                                      ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.710      ;
; 7.270 ; display:display_inst|seg7_1[4]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.053     ; 2.684      ;
; 7.280 ; display:display_inst|hvsync:u_hvsync|pixel_count[6]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.690      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.285 ; display:display_inst|hvsync:u_hvsync|pixel_count[2]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.687      ;
; 7.296 ; display:display_inst|seg7_0[2]                       ; display:display_inst|color_fixed.101                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.054     ; 2.657      ;
; 7.317 ; display:display_inst|hvsync:u_hvsync|pixel_count[7]  ; display:display_inst|color_fixed.000                                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.037     ; 2.653      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[10]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[9]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[6]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[0]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[1]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[2]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[3]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[4]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[5]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[7]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.333 ; display:display_inst|hvsync:u_hvsync|pixel_count[5]  ; display:display_inst|hvsync:u_hvsync|pixel_count[8]                                                                        ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.639      ;
; 7.338 ; display:display_inst|hvsync:u_hvsync|pixel_count[0]  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 10.000       ; -0.035     ; 2.634      ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK100MHZ'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.223 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.156      ; -0.010     ;
; -0.220 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.150      ; -0.013     ;
; -0.181 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.150      ; 0.025      ;
; -0.162 ; CLK100MHZ                                                             ; display:display_inst|altddio_out1:u_ddio0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.156      ; 0.050      ;
; 0.188  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; counter[0]                                                            ; counter[0]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[2]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.314      ;
; 0.199  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.319      ;
; 0.200  ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[0]                         ; display:display_inst|hdmi:u_hdmi|TMDS_mod5[1]                                                                              ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.319      ;
; 0.206  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[8]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.381      ;
; 0.208  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.383      ;
; 0.209  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.384      ;
; 0.209  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.384      ;
; 0.211  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.386      ;
; 0.211  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[1]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.386      ;
; 0.211  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.386      ;
; 0.211  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.386      ;
; 0.215  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.390      ;
; 0.223  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.343      ;
; 0.224  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.344      ;
; 0.225  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.345      ;
; 0.229  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.349      ;
; 0.232  ; display:display_inst|segments_fixed[10]                               ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.352      ;
; 0.236  ; display:display_inst|segments_fixed[14]                               ; display:display_inst|seg7_3[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.356      ;
; 0.241  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.416      ;
; 0.244  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[1]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.419      ;
; 0.245  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_G|TMDS[6]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.420      ;
; 0.247  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[2]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.422      ;
; 0.253  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.373      ;
; 0.254  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[4]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bh[3]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.374      ;
; 0.262  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[0]        ; display:display_inst|hdmi:u_hdmi|TMDS_shift_rl[4]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.091      ; 0.437      ;
; 0.270  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[8]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.390      ;
; 0.271  ; display:display_inst|r_hsync                                          ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.391      ;
; 0.272  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.392      ;
; 0.274  ; counter[35]                                                           ; display:display_inst|segments_fixed[19]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.393      ;
; 0.275  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.395      ;
; 0.276  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[1]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_bl[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.396      ;
; 0.276  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                  ; display:display_inst|hvsync:u_hvsync|pixel_count[11]                                                                       ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.395      ;
; 0.276  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.396      ;
; 0.276  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.396      ;
; 0.276  ; display:display_inst|color_fixed.000                                  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_B|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.396      ;
; 0.277  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.397      ;
; 0.278  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.398      ;
; 0.278  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.398      ;
; 0.278  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.398      ;
; 0.278  ; counter[29]                                                           ; display:display_inst|segments_fixed[13]                                                                                    ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.397      ;
; 0.279  ; counter[17]                                                           ; display:display_inst|segments_fixed[1]                                                                                     ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.398      ;
; 0.280  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.400      ;
; 0.280  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.400      ;
; 0.280  ; display:display_inst|segments_fixed[20]                               ; display:display_inst|seg7_5[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.400      ;
; 0.280  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.400      ;
; 0.281  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.401      ;
; 0.283  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.403      ;
; 0.284  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.404      ;
; 0.284  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.404      ;
; 0.286  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.406      ;
; 0.287  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.407      ;
; 0.287  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.407      ;
; 0.287  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.407      ;
; 0.287  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.407      ;
; 0.288  ; display:display_inst|segments_fixed[0]                                ; display:display_inst|seg7_0[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.408      ;
; 0.288  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.408      ;
; 0.289  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.409      ;
; 0.289  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.409      ;
; 0.289  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.409      ;
; 0.289  ; display:display_inst|segments_fixed[13]                               ; display:display_inst|seg7_3[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.409      ;
; 0.290  ; display:display_inst|segments_fixed[17]                               ; display:display_inst|seg7_4[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.410      ;
; 0.290  ; display:display_inst|segments_fixed[16]                               ; display:display_inst|seg7_4[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.410      ;
; 0.291  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[6]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.411      ;
; 0.291  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[2]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.411      ;
; 0.292  ; display:display_inst|color_fixed.001                                  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[5]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293  ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|balance_acc[3] ; display:display_inst|hdmi:u_hdmi|TMDS_encoder:encode_R|TMDS[5]                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; display:display_inst|segments_fixed[9]                                ; display:display_inst|seg7_2[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; counter[12]                                                           ; counter[12]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294  ; counter[11]                                                           ; counter[11]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; counter[10]                                                           ; counter[10]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; counter[2]                                                            ; counter[2]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[4]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; counter[14]                                                           ; counter[14]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; counter[13]                                                           ; counter[13]                                                                                                                ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; display:display_inst|segments_fixed[12]                               ; display:display_inst|seg7_3[3]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; display:display_inst|segments_fixed[1]                                ; display:display_inst|seg7_0[1]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; display:display_inst|segments_fixed[8]                                ; display:display_inst|seg7_2[0]                                                                                             ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[1]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[0]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[3]                     ; display:display_inst|hdmi:u_hdmi|TMDS_shift_gh[2]                                                                          ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; counter[9]                                                            ; counter[9]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; counter[8]                                                            ; counter[8]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; counter[7]                                                            ; counter[7]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; counter[6]                                                            ; counter[6]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295  ; counter[4]                                                            ; counter[4]                                                                                                                 ; CLK100MHZ    ; CLK100MHZ   ; 0.000        ; 0.035      ; 0.414      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+-------+--------+----------+---------+---------------------+
; Clock            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack ; 0.278 ; -0.404 ; N/A      ; N/A     ; 4.396               ;
;  CLK100MHZ       ; 0.278 ; -0.404 ; N/A      ; N/A     ; 4.396               ;
; Design-wide TNS  ; 0.0   ; -1.315 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK100MHZ       ; 0.000 ; -1.315 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FTDI_BD0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTDI_BD3                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTD[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FTC[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[18]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO[19]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK100MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; TMDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; TMDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; TMDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; TMDS[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; TMDS[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK100MHZ  ; CLK100MHZ ; 3801     ; 4        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK100MHZ  ; CLK100MHZ ; 3801     ; 4        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------+
; Clock Status Summary                                                          ;
+--------------------------------------------+-----------+------+---------------+
; Target                                     ; Clock     ; Type ; Status        ;
+--------------------------------------------+-----------+------+---------------+
; CLK100MHZ                                  ; CLK100MHZ ; Base ; Constrained   ;
; display:display_inst|hvsync:u_hvsync|hsync ;           ; Base ; Unconstrained ;
+--------------------------------------------+-----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK100MHZ  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; CLK100MHZ  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 24 10:41:37 2021
Info: Command: quartus_sta max10 -c max10_50
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'max10_50.sdc'
Warning (332174): Ignored filter at max10_50.sdc(45): inst2|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 45
Warning (332174): Ignored filter at max10_50.sdc(45): inst2|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 45
Critical Warning (332049): Ignored create_generated_clock at max10_50.sdc(45): Argument <targets> is an empty collection File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 45
    Info (332050): create_generated_clock -name {inst2|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {inst2|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -master_clock {CLK100MHZ} [get_pins {inst2|altpll_component|auto_generated|pll1|clk[0]}]  File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 45
Warning (332049): Ignored create_generated_clock at max10_50.sdc(45): Argument -source is an empty collection File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 45
Warning (332174): Ignored filter at max10_50.sdc(58): inst2|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 58
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_from with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 58
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 58
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_to with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 58
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -rise_from with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 59
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 59
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -fall_to with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 59
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -fall_from with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 60
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 60
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -rise_to with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 60
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_from with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 61
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 61
Warning (332049): Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_to with value [get_clocks {inst2|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: /home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc Line: 61
Warning (332060): Node: display:display_inst|hvsync:u_hvsync|hsync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register display:display_inst|hvsync:u_hvsync|line_count[9] is being clocked by display:display_inst|hvsync:u_hvsync|hsync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)
    Critical Warning (332169): From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 CLK100MHZ 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.404              -1.315 CLK100MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.775               0.000 CLK100MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: display:display_inst|hvsync:u_hvsync|hsync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register display:display_inst|hvsync:u_hvsync|line_count[9] is being clocked by display:display_inst|hvsync:u_hvsync|hsync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)
    Critical Warning (332169): From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.903               0.000 CLK100MHZ 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.329              -1.019 CLK100MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.780               0.000 CLK100MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: display:display_inst|hvsync:u_hvsync|hsync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register display:display_inst|hvsync:u_hvsync|line_count[9] is being clocked by display:display_inst|hvsync:u_hvsync|hsync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)
    Critical Warning (332169): From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 4.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.083               0.000 CLK100MHZ 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.223              -0.786 CLK100MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.396               0.000 CLK100MHZ 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 683 megabytes
    Info: Processing ended: Wed Mar 24 10:41:44 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


