============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 12 2019  09:08:18 am
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (47967 ps) Setup Check with Pin u_mtm_Alu_serializer/buffer_reg[2]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) rst_n
          Clock: (R) clk
       Endpoint: (R) u_mtm_Alu_serializer/buffer_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     173                  
       Uncertainty:-     300                  
     Required Time:=   99527                  
      Launch Clock:-       0                  
       Input Delay:-   50000                  
         Data Path:-    1560                  
             Slack:=   47967                  

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags     Arc     Edge      Cell        Fanout  Load Trans Delay Arrival 
#                                                                                      (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------
  rst_n                                -       -         R     (arrival)           16 160.3   200     0   50000 
  u_mtm_Alu_serializer/g2762/AUS       -       EIN1->AUS F     UCL_NAND2_WIDEN      1  13.7   184   127   50127 
  u_mtm_Alu_serializer/g2708/AUS       -       EIN1->AUS R     UCL_NOR2             1  13.2   325   180   50307 
  u_mtm_Alu_serializer/g2705/AUS       -       EIN0->AUS F     UCL_NAND2A           3  41.0   748   439   50746 
  u_mtm_Alu_serializer/g2698/AUS       -       EIN->AUS  R     UCL_INV2             3  56.6   417   300   51046 
  u_mtm_Alu_serializer/g2696/AUS       -       EIN->AUS  R     UCL_BUF8_2          16 155.9   234   294   51340 
  u_mtm_Alu_serializer/g2630/AUS       -       EIN1->AUS R     UCL_AON2B_2          1  13.2   206   219   51560 
  u_mtm_Alu_serializer/buffer_reg[2]/D <<<     -         R     UCL_DFF              1     -     -     0   51560 
#---------------------------------------------------------------------------------------------------------------

