
*** Running vivado
    with args -log design_1_axi_interface_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_interface_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_interface_0_0.tcl -notrace
Command: synth_design -top design_1_axi_interface_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1286.414 ; gain = 85.000 ; free physical = 112 ; free virtual = 637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interface_0_0' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_interface_0_0/synth/design_1_axi_interface_0_0.vhd:92]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_interface_v2_37a' declared at '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a.vhd:5' bound to instance 'U0' of component 'axi_interface_v2_37a' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_interface_0_0/synth/design_1_axi_interface_0_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_interface_v2_37a' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a.vhd:58]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_interface_v2_37a_S00_AXI' declared at '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:5' bound to instance 'axi_interface_v2_37a_S00_AXI_inst' of component 'axi_interface_v2_37a_S00_AXI' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a.vhd:105]
INFO: [Synth 8-638] synthesizing module 'axi_interface_v2_37a_S00_AXI' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:97]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:370]
WARNING: [Synth 8-614] signal 'slv_reg0_wr' is read in the process but is not in the sensitivity list [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'slv_reg1_wr' is read in the process but is not in the sensitivity list [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'slv_reg2_wr' is read in the process but is not in the sensitivity list [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'slv_reg3_wr' is read in the process but is not in the sensitivity list [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:365]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'axi_interface_v2_37a_S00_AXI' (1#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a_S00_AXI.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'axi_interface_v2_37a' (2#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ipshared/1881/hdl/axi_interface_v2_37a.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interface_0_0' (3#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_interface_0_0/synth/design_1_axi_interface_0_0.vhd:92]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_interface_v2_37a_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1331.023 ; gain = 129.609 ; free physical = 221 ; free virtual = 636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1331.023 ; gain = 129.609 ; free physical = 212 ; free virtual = 633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1331.023 ; gain = 129.609 ; free physical = 212 ; free virtual = 633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1657.035 ; gain = 0.000 ; free physical = 670 ; free virtual = 1146
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 821 ; free virtual = 1316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 819 ; free virtual = 1314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:21 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 819 ; free virtual = 1314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 809 ; free virtual = 1311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_interface_v2_37a_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_axi_interface_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/axi_interface_v2_37a_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/axi_interface_v2_37a_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_interface_v2_37a_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_interface_v2_37a_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_interface_v2_37a_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_interface_v2_37a_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_interface_v2_37a_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_axi_interface_0_0.
INFO: [Synth 8-3332] Sequential element (U0/axi_interface_v2_37a_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_axi_interface_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:23 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 769 ; free virtual = 1289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 352 ; free virtual = 887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 347 ; free virtual = 882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:38 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 341 ; free virtual = 877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 395 ; free virtual = 932
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   229|
|2     |  U0                                  |axi_interface_v2_37a         |   229|
|3     |    axi_interface_v2_37a_S00_AXI_inst |axi_interface_v2_37a_S00_AXI |   229|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.035 ; gain = 455.621 ; free physical = 394 ; free virtual = 932
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1657.035 ; gain = 129.609 ; free physical = 508 ; free virtual = 1046
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:39 . Memory (MB): peak = 1657.043 ; gain = 455.621 ; free physical = 517 ; free virtual = 1055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 1657.043 ; gain = 475.086 ; free physical = 457 ; free virtual = 1017
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_axi_interface_0_0_synth_1/design_1_axi_interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_axi_interface_0_0/design_1_axi_interface_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_axi_interface_0_0_synth_1/design_1_axi_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_interface_0_0_utilization_synth.rpt -pb design_1_axi_interface_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1681.047 ; gain = 0.000 ; free physical = 383 ; free virtual = 1012
INFO: [Common 17-206] Exiting Vivado at Wed Sep 12 01:38:08 2018...
