--------------------------------------------------------------------------------
Release 13.4 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   1.923ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 
ns HIGH 14 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.948ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Ethernet_Lite_RX_CLK_IBUF" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   3.749ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "Ethernet_Lite_RX_CLK_IBUF" PERIOD = 40 ns HIGH 14 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.657ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk_path" TIG;

 559762 paths analyzed, 36295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk_path" TIG;

 350324 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH 
"TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk_path" TIG;

 19 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.456ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_path1 = MAXDELAY FROM TIMEGRP "globclk" TO TIMEGRP 
"hdmipclk" 14 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 393 paths analyzed, 393 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.418ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_path2 = MAXDELAY FROM TIMEGRP "hdmipclk" TO TIMEGRP 
"globclk" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 870 paths analyzed, 341 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.556ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP         
"clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP 
"clk_600_0000MHzPLL0_nobuf"         TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" 
TS_sys_clk_pin         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80 paths analyzed, 73 endpoints analyzed, 14 failing endpoints
 14 timing errors detected. (14 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.246ns.
--------------------------------------------------------------------------------
Slack:                  -1.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3 (FF)
  Destination:          chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.483ns (3.275 - 3.758)
  Source Clock:         clock_generator_0_CLKOUT3 rising at 208.333ns
  Destination Clock:    clk_100_0000MHzPLL0 rising at 210.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.282ns

  Maximum Data Path at Slow Process Corner: camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3 to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.DQ      Tcko                  0.408   camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
                                                       camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
    SLICE_X43Y48.B5      net (fanout=21)       0.560   camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
    SLICE_X43Y48.BMUX    Tilo                  0.313   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/iTRIG_IN<1>
                                                       camera_stream_0/camera_stream_0/camctl/state_DEBUG<0>1
    SLICE_X43Y48.AX      net (fanout=1)        0.548   camera_stream_0_DEBUG<0>
    SLICE_X43Y48.CLK     Tdick                 0.063   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/iTRIG_IN<1>
                                                       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.784ns logic, 1.108ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3 (FF)
  Destination:          chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.483ns (3.275 - 3.758)
  Source Clock:         clock_generator_0_CLKOUT3 rising at 208.333ns
  Destination Clock:    clk_100_0000MHzPLL0 rising at 210.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.282ns

  Maximum Data Path at Slow Process Corner: camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3 to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.DQ      Tcko                  0.408   camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
                                                       camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
    SLICE_X43Y48.D3      net (fanout=21)       0.518   camera_stream_0/camera_stream_0/camctl/state_FSM_FFd3
    SLICE_X43Y48.D       Tilo                  0.259   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/iTRIG_IN<1>
                                                       camera_stream_0/camera_stream_0/camctl/state_DEBUG<2>1
    SLICE_X43Y48.BX      net (fanout=1)        0.603   camera_stream_0_DEBUG<2>
    SLICE_X43Y48.CLK     Tdick                 0.063   chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/iTRIG_IN<1>
                                                       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.730ns logic, 1.121ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0 (FF)
  Destination:          camera_stream_0/camera_stream_0/count_5 (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.484ns (3.269 - 3.753)
  Source Clock:         clock_generator_0_CLKOUT3 rising at 208.333ns
  Destination Clock:    clk_100_0000MHzPLL0 rising at 210.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.282ns

  Maximum Data Path at Slow Process Corner: proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0 to camera_stream_0/camera_stream_0/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   proc_sys_reset_0_Peripheral_aresetn
                                                       proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0
    SLICE_X15Y27.B6      net (fanout=1)        0.279   proc_sys_reset_0_Peripheral_aresetn
    SLICE_X15Y27.B       Tilo                  0.259   camera_stream_0/camera_stream_0/ARESETN_inv
                                                       camera_stream_0/camera_stream_0/ARESETN_inv1_INV_0
    SLICE_X14Y27.SR      net (fanout=3)        0.472   camera_stream_0/camera_stream_0/ARESETN_inv
    SLICE_X14Y27.CLK     Tsrck                 0.442   camera_stream_0/camera_stream_0/count<7>
                                                       camera_stream_0/camera_stream_0/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.092ns logic, 0.751ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" 
TS_sys_clk_pin         * 0.24 PHASE 20.8333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" 
TS_sys_clk_pin         * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3747 paths analyzed, 789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.703ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dcm
ClkO_1         = PERIOD TIMEGRP         
"axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_DcmCl
kO_1"         TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 * 0.744 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pll
Out_x2_1         = PERIOD TIMEGRP         
"axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOu
t_x2_1"         
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dcm
ClkO_1         * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.569ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pll
Out_x1_1         = PERIOD TIMEGRP         
"axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOu
t_x1_1"         
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dcm
ClkO_1         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7014 paths analyzed, 1458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.720ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pll
Out_x10_1         = PERIOD TIMEGRP         
"axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_PllOu
t_x10_1"         
TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dcm
ClkO_1         * 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.201ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.078ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     17.246ns|            0|           14|            0|        10924|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|     17.246ns|      6.799ns|           14|            0|           80|         7097|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
|  TS_axi_hdmi_0_axi_hdmi_0_USE_|     13.441ns|      5.000ns|      9.138ns|            0|            0|            0|         7097|
|  HDMI_OUT_Inst_AxiHDMITransmit|             |             |             |             |             |             |             |
|  ter_Inst_DynClkGen_DcmClkO_1 |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      6.720ns|      4.569ns|          N/A|            0|            0|           83|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x2_1                        |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|     13.441ns|      8.720ns|          N/A|            0|            0|         7014|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x1_1                        |             |             |             |             |             |             |             |
|   TS_axi_hdmi_0_axi_hdmi_0_USE|      1.344ns|          N/A|          N/A|            0|            0|            0|            0|
|   _HDMI_OUT_Inst_AxiHDMITransm|             |             |             |             |             |             |             |
|   itter_Inst_DynClkGen_PllOut_|             |             |             |             |             |             |             |
|   x10_1                       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     41.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL1_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     41.667ns|      7.703ns|          N/A|            0|            0|         3747|            0|
| erator_0_SIG_PLL1_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                          | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                         | Phase  |
------------+------------+------------+------------+------------+------------------------------------------+--------+
CAMA_D_I<0> |    0.710(R)|      FAST  |    0.330(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<1> |    0.693(R)|      FAST  |    0.360(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<2> |    0.892(R)|      FAST  |    0.115(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<3> |    1.078(R)|      FAST  |   -0.119(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<4> |    0.988(R)|      FAST  |   -0.064(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<5> |    0.652(R)|      FAST  |    0.442(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<6> |    1.072(R)|      FAST  |   -0.174(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_D_I<7> |    0.973(R)|      FAST  |   -0.064(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
CAMA_LV_I   |    0.949(R)|      SLOW  |    0.218(R)|      SLOW  |camera_stream_0/camera_stream_0/camera_clk|   0.000|
------------+------------+------------+------------+------------+------------------------------------------+--------+

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
--------------------+------------+------------+------------+------------+-------------------------+--------+
Ethernet_Lite_RXD<0>|   -0.201(R)|      FAST  |    1.231(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
Ethernet_Lite_RXD<1>|   -0.350(R)|      FAST  |    1.488(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
Ethernet_Lite_RXD<2>|   -1.004(R)|      FAST  |    2.463(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
Ethernet_Lite_RXD<3>|   -2.135(R)|      FAST  |    4.480(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
Ethernet_Lite_RX_DV |   -0.902(R)|      FAST  |    2.285(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
Ethernet_Lite_RX_ER |   -0.933(R)|      FAST  |    2.348(R)|      SLOW  |Ethernet_Lite_RX_CLK_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                        | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                       | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------+--------+
Ethernet_Lite_TXD<0>|         7.011(F)|      SLOW  |         3.964(F)|      FAST  |Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         7.143(F)|      SLOW  |         4.032(F)|      FAST  |Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         6.781(F)|      SLOW  |         3.810(F)|      FAST  |Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         7.997(F)|      SLOW  |         4.516(F)|      FAST  |Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.011(F)|      SLOW  |         3.964(F)|      FAST  |Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    3.556|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Ethernet_Lite_RX_CLK|         |         |    8.280|    2.185|
GCLK                |    8.184|         |    7.486|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Ethernet_Lite_TX_CLK|    4.409|         |    6.632|         |
GCLK                |    5.449|         |    7.776|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GCLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Ethernet_Lite_RX_CLK|         |    2.492|         |         |
Ethernet_Lite_TX_CLK|    4.972|         |         |         |
GCLK                |   13.362|         |         |         |
--------------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.520; Ideal Clock Offset To Actual Clock 2.818; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.710(R)|      FAST  |    0.330(R)|      SLOW  |    0.540|    5.920|       -2.690|
CAMA_D_I<1>       |    0.693(R)|      FAST  |    0.360(R)|      SLOW  |    0.557|    5.890|       -2.666|
CAMA_D_I<2>       |    0.892(R)|      FAST  |    0.115(R)|      SLOW  |    0.358|    6.135|       -2.889|
CAMA_D_I<3>       |    1.078(R)|      FAST  |   -0.119(R)|      SLOW  |    0.172|    6.369|       -3.099|
CAMA_D_I<4>       |    0.988(R)|      FAST  |   -0.064(R)|      SLOW  |    0.262|    6.314|       -3.026|
CAMA_D_I<5>       |    0.652(R)|      FAST  |    0.442(R)|      SLOW  |    0.598|    5.808|       -2.605|
CAMA_D_I<6>       |    1.072(R)|      FAST  |   -0.174(R)|      SLOW  |    0.178|    6.424|       -3.123|
CAMA_D_I<7>       |    0.973(R)|      FAST  |   -0.064(R)|      SLOW  |    0.277|    6.314|       -3.019|
CAMA_LV_I         |    0.949(R)|      SLOW  |    0.218(R)|      SLOW  |    0.301|    6.032|       -2.866|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.078|         -  |       0.442|         -  |    0.172|    5.808|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 14  Score: 14611  (Setup/Max: 14611, Hold: 0)

Constraints cover 922844 paths, 2 nets, and 44230 connections

Design statistics:
   Minimum period:  23.657ns   (Maximum frequency:  42.271MHz)
   Maximum path delay from/to any node:   5.418ns
   Maximum net skew:   3.749ns
   Minimum input required time before clock:   1.078ns


Analysis completed Sat Jun  1 22:18:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 339 MB



