// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Edge_Block_crit_ed.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Edge_Block_crit_ed::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Edge_Block_crit_ed::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> Edge_Block_crit_ed::ap_ST_fsm_state1 = "1";
const sc_lv<32> Edge_Block_crit_ed::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Edge_Block_crit_ed::ap_const_boolean_1 = true;

Edge_Block_crit_ed::Edge_Block_crit_ed(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_ap_done);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );
    sensitive << ( ap_return_0_preg );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );
    sensitive << ( ap_return_1_preg );

    SC_METHOD(thread_dx0_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dx0_cols_V_out_full_n );

    SC_METHOD(thread_dx0_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx0_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx0_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dx0_rows_V_out_full_n );

    SC_METHOD(thread_dx0_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx0_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx1_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dx1_cols_V_out_full_n );

    SC_METHOD(thread_dx1_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx1_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx1_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dx1_rows_V_out_full_n );

    SC_METHOD(thread_dx1_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dx1_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dxy_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dxy_cols_V_out_full_n );

    SC_METHOD(thread_dxy_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dxy_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dxy_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dxy_rows_V_out_full_n );

    SC_METHOD(thread_dxy_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dxy_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dy0_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dy0_cols_V_out_full_n );

    SC_METHOD(thread_dy0_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dy0_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dy0_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dy0_rows_V_out_full_n );

    SC_METHOD(thread_dy0_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_dy0_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_src_cols_V_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_cols_V_empty_n );

    SC_METHOD(thread_src_cols_V_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_rows_V_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );

    SC_METHOD(thread_src_rows_V_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_x_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_x_cols_V_out_full_n );

    SC_METHOD(thread_src_x_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_x_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_x_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_x_rows_V_out_full_n );

    SC_METHOD(thread_src_x_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_x_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_y_cols_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_y_cols_V_out_full_n );

    SC_METHOD(thread_src_y_cols_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_dout );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_y_cols_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_y_rows_V_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_y_rows_V_out_full_n );

    SC_METHOD(thread_src_y_rows_V_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_dout );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_src_y_rows_V_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_threshold_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( threshold_empty_n );

    SC_METHOD(thread_threshold_out_blk_n);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_threshold_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_dout );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_threshold_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_threshold_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_V_empty_n );
    sensitive << ( src_cols_V_empty_n );
    sensitive << ( threshold_empty_n );
    sensitive << ( src_x_rows_V_out_full_n );
    sensitive << ( src_x_cols_V_out_full_n );
    sensitive << ( src_y_rows_V_out_full_n );
    sensitive << ( src_y_cols_V_out_full_n );
    sensitive << ( dx0_rows_V_out_full_n );
    sensitive << ( dx0_cols_V_out_full_n );
    sensitive << ( dx1_rows_V_out_full_n );
    sensitive << ( dx1_cols_V_out_full_n );
    sensitive << ( dy0_rows_V_out_full_n );
    sensitive << ( dy0_cols_V_out_full_n );
    sensitive << ( dxy_rows_V_out_full_n );
    sensitive << ( dxy_cols_V_out_full_n );
    sensitive << ( threshold_out_full_n );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "1";
    ap_return_0_preg = "00000000000000000000000000000000";
    ap_return_1_preg = "00000000000000000000000000000000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Edge_Block_crit_ed_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, src_rows_V_dout, "(port)src_rows_V_dout");
    sc_trace(mVcdFile, src_rows_V_empty_n, "(port)src_rows_V_empty_n");
    sc_trace(mVcdFile, src_rows_V_read, "(port)src_rows_V_read");
    sc_trace(mVcdFile, src_cols_V_dout, "(port)src_cols_V_dout");
    sc_trace(mVcdFile, src_cols_V_empty_n, "(port)src_cols_V_empty_n");
    sc_trace(mVcdFile, src_cols_V_read, "(port)src_cols_V_read");
    sc_trace(mVcdFile, threshold_dout, "(port)threshold_dout");
    sc_trace(mVcdFile, threshold_empty_n, "(port)threshold_empty_n");
    sc_trace(mVcdFile, threshold_read, "(port)threshold_read");
    sc_trace(mVcdFile, src_x_rows_V_out_din, "(port)src_x_rows_V_out_din");
    sc_trace(mVcdFile, src_x_rows_V_out_full_n, "(port)src_x_rows_V_out_full_n");
    sc_trace(mVcdFile, src_x_rows_V_out_write, "(port)src_x_rows_V_out_write");
    sc_trace(mVcdFile, src_x_cols_V_out_din, "(port)src_x_cols_V_out_din");
    sc_trace(mVcdFile, src_x_cols_V_out_full_n, "(port)src_x_cols_V_out_full_n");
    sc_trace(mVcdFile, src_x_cols_V_out_write, "(port)src_x_cols_V_out_write");
    sc_trace(mVcdFile, src_y_rows_V_out_din, "(port)src_y_rows_V_out_din");
    sc_trace(mVcdFile, src_y_rows_V_out_full_n, "(port)src_y_rows_V_out_full_n");
    sc_trace(mVcdFile, src_y_rows_V_out_write, "(port)src_y_rows_V_out_write");
    sc_trace(mVcdFile, src_y_cols_V_out_din, "(port)src_y_cols_V_out_din");
    sc_trace(mVcdFile, src_y_cols_V_out_full_n, "(port)src_y_cols_V_out_full_n");
    sc_trace(mVcdFile, src_y_cols_V_out_write, "(port)src_y_cols_V_out_write");
    sc_trace(mVcdFile, dx0_rows_V_out_din, "(port)dx0_rows_V_out_din");
    sc_trace(mVcdFile, dx0_rows_V_out_full_n, "(port)dx0_rows_V_out_full_n");
    sc_trace(mVcdFile, dx0_rows_V_out_write, "(port)dx0_rows_V_out_write");
    sc_trace(mVcdFile, dx0_cols_V_out_din, "(port)dx0_cols_V_out_din");
    sc_trace(mVcdFile, dx0_cols_V_out_full_n, "(port)dx0_cols_V_out_full_n");
    sc_trace(mVcdFile, dx0_cols_V_out_write, "(port)dx0_cols_V_out_write");
    sc_trace(mVcdFile, dx1_rows_V_out_din, "(port)dx1_rows_V_out_din");
    sc_trace(mVcdFile, dx1_rows_V_out_full_n, "(port)dx1_rows_V_out_full_n");
    sc_trace(mVcdFile, dx1_rows_V_out_write, "(port)dx1_rows_V_out_write");
    sc_trace(mVcdFile, dx1_cols_V_out_din, "(port)dx1_cols_V_out_din");
    sc_trace(mVcdFile, dx1_cols_V_out_full_n, "(port)dx1_cols_V_out_full_n");
    sc_trace(mVcdFile, dx1_cols_V_out_write, "(port)dx1_cols_V_out_write");
    sc_trace(mVcdFile, dy0_rows_V_out_din, "(port)dy0_rows_V_out_din");
    sc_trace(mVcdFile, dy0_rows_V_out_full_n, "(port)dy0_rows_V_out_full_n");
    sc_trace(mVcdFile, dy0_rows_V_out_write, "(port)dy0_rows_V_out_write");
    sc_trace(mVcdFile, dy0_cols_V_out_din, "(port)dy0_cols_V_out_din");
    sc_trace(mVcdFile, dy0_cols_V_out_full_n, "(port)dy0_cols_V_out_full_n");
    sc_trace(mVcdFile, dy0_cols_V_out_write, "(port)dy0_cols_V_out_write");
    sc_trace(mVcdFile, dxy_rows_V_out_din, "(port)dxy_rows_V_out_din");
    sc_trace(mVcdFile, dxy_rows_V_out_full_n, "(port)dxy_rows_V_out_full_n");
    sc_trace(mVcdFile, dxy_rows_V_out_write, "(port)dxy_rows_V_out_write");
    sc_trace(mVcdFile, dxy_cols_V_out_din, "(port)dxy_cols_V_out_din");
    sc_trace(mVcdFile, dxy_cols_V_out_full_n, "(port)dxy_cols_V_out_full_n");
    sc_trace(mVcdFile, dxy_cols_V_out_write, "(port)dxy_cols_V_out_write");
    sc_trace(mVcdFile, threshold_out_din, "(port)threshold_out_din");
    sc_trace(mVcdFile, threshold_out_full_n, "(port)threshold_out_full_n");
    sc_trace(mVcdFile, threshold_out_write, "(port)threshold_out_write");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, src_rows_V_blk_n, "src_rows_V_blk_n");
    sc_trace(mVcdFile, src_cols_V_blk_n, "src_cols_V_blk_n");
    sc_trace(mVcdFile, threshold_blk_n, "threshold_blk_n");
    sc_trace(mVcdFile, src_x_rows_V_out_blk_n, "src_x_rows_V_out_blk_n");
    sc_trace(mVcdFile, src_x_cols_V_out_blk_n, "src_x_cols_V_out_blk_n");
    sc_trace(mVcdFile, src_y_rows_V_out_blk_n, "src_y_rows_V_out_blk_n");
    sc_trace(mVcdFile, src_y_cols_V_out_blk_n, "src_y_cols_V_out_blk_n");
    sc_trace(mVcdFile, dx0_rows_V_out_blk_n, "dx0_rows_V_out_blk_n");
    sc_trace(mVcdFile, dx0_cols_V_out_blk_n, "dx0_cols_V_out_blk_n");
    sc_trace(mVcdFile, dx1_rows_V_out_blk_n, "dx1_rows_V_out_blk_n");
    sc_trace(mVcdFile, dx1_cols_V_out_blk_n, "dx1_cols_V_out_blk_n");
    sc_trace(mVcdFile, dy0_rows_V_out_blk_n, "dy0_rows_V_out_blk_n");
    sc_trace(mVcdFile, dy0_cols_V_out_blk_n, "dy0_cols_V_out_blk_n");
    sc_trace(mVcdFile, dxy_rows_V_out_blk_n, "dxy_rows_V_out_blk_n");
    sc_trace(mVcdFile, dxy_cols_V_out_blk_n, "dxy_cols_V_out_blk_n");
    sc_trace(mVcdFile, threshold_out_blk_n, "threshold_out_blk_n");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_return_0_preg, "ap_return_0_preg");
    sc_trace(mVcdFile, ap_return_1_preg, "ap_return_1_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

Edge_Block_crit_ed::~Edge_Block_crit_ed() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void Edge_Block_crit_ed::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_0_preg = ap_const_lv32_0;
    } else {
        if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_return_0_preg = src_rows_V_dout.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_1_preg = ap_const_lv32_0;
    } else {
        if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_return_1_preg = src_cols_V_dout.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
}

void Edge_Block_crit_ed::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Edge_Block_crit_ed::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Edge_Block_crit_ed::thread_ap_done() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Edge_Block_crit_ed::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Edge_Block_crit_ed::thread_ap_return_0() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_return_0 = src_rows_V_dout.read();
    } else {
        ap_return_0 = ap_return_0_preg.read();
    }
}

void Edge_Block_crit_ed::thread_ap_return_1() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_return_1 = src_cols_V_dout.read();
    } else {
        ap_return_1 = ap_return_1_preg.read();
    }
}

void Edge_Block_crit_ed::thread_dx0_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dx0_cols_V_out_blk_n = dx0_cols_V_out_full_n.read();
    } else {
        dx0_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dx0_cols_V_out_din() {
    dx0_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_dx0_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dx0_cols_V_out_write = ap_const_logic_1;
    } else {
        dx0_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dx0_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dx0_rows_V_out_blk_n = dx0_rows_V_out_full_n.read();
    } else {
        dx0_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dx0_rows_V_out_din() {
    dx0_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_dx0_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dx0_rows_V_out_write = ap_const_logic_1;
    } else {
        dx0_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dx1_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dx1_cols_V_out_blk_n = dx1_cols_V_out_full_n.read();
    } else {
        dx1_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dx1_cols_V_out_din() {
    dx1_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_dx1_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dx1_cols_V_out_write = ap_const_logic_1;
    } else {
        dx1_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dx1_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dx1_rows_V_out_blk_n = dx1_rows_V_out_full_n.read();
    } else {
        dx1_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dx1_rows_V_out_din() {
    dx1_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_dx1_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dx1_rows_V_out_write = ap_const_logic_1;
    } else {
        dx1_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dxy_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dxy_cols_V_out_blk_n = dxy_cols_V_out_full_n.read();
    } else {
        dxy_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dxy_cols_V_out_din() {
    dxy_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_dxy_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dxy_cols_V_out_write = ap_const_logic_1;
    } else {
        dxy_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dxy_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dxy_rows_V_out_blk_n = dxy_rows_V_out_full_n.read();
    } else {
        dxy_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dxy_rows_V_out_din() {
    dxy_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_dxy_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dxy_rows_V_out_write = ap_const_logic_1;
    } else {
        dxy_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dy0_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dy0_cols_V_out_blk_n = dy0_cols_V_out_full_n.read();
    } else {
        dy0_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dy0_cols_V_out_din() {
    dy0_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_dy0_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dy0_cols_V_out_write = ap_const_logic_1;
    } else {
        dy0_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_dy0_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        dy0_rows_V_out_blk_n = dy0_rows_V_out_full_n.read();
    } else {
        dy0_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_dy0_rows_V_out_din() {
    dy0_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_dy0_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        dy0_rows_V_out_write = ap_const_logic_1;
    } else {
        dy0_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_internal_ap_ready() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Edge_Block_crit_ed::thread_src_cols_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_cols_V_blk_n = src_cols_V_empty_n.read();
    } else {
        src_cols_V_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_cols_V_read() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_cols_V_read = ap_const_logic_1;
    } else {
        src_cols_V_read = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_src_rows_V_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_rows_V_blk_n = src_rows_V_empty_n.read();
    } else {
        src_rows_V_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_rows_V_read() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_rows_V_read = ap_const_logic_1;
    } else {
        src_rows_V_read = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_src_x_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_x_cols_V_out_blk_n = src_x_cols_V_out_full_n.read();
    } else {
        src_x_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_x_cols_V_out_din() {
    src_x_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_src_x_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_x_cols_V_out_write = ap_const_logic_1;
    } else {
        src_x_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_src_x_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_x_rows_V_out_blk_n = src_x_rows_V_out_full_n.read();
    } else {
        src_x_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_x_rows_V_out_din() {
    src_x_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_src_x_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_x_rows_V_out_write = ap_const_logic_1;
    } else {
        src_x_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_src_y_cols_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_y_cols_V_out_blk_n = src_y_cols_V_out_full_n.read();
    } else {
        src_y_cols_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_y_cols_V_out_din() {
    src_y_cols_V_out_din = src_cols_V_dout.read();
}

void Edge_Block_crit_ed::thread_src_y_cols_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_y_cols_V_out_write = ap_const_logic_1;
    } else {
        src_y_cols_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_src_y_rows_V_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        src_y_rows_V_out_blk_n = src_y_rows_V_out_full_n.read();
    } else {
        src_y_rows_V_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_src_y_rows_V_out_din() {
    src_y_rows_V_out_din = src_rows_V_dout.read();
}

void Edge_Block_crit_ed::thread_src_y_rows_V_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        src_y_rows_V_out_write = ap_const_logic_1;
    } else {
        src_y_rows_V_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_start_out() {
    start_out = real_start.read();
}

void Edge_Block_crit_ed::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_threshold_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        threshold_blk_n = threshold_empty_n.read();
    } else {
        threshold_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_threshold_out_blk_n() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) {
        threshold_out_blk_n = threshold_out_full_n.read();
    } else {
        threshold_out_blk_n = ap_const_logic_1;
    }
}

void Edge_Block_crit_ed::thread_threshold_out_din() {
    threshold_out_din = threshold_dout.read();
}

void Edge_Block_crit_ed::thread_threshold_out_write() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        threshold_out_write = ap_const_logic_1;
    } else {
        threshold_out_write = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_threshold_read() {
    if ((!(esl_seteq<1,1,1>(threshold_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dxy_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dy0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx1_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(dx0_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_y_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_cols_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_x_rows_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(threshold_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_cols_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(src_rows_V_empty_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        threshold_read = ap_const_logic_1;
    } else {
        threshold_read = ap_const_logic_0;
    }
}

void Edge_Block_crit_ed::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_state1;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

}

