<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="351" />
   <irq preferredWidth="63" />
   <export preferredWidth="274" />
   <inputclock preferredWidth="270" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1317" height="744" x="49" y="24" />
 <library
   expandedCategories="Library/Basic Functions/DMA/mSGDMA Sub-core,Library/Basic Functions,Library/Basic Functions/DMA,Library/University Program/Audio &amp; Video,Library/University Program,Library,Project,Library/Interface Protocols,Library/Interface Protocols/PCI Express,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Interface Protocols/PCI Express/Example Design Components,Library/University Program/Audio &amp; Video/Video" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
