###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       254838   # Number of WRITE/WRITEP commands
num_reads_done                 =       676474   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       499397   # Number of read row buffer hits
num_read_cmds                  =       676469   # Number of READ/READP commands
num_writes_done                =       254841   # Number of read requests issued
num_write_row_hits             =       205660   # Number of write row buffer hits
num_act_cmds                   =       227248   # Number of ACT commands
num_pre_cmds                   =       227221   # Number of PRE commands
num_ondemand_pres              =       203983   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9467263   # Cyles of rank active rank.0
rank_active_cycles.1           =      9217480   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       532737   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       782520   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       874169   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11623   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4664   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1759   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1589   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2301   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2980   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3841   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7203   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1643   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19543   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          509   # Write cmd latency (cycles)
write_latency[40-59]           =          938   # Write cmd latency (cycles)
write_latency[60-79]           =         1785   # Write cmd latency (cycles)
write_latency[80-99]           =         3352   # Write cmd latency (cycles)
write_latency[100-119]         =         5065   # Write cmd latency (cycles)
write_latency[120-139]         =         7093   # Write cmd latency (cycles)
write_latency[140-159]         =         9224   # Write cmd latency (cycles)
write_latency[160-179]         =        10742   # Write cmd latency (cycles)
write_latency[180-199]         =        12114   # Write cmd latency (cycles)
write_latency[200-]            =       203985   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       254133   # Read request latency (cycles)
read_latency[40-59]            =        75277   # Read request latency (cycles)
read_latency[60-79]            =       104701   # Read request latency (cycles)
read_latency[80-99]            =        37551   # Read request latency (cycles)
read_latency[100-119]          =        29440   # Read request latency (cycles)
read_latency[120-139]          =        25684   # Read request latency (cycles)
read_latency[140-159]          =        15504   # Read request latency (cycles)
read_latency[160-179]          =        12242   # Read request latency (cycles)
read_latency[180-199]          =        10179   # Read request latency (cycles)
read_latency[200-]             =       111759   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.27215e+09   # Write energy
read_energy                    =  2.72752e+09   # Read energy
act_energy                     =  6.21751e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55714e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7561e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90757e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75171e+09   # Active standby energy rank.1
average_read_latency           =       132.75   # Average read request latency (cycles)
average_interarrival           =      10.7372   # Average request interarrival latency (cycles)
total_energy                   =  1.76167e+10   # Total energy (pJ)
average_power                  =      1761.67   # Average power (mW)
average_bandwidth              =      7.94722   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       282150   # Number of WRITE/WRITEP commands
num_reads_done                 =       709316   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       537435   # Number of read row buffer hits
num_read_cmds                  =       709312   # Number of READ/READP commands
num_writes_done                =       282151   # Number of read requests issued
num_write_row_hits             =       221844   # Number of write row buffer hits
num_act_cmds                   =       233187   # Number of ACT commands
num_pre_cmds                   =       233156   # Number of PRE commands
num_ondemand_pres              =       208364   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9377285   # Cyles of rank active rank.0
rank_active_cycles.1           =      9330734   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       622715   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       669266   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       935473   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10624   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4554   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1742   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1585   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2270   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2987   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3812   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         7263   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1627   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19530   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           59   # Write cmd latency (cycles)
write_latency[20-39]           =          719   # Write cmd latency (cycles)
write_latency[40-59]           =         1205   # Write cmd latency (cycles)
write_latency[60-79]           =         2566   # Write cmd latency (cycles)
write_latency[80-99]           =         4722   # Write cmd latency (cycles)
write_latency[100-119]         =         7397   # Write cmd latency (cycles)
write_latency[120-139]         =         9816   # Write cmd latency (cycles)
write_latency[140-159]         =        11809   # Write cmd latency (cycles)
write_latency[160-179]         =        13726   # Write cmd latency (cycles)
write_latency[180-199]         =        15060   # Write cmd latency (cycles)
write_latency[200-]            =       215071   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       256295   # Read request latency (cycles)
read_latency[40-59]            =        85515   # Read request latency (cycles)
read_latency[60-79]            =       108974   # Read request latency (cycles)
read_latency[80-99]            =        41975   # Read request latency (cycles)
read_latency[100-119]          =        30756   # Read request latency (cycles)
read_latency[120-139]          =        26731   # Read request latency (cycles)
read_latency[140-159]          =        16559   # Read request latency (cycles)
read_latency[160-179]          =        13092   # Read request latency (cycles)
read_latency[180-199]          =        10719   # Read request latency (cycles)
read_latency[200-]             =       118696   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40849e+09   # Write energy
read_energy                    =  2.85995e+09   # Read energy
act_energy                     =     6.38e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.98903e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.21248e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85143e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82238e+09   # Active standby energy rank.1
average_read_latency           =      137.069   # Average read request latency (cycles)
average_interarrival           =      10.0858   # Average request interarrival latency (cycles)
total_energy                   =   1.7905e+10   # Total energy (pJ)
average_power                  =       1790.5   # Average power (mW)
average_bandwidth              =      8.46052   # Average bandwidth
