// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        SrcYUV_dout,
        SrcYUV_num_data_valid,
        SrcYUV_fifo_cap,
        SrcYUV_empty_n,
        SrcYUV_read,
        OutYUV_din,
        OutYUV_num_data_valid,
        OutYUV_fifo_cap,
        OutYUV_full_n,
        OutYUV_write,
        FiltCoeff_5_address0,
        FiltCoeff_5_ce0,
        FiltCoeff_5_q0,
        idxprom11_i,
        FiltCoeff_4_address0,
        FiltCoeff_4_ce0,
        FiltCoeff_4_q0,
        FiltCoeff_3_address0,
        FiltCoeff_3_ce0,
        FiltCoeff_3_q0,
        FiltCoeff_2_address0,
        FiltCoeff_2_ce0,
        FiltCoeff_2_q0,
        FiltCoeff_1_address0,
        FiltCoeff_1_ce0,
        FiltCoeff_1_q0,
        FiltCoeff_address0,
        FiltCoeff_ce0,
        FiltCoeff_q0,
        InPixels,
        OutputWriteEn_1,
        LineBuf_val_V_5_address0,
        LineBuf_val_V_5_ce0,
        LineBuf_val_V_5_we0,
        LineBuf_val_V_5_d0,
        LineBuf_val_V_5_address1,
        LineBuf_val_V_5_ce1,
        LineBuf_val_V_5_q1,
        LineBuf_val_V_4_address0,
        LineBuf_val_V_4_ce0,
        LineBuf_val_V_4_we0,
        LineBuf_val_V_4_d0,
        LineBuf_val_V_4_address1,
        LineBuf_val_V_4_ce1,
        LineBuf_val_V_4_q1,
        LineBuf_val_V_3_address0,
        LineBuf_val_V_3_ce0,
        LineBuf_val_V_3_we0,
        LineBuf_val_V_3_d0,
        LineBuf_val_V_3_address1,
        LineBuf_val_V_3_ce1,
        LineBuf_val_V_3_q1,
        LineBuf_val_V_2_address0,
        LineBuf_val_V_2_ce0,
        LineBuf_val_V_2_we0,
        LineBuf_val_V_2_d0,
        LineBuf_val_V_2_address1,
        LineBuf_val_V_2_ce1,
        LineBuf_val_V_2_q1,
        LineBuf_val_V_1_address0,
        LineBuf_val_V_1_ce0,
        LineBuf_val_V_1_we0,
        LineBuf_val_V_1_d0,
        LineBuf_val_V_1_address1,
        LineBuf_val_V_1_ce1,
        LineBuf_val_V_1_q1,
        LineBuf_val_V_address0,
        LineBuf_val_V_ce0,
        LineBuf_val_V_we0,
        LineBuf_val_V_d0,
        LineBuf_val_V_address1,
        LineBuf_val_V_ce1,
        LineBuf_val_V_q1,
        brmerge,
        cmp159,
        cmp119
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] SrcYUV_dout;
input  [4:0] SrcYUV_num_data_valid;
input  [4:0] SrcYUV_fifo_cap;
input   SrcYUV_empty_n;
output   SrcYUV_read;
output  [23:0] OutYUV_din;
input  [4:0] OutYUV_num_data_valid;
input  [4:0] OutYUV_fifo_cap;
input   OutYUV_full_n;
output   OutYUV_write;
output  [5:0] FiltCoeff_5_address0;
output   FiltCoeff_5_ce0;
input  [15:0] FiltCoeff_5_q0;
input  [5:0] idxprom11_i;
output  [5:0] FiltCoeff_4_address0;
output   FiltCoeff_4_ce0;
input  [15:0] FiltCoeff_4_q0;
output  [5:0] FiltCoeff_3_address0;
output   FiltCoeff_3_ce0;
input  [15:0] FiltCoeff_3_q0;
output  [5:0] FiltCoeff_2_address0;
output   FiltCoeff_2_ce0;
input  [15:0] FiltCoeff_2_q0;
output  [5:0] FiltCoeff_1_address0;
output   FiltCoeff_1_ce0;
input  [15:0] FiltCoeff_1_q0;
output  [5:0] FiltCoeff_address0;
output   FiltCoeff_ce0;
input  [15:0] FiltCoeff_q0;
input  [10:0] InPixels;
input  [0:0] OutputWriteEn_1;
output  [10:0] LineBuf_val_V_5_address0;
output   LineBuf_val_V_5_ce0;
output   LineBuf_val_V_5_we0;
output  [23:0] LineBuf_val_V_5_d0;
output  [10:0] LineBuf_val_V_5_address1;
output   LineBuf_val_V_5_ce1;
input  [23:0] LineBuf_val_V_5_q1;
output  [10:0] LineBuf_val_V_4_address0;
output   LineBuf_val_V_4_ce0;
output   LineBuf_val_V_4_we0;
output  [23:0] LineBuf_val_V_4_d0;
output  [10:0] LineBuf_val_V_4_address1;
output   LineBuf_val_V_4_ce1;
input  [23:0] LineBuf_val_V_4_q1;
output  [10:0] LineBuf_val_V_3_address0;
output   LineBuf_val_V_3_ce0;
output   LineBuf_val_V_3_we0;
output  [23:0] LineBuf_val_V_3_d0;
output  [10:0] LineBuf_val_V_3_address1;
output   LineBuf_val_V_3_ce1;
input  [23:0] LineBuf_val_V_3_q1;
output  [10:0] LineBuf_val_V_2_address0;
output   LineBuf_val_V_2_ce0;
output   LineBuf_val_V_2_we0;
output  [23:0] LineBuf_val_V_2_d0;
output  [10:0] LineBuf_val_V_2_address1;
output   LineBuf_val_V_2_ce1;
input  [23:0] LineBuf_val_V_2_q1;
output  [10:0] LineBuf_val_V_1_address0;
output   LineBuf_val_V_1_ce0;
output   LineBuf_val_V_1_we0;
output  [23:0] LineBuf_val_V_1_d0;
output  [10:0] LineBuf_val_V_1_address1;
output   LineBuf_val_V_1_ce1;
input  [23:0] LineBuf_val_V_1_q1;
output  [10:0] LineBuf_val_V_address0;
output   LineBuf_val_V_ce0;
output   LineBuf_val_V_we0;
output  [23:0] LineBuf_val_V_d0;
output  [10:0] LineBuf_val_V_address1;
output   LineBuf_val_V_ce1;
input  [23:0] LineBuf_val_V_q1;
input  [0:0] brmerge;
input  [0:0] cmp159;
input  [0:0] cmp119;

reg ap_idle;
reg SrcYUV_read;
reg OutYUV_write;
reg FiltCoeff_5_ce0;
reg FiltCoeff_4_ce0;
reg FiltCoeff_3_ce0;
reg FiltCoeff_2_ce0;
reg FiltCoeff_1_ce0;
reg FiltCoeff_ce0;
reg LineBuf_val_V_5_ce0;
reg LineBuf_val_V_5_we0;
reg LineBuf_val_V_5_ce1;
reg LineBuf_val_V_4_ce0;
reg LineBuf_val_V_4_we0;
reg LineBuf_val_V_4_ce1;
reg LineBuf_val_V_3_ce0;
reg LineBuf_val_V_3_we0;
reg LineBuf_val_V_3_ce1;
reg LineBuf_val_V_2_ce0;
reg LineBuf_val_V_2_we0;
reg LineBuf_val_V_2_ce1;
reg LineBuf_val_V_1_ce0;
reg LineBuf_val_V_1_we0;
reg LineBuf_val_V_1_ce1;
reg LineBuf_val_V_ce0;
reg LineBuf_val_V_we0;
reg LineBuf_val_V_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln252_reg_1317;
wire   [0:0] brmerge_read_reg_1299;
wire   [0:0] cmp119_read_reg_1284;
reg    ap_predicate_op63_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
reg    ap_block_state18_pp0_stage0_iter17;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln252_fu_572_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    SrcYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    OutYUV_blk_n;
reg   [7:0] PixArrayVal_val_V_30_reg_350;
reg   [7:0] PixArrayVal_val_V_31_reg_360;
reg   [7:0] PixArrayVal_val_V_32_reg_370;
reg   [7:0] PixArray_val_V_40_reg_407;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter5_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter11_reg;
reg   [7:0] PixArray_val_V_40_reg_407_pp0_iter12_reg;
reg   [7:0] PixArray_val_V_39_reg_418;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter11_reg;
reg   [7:0] PixArray_val_V_39_reg_418_pp0_iter12_reg;
reg   [7:0] PixArray_val_V_46_reg_429;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter11_reg;
reg   [7:0] PixArray_val_V_46_reg_429_pp0_iter12_reg;
reg   [7:0] PixArray_val_V_37_reg_440;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_37_reg_440_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_36_reg_450;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_36_reg_450_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_45_reg_460;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter9_reg;
reg   [7:0] PixArray_val_V_45_reg_460_pp0_iter10_reg;
reg   [7:0] PixArray_val_V_34_reg_470;
reg   [7:0] PixArray_val_V_34_reg_470_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_34_reg_470_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_34_reg_470_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_34_reg_470_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_33_reg_480;
reg   [7:0] PixArray_val_V_33_reg_480_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_33_reg_480_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_33_reg_480_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_33_reg_480_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_44_reg_490;
reg   [7:0] PixArray_val_V_44_reg_490_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_44_reg_490_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_44_reg_490_pp0_iter7_reg;
reg   [7:0] PixArray_val_V_44_reg_490_pp0_iter8_reg;
reg   [7:0] PixArray_val_V_31_reg_500;
reg   [7:0] PixArray_val_V_31_reg_500_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_31_reg_500_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_30_reg_510;
reg   [7:0] PixArray_val_V_30_reg_510_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_30_reg_510_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_43_reg_520;
reg   [7:0] PixArray_val_V_43_reg_520_pp0_iter5_reg;
reg   [7:0] PixArray_val_V_43_reg_520_pp0_iter6_reg;
reg   [7:0] PixArray_val_V_28_reg_530;
reg   [7:0] PixArray_val_V_27_reg_540;
reg   [7:0] PixArray_val_V_42_reg_550;
wire   [63:0] idxprom11_i_cast_fu_560_p1;
reg   [63:0] idxprom11_i_cast_reg_1307;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter2_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter3_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter4_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter5_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter6_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter7_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter8_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter9_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter10_reg;
reg   [0:0] icmp_ln252_reg_1317_pp0_iter11_reg;
reg   [10:0] LineBuf_val_V_addr_reg_1321;
reg   [10:0] LineBuf_val_V_addr_reg_1321_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_1_addr_reg_1327;
reg   [10:0] LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg;
reg   [10:0] LineBuf_val_V_2_addr_reg_1333;
reg   [10:0] LineBuf_val_V_2_addr_reg_1333_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_2_addr_reg_1333_pp0_iter2_reg;
reg   [10:0] LineBuf_val_V_3_addr_reg_1339;
reg   [10:0] LineBuf_val_V_3_addr_reg_1339_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_3_addr_reg_1339_pp0_iter2_reg;
reg   [10:0] LineBuf_val_V_4_addr_reg_1345;
reg   [10:0] LineBuf_val_V_4_addr_reg_1345_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_4_addr_reg_1345_pp0_iter2_reg;
reg   [10:0] LineBuf_val_V_5_addr_reg_1351;
reg   [10:0] LineBuf_val_V_5_addr_reg_1351_pp0_iter1_reg;
reg   [10:0] LineBuf_val_V_5_addr_reg_1351_pp0_iter2_reg;
wire   [7:0] PixArrayVal_val_V_18_fu_599_p1;
reg   [7:0] PixArrayVal_val_V_18_reg_1357;
reg   [7:0] PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg;
reg   [7:0] PixArrayVal_val_V_19_reg_1365;
reg   [7:0] PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg;
reg   [7:0] PixArrayVal_val_V_20_reg_1373;
reg   [7:0] PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg;
reg   [23:0] p_Result_2_reg_1381;
wire   [7:0] PixArray_val_V_20_fu_623_p1;
wire   [7:0] PixArrayVal_val_V_21_fu_647_p1;
reg   [7:0] PixArrayVal_val_V_21_reg_1406;
reg   [7:0] PixArrayVal_val_V_22_reg_1412;
reg   [7:0] PixArrayVal_val_V_23_reg_1418;
wire   [7:0] PixArrayVal_val_V_24_fu_671_p1;
reg   [7:0] PixArrayVal_val_V_24_reg_1424;
reg   [7:0] PixArrayVal_val_V_25_reg_1430;
reg   [7:0] PixArrayVal_val_V_26_reg_1436;
wire   [7:0] PixArrayVal_val_V_27_fu_695_p1;
reg   [7:0] PixArrayVal_val_V_27_reg_1442;
reg   [7:0] PixArrayVal_val_V_28_reg_1448;
reg   [7:0] PixArrayVal_val_V_29_reg_1454;
wire   [7:0] PixArray_val_V_13_fu_719_p1;
reg   [7:0] PixArray_val_V_13_reg_1460;
reg   [7:0] PixArray_val_V_14_reg_1466;
reg   [7:0] PixArray_val_V_15_reg_1472;
wire   [7:0] PixArray_val_V_16_fu_743_p1;
reg   [7:0] PixArray_val_V_16_reg_1478;
reg   [7:0] PixArray_val_V_17_reg_1483;
reg   [7:0] PixArray_val_V_18_reg_1488;
wire   [23:0] select_ln302_fu_777_p3;
reg   [23:0] select_ln302_reg_1493;
wire   [23:0] select_ln302_1_fu_784_p3;
reg   [23:0] select_ln302_1_reg_1498;
wire   [23:0] select_ln302_2_fu_791_p3;
reg   [23:0] select_ln302_2_reg_1503;
wire   [23:0] select_ln302_3_fu_798_p3;
reg   [23:0] select_ln302_3_reg_1508;
wire   [7:0] PixArrayVal_val_V_17_fu_805_p3;
reg   [7:0] PixArrayVal_val_V_17_reg_1513;
wire   [7:0] PixArrayVal_val_V_16_fu_811_p3;
reg   [7:0] PixArrayVal_val_V_16_reg_1518;
wire   [7:0] PixArrayVal_val_V_fu_817_p3;
reg   [7:0] PixArrayVal_val_V_reg_1523;
wire  signed [23:0] sext_ln1540_fu_835_p1;
wire  signed [23:0] sext_ln1540_1_fu_851_p1;
wire  signed [23:0] grp_fu_1133_p3;
reg  signed [23:0] sum_18_reg_1582;
wire  signed [23:0] grp_fu_1141_p3;
reg  signed [23:0] sum_23_reg_1587;
wire  signed [23:0] grp_fu_1149_p3;
reg  signed [23:0] sum_28_reg_1592;
wire  signed [23:0] sext_ln1540_2_fu_867_p1;
wire  signed [24:0] grp_fu_1157_p3;
reg  signed [24:0] sum_19_reg_1639;
wire  signed [24:0] grp_fu_1165_p3;
reg  signed [24:0] sum_24_reg_1644;
wire  signed [24:0] grp_fu_1173_p3;
reg  signed [24:0] sum_29_reg_1649;
wire  signed [23:0] sext_ln1540_3_fu_892_p1;
wire  signed [25:0] grp_fu_1181_p3;
reg  signed [25:0] sum_20_reg_1696;
wire  signed [25:0] grp_fu_1189_p3;
reg  signed [25:0] sum_25_reg_1701;
wire  signed [25:0] grp_fu_1197_p3;
reg  signed [25:0] sum_30_reg_1706;
wire  signed [23:0] sext_ln1540_4_fu_917_p1;
wire  signed [25:0] grp_fu_1205_p3;
reg  signed [25:0] sum_21_reg_1738;
wire  signed [25:0] grp_fu_1212_p3;
reg  signed [25:0] sum_26_reg_1743;
wire  signed [25:0] grp_fu_1219_p3;
reg  signed [25:0] sum_31_reg_1748;
wire  signed [23:0] sext_ln1540_5_fu_933_p1;
wire  signed [26:0] grp_fu_1226_p3;
reg  signed [26:0] sum_22_reg_1790;
wire  signed [26:0] grp_fu_1234_p3;
reg  signed [26:0] sum_27_reg_1795;
wire  signed [26:0] grp_fu_1242_p3;
reg  signed [26:0] sum_32_reg_1800;
wire  signed [26:0] grp_fu_1250_p3;
reg  signed [26:0] sum_reg_1805;
reg   [0:0] tmp_reg_1810;
wire   [0:0] icmp_ln352_fu_970_p2;
reg   [0:0] icmp_ln352_reg_1816;
wire  signed [26:0] grp_fu_1259_p3;
reg  signed [26:0] sum_11_reg_1821;
reg   [0:0] tmp_2_reg_1826;
wire   [0:0] icmp_ln352_1_fu_992_p2;
reg   [0:0] icmp_ln352_1_reg_1832;
wire  signed [26:0] grp_fu_1268_p3;
reg  signed [26:0] sum_17_reg_1837;
reg   [0:0] tmp_4_reg_1842;
wire   [0:0] icmp_ln352_2_fu_1014_p2;
reg   [0:0] icmp_ln352_2_reg_1848;
reg    ap_condition_exit_pp0_iter12_stage0;
reg   [7:0] ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArrayVal_val_V_30_reg_350;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArrayVal_val_V_30_reg_350;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350;
reg   [7:0] ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArrayVal_val_V_31_reg_360;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArrayVal_val_V_31_reg_360;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360;
reg   [7:0] ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArrayVal_val_V_32_reg_370;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArrayVal_val_V_32_reg_370;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370;
reg   [7:0] ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4;
wire   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_25_reg_380;
reg   [7:0] ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4;
wire   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_24_reg_389;
reg   [7:0] ap_phi_mux_PixArray_val_V_phi_fu_401_p4;
wire   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_reg_398;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_40_reg_407;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_40_reg_407;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_40_reg_407;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_40_reg_407;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_39_reg_418;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_39_reg_418;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_39_reg_418;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_39_reg_418;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_46_reg_429;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_46_reg_429;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_46_reg_429;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_46_reg_429;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_37_reg_440;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_37_reg_440;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_37_reg_440;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_37_reg_440;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_36_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_36_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_36_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_36_reg_450;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_45_reg_460;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_45_reg_460;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_45_reg_460;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_45_reg_460;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_34_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_34_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_34_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_34_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_33_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_33_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_33_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_33_reg_480;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_44_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_44_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_44_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_44_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_31_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_31_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_31_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_31_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_30_reg_510;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_30_reg_510;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_30_reg_510;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_30_reg_510;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_43_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_43_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_43_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_43_reg_520;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_28_reg_530;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_28_reg_530;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_28_reg_530;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_28_reg_530;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_27_reg_540;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_27_reg_540;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_27_reg_540;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_27_reg_540;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540;
wire   [7:0] ap_phi_reg_pp0_iter0_PixArray_val_V_42_reg_550;
reg   [7:0] ap_phi_reg_pp0_iter1_PixArray_val_V_42_reg_550;
reg   [7:0] ap_phi_reg_pp0_iter2_PixArray_val_V_42_reg_550;
reg   [7:0] ap_phi_reg_pp0_iter3_PixArray_val_V_42_reg_550;
reg   [7:0] ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550;
wire   [63:0] idxprom6_i_fu_584_p1;
reg   [10:0] x_fu_122;
wire   [10:0] x_2_fu_578_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_x_1;
reg    ap_block_pp0_stage0_01001;
wire   [23:0] LineBufVal_V_7_fu_767_p4;
wire   [6:0] tmp_1_fu_961_p4;
wire   [6:0] tmp_3_fu_983_p4;
wire   [6:0] tmp_5_fu_1005_p4;
wire   [0:0] xor_ln260_fu_1029_p2;
wire   [0:0] or_ln260_fu_1042_p2;
wire   [7:0] select_ln260_3_fu_1034_p3;
wire   [7:0] trunc_ln2_fu_1020_p4;
wire   [0:0] xor_ln260_1_fu_1063_p2;
wire   [0:0] or_ln260_1_fu_1076_p2;
wire   [7:0] select_ln260_4_fu_1068_p3;
wire   [7:0] trunc_ln260_1_fu_1054_p4;
wire   [0:0] xor_ln260_2_fu_1097_p2;
wire   [0:0] or_ln260_2_fu_1110_p2;
wire   [7:0] select_ln260_5_fu_1102_p3;
wire   [7:0] trunc_ln260_2_fu_1088_p4;
wire   [7:0] select_ln260_2_fu_1114_p3;
wire   [7:0] select_ln260_1_fu_1080_p3;
wire   [7:0] select_ln260_fu_1046_p3;
wire  signed [15:0] grp_fu_1133_p0;
wire   [7:0] grp_fu_1133_p1;
wire   [11:0] grp_fu_1133_p2;
wire  signed [15:0] grp_fu_1141_p0;
wire   [7:0] grp_fu_1141_p1;
wire   [11:0] grp_fu_1141_p2;
wire  signed [15:0] grp_fu_1149_p0;
wire   [7:0] grp_fu_1149_p1;
wire   [11:0] grp_fu_1149_p2;
wire  signed [15:0] grp_fu_1157_p0;
wire   [7:0] grp_fu_1157_p1;
wire  signed [15:0] grp_fu_1165_p0;
wire   [7:0] grp_fu_1165_p1;
wire  signed [15:0] grp_fu_1173_p0;
wire   [7:0] grp_fu_1173_p1;
wire  signed [15:0] grp_fu_1181_p0;
wire   [7:0] grp_fu_1181_p1;
wire  signed [15:0] grp_fu_1189_p0;
wire   [7:0] grp_fu_1189_p1;
wire  signed [15:0] grp_fu_1197_p0;
wire   [7:0] grp_fu_1197_p1;
wire  signed [15:0] grp_fu_1205_p0;
wire   [7:0] grp_fu_1205_p1;
wire  signed [15:0] grp_fu_1212_p0;
wire   [7:0] grp_fu_1212_p1;
wire  signed [15:0] grp_fu_1219_p0;
wire   [7:0] grp_fu_1219_p1;
wire  signed [15:0] grp_fu_1226_p0;
wire   [7:0] grp_fu_1226_p1;
wire  signed [15:0] grp_fu_1234_p0;
wire   [7:0] grp_fu_1234_p1;
wire  signed [15:0] grp_fu_1242_p0;
wire   [7:0] grp_fu_1242_p1;
wire  signed [15:0] grp_fu_1250_p0;
wire   [7:0] grp_fu_1250_p1;
wire  signed [15:0] grp_fu_1259_p0;
wire   [7:0] grp_fu_1259_p1;
wire  signed [15:0] grp_fu_1268_p0;
wire   [7:0] grp_fu_1268_p1;
reg    grp_fu_1133_ce;
reg    grp_fu_1141_ce;
reg    grp_fu_1149_ce;
reg    grp_fu_1157_ce;
reg    grp_fu_1165_ce;
reg    grp_fu_1173_ce;
reg    grp_fu_1181_ce;
reg    grp_fu_1189_ce;
reg    grp_fu_1197_ce;
reg    grp_fu_1205_ce;
reg    grp_fu_1212_ce;
reg    grp_fu_1219_ce;
reg    grp_fu_1226_ce;
reg    grp_fu_1234_ce;
reg    grp_fu_1242_ce;
reg    grp_fu_1250_ce;
reg    grp_fu_1259_ce;
reg    grp_fu_1268_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_45;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_enable_operation_54;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op90_store_state3;
reg    ap_enable_operation_90;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_enable_operation_58;
reg    ap_enable_operation_69;
reg    ap_predicate_op111_store_state4;
reg    ap_enable_operation_111;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_enable_operation_59;
reg    ap_enable_operation_73;
reg    ap_predicate_op109_store_state4;
reg    ap_enable_operation_109;
reg    ap_enable_operation_60;
reg    ap_enable_operation_77;
reg    ap_predicate_op108_store_state4;
reg    ap_enable_operation_108;
reg    ap_enable_operation_61;
reg    ap_enable_operation_81;
reg    ap_predicate_op107_store_state4;
reg    ap_enable_operation_107;
reg    ap_enable_operation_62;
reg    ap_enable_operation_85;
reg    ap_predicate_op106_store_state4;
reg    ap_enable_operation_106;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_1133_p10;
wire   [23:0] grp_fu_1141_p10;
wire   [23:0] grp_fu_1149_p10;
wire   [23:0] grp_fu_1157_p10;
wire   [23:0] grp_fu_1165_p10;
wire   [23:0] grp_fu_1173_p10;
wire   [23:0] grp_fu_1181_p10;
wire   [23:0] grp_fu_1189_p10;
wire   [23:0] grp_fu_1197_p10;
wire   [23:0] grp_fu_1205_p10;
wire   [23:0] grp_fu_1212_p10;
wire   [23:0] grp_fu_1219_p10;
wire   [23:0] grp_fu_1226_p10;
wire   [23:0] grp_fu_1234_p10;
wire   [23:0] grp_fu_1242_p10;
wire   [23:0] grp_fu_1250_p10;
wire   [23:0] grp_fu_1259_p10;
wire   [23:0] grp_fu_1268_p10;
reg    ap_condition_733;
reg    ap_condition_94;
reg    ap_condition_725;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_done_reg = 1'b0;
end

bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_12ns_24_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1133_p0),
    .din1(grp_fu_1133_p1),
    .din2(grp_fu_1133_p2),
    .ce(grp_fu_1133_ce),
    .dout(grp_fu_1133_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_12ns_24_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1141_p0),
    .din1(grp_fu_1141_p1),
    .din2(grp_fu_1141_p2),
    .ce(grp_fu_1141_ce),
    .dout(grp_fu_1141_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_8ns_12ns_24_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1149_p0),
    .din1(grp_fu_1149_p1),
    .din2(grp_fu_1149_p2),
    .ce(grp_fu_1149_ce),
    .dout(grp_fu_1149_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .din2(sum_18_reg_1582),
    .ce(grp_fu_1157_ce),
    .dout(grp_fu_1157_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1165_p0),
    .din1(grp_fu_1165_p1),
    .din2(sum_23_reg_1587),
    .ce(grp_fu_1165_ce),
    .dout(grp_fu_1165_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1173_p0),
    .din1(grp_fu_1173_p1),
    .din2(sum_28_reg_1592),
    .ce(grp_fu_1173_ce),
    .dout(grp_fu_1173_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1181_p0),
    .din1(grp_fu_1181_p1),
    .din2(sum_19_reg_1639),
    .ce(grp_fu_1181_ce),
    .dout(grp_fu_1181_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1189_p0),
    .din1(grp_fu_1189_p1),
    .din2(sum_24_reg_1644),
    .ce(grp_fu_1189_ce),
    .dout(grp_fu_1189_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1197_p0),
    .din1(grp_fu_1197_p1),
    .din2(sum_29_reg_1649),
    .ce(grp_fu_1197_ce),
    .dout(grp_fu_1197_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_26s_26_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1205_p0),
    .din1(grp_fu_1205_p1),
    .din2(sum_20_reg_1696),
    .ce(grp_fu_1205_ce),
    .dout(grp_fu_1205_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_26s_26_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1212_p0),
    .din1(grp_fu_1212_p1),
    .din2(sum_25_reg_1701),
    .ce(grp_fu_1212_ce),
    .dout(grp_fu_1212_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_26s_26_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1219_p0),
    .din1(grp_fu_1219_p1),
    .din2(sum_30_reg_1706),
    .ce(grp_fu_1219_ce),
    .dout(grp_fu_1219_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1226_p0),
    .din1(grp_fu_1226_p1),
    .din2(sum_21_reg_1738),
    .ce(grp_fu_1226_ce),
    .dout(grp_fu_1226_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1234_p0),
    .din1(grp_fu_1234_p1),
    .din2(sum_26_reg_1743),
    .ce(grp_fu_1234_ce),
    .dout(grp_fu_1234_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1242_p0),
    .din1(grp_fu_1242_p1),
    .din2(sum_31_reg_1748),
    .ce(grp_fu_1242_ce),
    .dout(grp_fu_1242_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1250_p0),
    .din1(grp_fu_1250_p1),
    .din2(sum_22_reg_1790),
    .ce(grp_fu_1250_ce),
    .dout(grp_fu_1250_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1259_p0),
    .din1(grp_fu_1259_p1),
    .din2(sum_27_reg_1795),
    .ce(grp_fu_1259_ce),
    .dout(grp_fu_1259_p3)
);

bd_3a92_vsc_0_mac_muladd_16s_8ns_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_27s_27_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1268_p0),
    .din1(grp_fu_1268_p1),
    .din2(sum_32_reg_1800),
    .ce(grp_fu_1268_ce),
    .dout(grp_fu_1268_p3)
);

bd_3a92_vsc_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter16_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter12_stage0)) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_733)) begin
            PixArrayVal_val_V_30_reg_350 <= PixArrayVal_val_V_20_reg_1373;
        end else if ((1'b1 == 1'b1)) begin
            PixArrayVal_val_V_30_reg_350 <= ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_733)) begin
            PixArrayVal_val_V_31_reg_360 <= PixArrayVal_val_V_19_reg_1365;
        end else if ((1'b1 == 1'b1)) begin
            PixArrayVal_val_V_31_reg_360 <= ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_733)) begin
            PixArrayVal_val_V_32_reg_370 <= PixArrayVal_val_V_18_reg_1357;
        end else if ((1'b1 == 1'b1)) begin
            PixArrayVal_val_V_32_reg_370 <= ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_725)) begin
        if ((1'b1 == ap_condition_94)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350 <= {{SrcYUV_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350 <= ap_phi_reg_pp0_iter1_PixArrayVal_val_V_30_reg_350;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_725)) begin
        if ((1'b1 == ap_condition_94)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360 <= {{SrcYUV_dout[15:8]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360 <= ap_phi_reg_pp0_iter1_PixArrayVal_val_V_31_reg_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_725)) begin
        if ((1'b1 == ap_condition_94)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370 <= PixArray_val_V_20_fu_623_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370 <= ap_phi_reg_pp0_iter1_PixArrayVal_val_V_32_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540 <= PixArray_val_V_14_reg_1466;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540 <= PixArrayVal_val_V_28_reg_1448;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540 <= ap_phi_reg_pp0_iter3_PixArray_val_V_27_reg_540;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530 <= PixArray_val_V_15_reg_1472;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530 <= PixArrayVal_val_V_29_reg_1454;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530 <= ap_phi_reg_pp0_iter3_PixArray_val_V_28_reg_530;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510 <= PixArrayVal_val_V_28_reg_1448;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510 <= PixArrayVal_val_V_25_reg_1430;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510 <= ap_phi_reg_pp0_iter3_PixArray_val_V_30_reg_510;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500 <= PixArrayVal_val_V_29_reg_1454;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500 <= PixArrayVal_val_V_26_reg_1436;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500 <= ap_phi_reg_pp0_iter3_PixArray_val_V_31_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480 <= PixArrayVal_val_V_25_reg_1430;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480 <= PixArrayVal_val_V_22_reg_1412;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480 <= ap_phi_reg_pp0_iter3_PixArray_val_V_33_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470 <= PixArrayVal_val_V_26_reg_1436;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470 <= PixArrayVal_val_V_23_reg_1418;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470 <= ap_phi_reg_pp0_iter3_PixArray_val_V_34_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450 <= PixArrayVal_val_V_22_reg_1412;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450 <= PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450 <= ap_phi_reg_pp0_iter3_PixArray_val_V_36_reg_450;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440 <= PixArrayVal_val_V_23_reg_1418;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440 <= PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440 <= ap_phi_reg_pp0_iter3_PixArray_val_V_37_reg_440;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418 <= PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418 <= PixArrayVal_val_V_31_reg_360;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418 <= ap_phi_reg_pp0_iter3_PixArray_val_V_39_reg_418;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407 <= PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407 <= PixArrayVal_val_V_30_reg_350;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407 <= ap_phi_reg_pp0_iter3_PixArray_val_V_40_reg_407;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550 <= PixArray_val_V_13_reg_1460;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550 <= PixArrayVal_val_V_27_reg_1442;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550 <= ap_phi_reg_pp0_iter3_PixArray_val_V_42_reg_550;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520 <= PixArrayVal_val_V_27_reg_1442;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520 <= PixArrayVal_val_V_24_reg_1424;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520 <= ap_phi_reg_pp0_iter3_PixArray_val_V_43_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490 <= PixArrayVal_val_V_24_reg_1424;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490 <= PixArrayVal_val_V_21_reg_1406;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490 <= ap_phi_reg_pp0_iter3_PixArray_val_V_44_reg_490;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460 <= PixArrayVal_val_V_21_reg_1406;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460 <= PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460 <= ap_phi_reg_pp0_iter3_PixArray_val_V_45_reg_460;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((brmerge_read_reg_1299 == 1'd0) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429 <= PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg;
        end else if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429 <= PixArrayVal_val_V_32_reg_370;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429 <= ap_phi_reg_pp0_iter3_PixArray_val_V_46_reg_429;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_start_int == 1'b1) & (icmp_ln252_fu_572_p2 == 1'd0))) begin
            x_fu_122 <= x_2_fu_578_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_122 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_572_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_1_addr_reg_1327 <= idxprom6_i_fu_584_p1;
        LineBuf_val_V_2_addr_reg_1333 <= idxprom6_i_fu_584_p1;
        LineBuf_val_V_3_addr_reg_1339 <= idxprom6_i_fu_584_p1;
        LineBuf_val_V_4_addr_reg_1345 <= idxprom6_i_fu_584_p1;
        LineBuf_val_V_5_addr_reg_1351 <= idxprom6_i_fu_584_p1;
        LineBuf_val_V_addr_reg_1321 <= idxprom6_i_fu_584_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg <= LineBuf_val_V_1_addr_reg_1327;
        LineBuf_val_V_2_addr_reg_1333_pp0_iter1_reg <= LineBuf_val_V_2_addr_reg_1333;
        LineBuf_val_V_3_addr_reg_1339_pp0_iter1_reg <= LineBuf_val_V_3_addr_reg_1339;
        LineBuf_val_V_4_addr_reg_1345_pp0_iter1_reg <= LineBuf_val_V_4_addr_reg_1345;
        LineBuf_val_V_5_addr_reg_1351_pp0_iter1_reg <= LineBuf_val_V_5_addr_reg_1351;
        LineBuf_val_V_addr_reg_1321_pp0_iter1_reg <= LineBuf_val_V_addr_reg_1321;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln252_reg_1317 <= icmp_ln252_fu_572_p2;
        icmp_ln252_reg_1317_pp0_iter1_reg <= icmp_ln252_reg_1317;
        idxprom11_i_cast_reg_1307[5 : 0] <= idxprom11_i_cast_fu_560_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg <= LineBuf_val_V_1_addr_reg_1327_pp0_iter1_reg;
        LineBuf_val_V_2_addr_reg_1333_pp0_iter2_reg <= LineBuf_val_V_2_addr_reg_1333_pp0_iter1_reg;
        LineBuf_val_V_3_addr_reg_1339_pp0_iter2_reg <= LineBuf_val_V_3_addr_reg_1339_pp0_iter1_reg;
        LineBuf_val_V_4_addr_reg_1345_pp0_iter2_reg <= LineBuf_val_V_4_addr_reg_1345_pp0_iter1_reg;
        LineBuf_val_V_5_addr_reg_1351_pp0_iter2_reg <= LineBuf_val_V_5_addr_reg_1351_pp0_iter1_reg;
        PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg <= PixArrayVal_val_V_18_reg_1357;
        PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg <= PixArrayVal_val_V_19_reg_1365;
        PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg <= PixArrayVal_val_V_20_reg_1373;
        PixArray_val_V_30_reg_510_pp0_iter5_reg <= PixArray_val_V_30_reg_510;
        PixArray_val_V_30_reg_510_pp0_iter6_reg <= PixArray_val_V_30_reg_510_pp0_iter5_reg;
        PixArray_val_V_31_reg_500_pp0_iter5_reg <= PixArray_val_V_31_reg_500;
        PixArray_val_V_31_reg_500_pp0_iter6_reg <= PixArray_val_V_31_reg_500_pp0_iter5_reg;
        PixArray_val_V_33_reg_480_pp0_iter5_reg <= PixArray_val_V_33_reg_480;
        PixArray_val_V_33_reg_480_pp0_iter6_reg <= PixArray_val_V_33_reg_480_pp0_iter5_reg;
        PixArray_val_V_33_reg_480_pp0_iter7_reg <= PixArray_val_V_33_reg_480_pp0_iter6_reg;
        PixArray_val_V_33_reg_480_pp0_iter8_reg <= PixArray_val_V_33_reg_480_pp0_iter7_reg;
        PixArray_val_V_34_reg_470_pp0_iter5_reg <= PixArray_val_V_34_reg_470;
        PixArray_val_V_34_reg_470_pp0_iter6_reg <= PixArray_val_V_34_reg_470_pp0_iter5_reg;
        PixArray_val_V_34_reg_470_pp0_iter7_reg <= PixArray_val_V_34_reg_470_pp0_iter6_reg;
        PixArray_val_V_34_reg_470_pp0_iter8_reg <= PixArray_val_V_34_reg_470_pp0_iter7_reg;
        PixArray_val_V_36_reg_450_pp0_iter10_reg <= PixArray_val_V_36_reg_450_pp0_iter9_reg;
        PixArray_val_V_36_reg_450_pp0_iter5_reg <= PixArray_val_V_36_reg_450;
        PixArray_val_V_36_reg_450_pp0_iter6_reg <= PixArray_val_V_36_reg_450_pp0_iter5_reg;
        PixArray_val_V_36_reg_450_pp0_iter7_reg <= PixArray_val_V_36_reg_450_pp0_iter6_reg;
        PixArray_val_V_36_reg_450_pp0_iter8_reg <= PixArray_val_V_36_reg_450_pp0_iter7_reg;
        PixArray_val_V_36_reg_450_pp0_iter9_reg <= PixArray_val_V_36_reg_450_pp0_iter8_reg;
        PixArray_val_V_37_reg_440_pp0_iter10_reg <= PixArray_val_V_37_reg_440_pp0_iter9_reg;
        PixArray_val_V_37_reg_440_pp0_iter5_reg <= PixArray_val_V_37_reg_440;
        PixArray_val_V_37_reg_440_pp0_iter6_reg <= PixArray_val_V_37_reg_440_pp0_iter5_reg;
        PixArray_val_V_37_reg_440_pp0_iter7_reg <= PixArray_val_V_37_reg_440_pp0_iter6_reg;
        PixArray_val_V_37_reg_440_pp0_iter8_reg <= PixArray_val_V_37_reg_440_pp0_iter7_reg;
        PixArray_val_V_37_reg_440_pp0_iter9_reg <= PixArray_val_V_37_reg_440_pp0_iter8_reg;
        PixArray_val_V_39_reg_418_pp0_iter10_reg <= PixArray_val_V_39_reg_418_pp0_iter9_reg;
        PixArray_val_V_39_reg_418_pp0_iter11_reg <= PixArray_val_V_39_reg_418_pp0_iter10_reg;
        PixArray_val_V_39_reg_418_pp0_iter12_reg <= PixArray_val_V_39_reg_418_pp0_iter11_reg;
        PixArray_val_V_39_reg_418_pp0_iter5_reg <= PixArray_val_V_39_reg_418;
        PixArray_val_V_39_reg_418_pp0_iter6_reg <= PixArray_val_V_39_reg_418_pp0_iter5_reg;
        PixArray_val_V_39_reg_418_pp0_iter7_reg <= PixArray_val_V_39_reg_418_pp0_iter6_reg;
        PixArray_val_V_39_reg_418_pp0_iter8_reg <= PixArray_val_V_39_reg_418_pp0_iter7_reg;
        PixArray_val_V_39_reg_418_pp0_iter9_reg <= PixArray_val_V_39_reg_418_pp0_iter8_reg;
        PixArray_val_V_40_reg_407_pp0_iter10_reg <= PixArray_val_V_40_reg_407_pp0_iter9_reg;
        PixArray_val_V_40_reg_407_pp0_iter11_reg <= PixArray_val_V_40_reg_407_pp0_iter10_reg;
        PixArray_val_V_40_reg_407_pp0_iter12_reg <= PixArray_val_V_40_reg_407_pp0_iter11_reg;
        PixArray_val_V_40_reg_407_pp0_iter5_reg <= PixArray_val_V_40_reg_407;
        PixArray_val_V_40_reg_407_pp0_iter6_reg <= PixArray_val_V_40_reg_407_pp0_iter5_reg;
        PixArray_val_V_40_reg_407_pp0_iter7_reg <= PixArray_val_V_40_reg_407_pp0_iter6_reg;
        PixArray_val_V_40_reg_407_pp0_iter8_reg <= PixArray_val_V_40_reg_407_pp0_iter7_reg;
        PixArray_val_V_40_reg_407_pp0_iter9_reg <= PixArray_val_V_40_reg_407_pp0_iter8_reg;
        PixArray_val_V_43_reg_520_pp0_iter5_reg <= PixArray_val_V_43_reg_520;
        PixArray_val_V_43_reg_520_pp0_iter6_reg <= PixArray_val_V_43_reg_520_pp0_iter5_reg;
        PixArray_val_V_44_reg_490_pp0_iter5_reg <= PixArray_val_V_44_reg_490;
        PixArray_val_V_44_reg_490_pp0_iter6_reg <= PixArray_val_V_44_reg_490_pp0_iter5_reg;
        PixArray_val_V_44_reg_490_pp0_iter7_reg <= PixArray_val_V_44_reg_490_pp0_iter6_reg;
        PixArray_val_V_44_reg_490_pp0_iter8_reg <= PixArray_val_V_44_reg_490_pp0_iter7_reg;
        PixArray_val_V_45_reg_460_pp0_iter10_reg <= PixArray_val_V_45_reg_460_pp0_iter9_reg;
        PixArray_val_V_45_reg_460_pp0_iter5_reg <= PixArray_val_V_45_reg_460;
        PixArray_val_V_45_reg_460_pp0_iter6_reg <= PixArray_val_V_45_reg_460_pp0_iter5_reg;
        PixArray_val_V_45_reg_460_pp0_iter7_reg <= PixArray_val_V_45_reg_460_pp0_iter6_reg;
        PixArray_val_V_45_reg_460_pp0_iter8_reg <= PixArray_val_V_45_reg_460_pp0_iter7_reg;
        PixArray_val_V_45_reg_460_pp0_iter9_reg <= PixArray_val_V_45_reg_460_pp0_iter8_reg;
        PixArray_val_V_46_reg_429_pp0_iter10_reg <= PixArray_val_V_46_reg_429_pp0_iter9_reg;
        PixArray_val_V_46_reg_429_pp0_iter11_reg <= PixArray_val_V_46_reg_429_pp0_iter10_reg;
        PixArray_val_V_46_reg_429_pp0_iter12_reg <= PixArray_val_V_46_reg_429_pp0_iter11_reg;
        PixArray_val_V_46_reg_429_pp0_iter5_reg <= PixArray_val_V_46_reg_429;
        PixArray_val_V_46_reg_429_pp0_iter6_reg <= PixArray_val_V_46_reg_429_pp0_iter5_reg;
        PixArray_val_V_46_reg_429_pp0_iter7_reg <= PixArray_val_V_46_reg_429_pp0_iter6_reg;
        PixArray_val_V_46_reg_429_pp0_iter8_reg <= PixArray_val_V_46_reg_429_pp0_iter7_reg;
        PixArray_val_V_46_reg_429_pp0_iter9_reg <= PixArray_val_V_46_reg_429_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln252_reg_1317_pp0_iter10_reg <= icmp_ln252_reg_1317_pp0_iter9_reg;
        icmp_ln252_reg_1317_pp0_iter11_reg <= icmp_ln252_reg_1317_pp0_iter10_reg;
        icmp_ln252_reg_1317_pp0_iter2_reg <= icmp_ln252_reg_1317_pp0_iter1_reg;
        icmp_ln252_reg_1317_pp0_iter3_reg <= icmp_ln252_reg_1317_pp0_iter2_reg;
        icmp_ln252_reg_1317_pp0_iter4_reg <= icmp_ln252_reg_1317_pp0_iter3_reg;
        icmp_ln252_reg_1317_pp0_iter5_reg <= icmp_ln252_reg_1317_pp0_iter4_reg;
        icmp_ln252_reg_1317_pp0_iter6_reg <= icmp_ln252_reg_1317_pp0_iter5_reg;
        icmp_ln252_reg_1317_pp0_iter7_reg <= icmp_ln252_reg_1317_pp0_iter6_reg;
        icmp_ln252_reg_1317_pp0_iter8_reg <= icmp_ln252_reg_1317_pp0_iter7_reg;
        icmp_ln252_reg_1317_pp0_iter9_reg <= icmp_ln252_reg_1317_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixArrayVal_val_V_16_reg_1518 <= PixArrayVal_val_V_16_fu_811_p3;
        PixArrayVal_val_V_17_reg_1513 <= PixArrayVal_val_V_17_fu_805_p3;
        PixArrayVal_val_V_reg_1523 <= PixArrayVal_val_V_fu_817_p3;
        select_ln302_1_reg_1498 <= select_ln302_1_fu_784_p3;
        select_ln302_2_reg_1503 <= select_ln302_2_fu_791_p3;
        select_ln302_3_reg_1508 <= select_ln302_3_fu_798_p3;
        select_ln302_reg_1493 <= select_ln302_fu_777_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_reg_1317 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixArrayVal_val_V_18_reg_1357 <= PixArrayVal_val_V_18_fu_599_p1;
        PixArrayVal_val_V_19_reg_1365 <= {{LineBuf_val_V_q1[15:8]}};
        PixArrayVal_val_V_20_reg_1373 <= {{LineBuf_val_V_q1[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixArrayVal_val_V_21_reg_1406 <= PixArrayVal_val_V_21_fu_647_p1;
        PixArrayVal_val_V_22_reg_1412 <= {{LineBuf_val_V_1_q1[15:8]}};
        PixArrayVal_val_V_23_reg_1418 <= {{LineBuf_val_V_1_q1[23:16]}};
        PixArrayVal_val_V_24_reg_1424 <= PixArrayVal_val_V_24_fu_671_p1;
        PixArrayVal_val_V_25_reg_1430 <= {{LineBuf_val_V_2_q1[15:8]}};
        PixArrayVal_val_V_26_reg_1436 <= {{LineBuf_val_V_2_q1[23:16]}};
        PixArrayVal_val_V_27_reg_1442 <= PixArrayVal_val_V_27_fu_695_p1;
        PixArrayVal_val_V_28_reg_1448 <= {{LineBuf_val_V_3_q1[15:8]}};
        PixArrayVal_val_V_29_reg_1454 <= {{LineBuf_val_V_3_q1[23:16]}};
        PixArray_val_V_13_reg_1460 <= PixArray_val_V_13_fu_719_p1;
        PixArray_val_V_14_reg_1466 <= {{LineBuf_val_V_4_q1[15:8]}};
        PixArray_val_V_15_reg_1472 <= {{LineBuf_val_V_4_q1[23:16]}};
        PixArray_val_V_16_reg_1478 <= PixArray_val_V_16_fu_743_p1;
        PixArray_val_V_17_reg_1483 <= {{LineBuf_val_V_5_q1[15:8]}};
        PixArray_val_V_18_reg_1488 <= {{LineBuf_val_V_5_q1[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        PixArray_val_V_27_reg_540 <= ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540;
        PixArray_val_V_28_reg_530 <= ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530;
        PixArray_val_V_30_reg_510 <= ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510;
        PixArray_val_V_31_reg_500 <= ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500;
        PixArray_val_V_33_reg_480 <= ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480;
        PixArray_val_V_34_reg_470 <= ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470;
        PixArray_val_V_36_reg_450 <= ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450;
        PixArray_val_V_37_reg_440 <= ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440;
        PixArray_val_V_39_reg_418 <= ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418;
        PixArray_val_V_40_reg_407 <= ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407;
        PixArray_val_V_42_reg_550 <= ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550;
        PixArray_val_V_43_reg_520 <= ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520;
        PixArray_val_V_44_reg_490 <= ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490;
        PixArray_val_V_45_reg_460 <= ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460;
        PixArray_val_V_46_reg_429 <= ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_PixArrayVal_val_V_30_reg_350 <= ap_phi_reg_pp0_iter0_PixArrayVal_val_V_30_reg_350;
        ap_phi_reg_pp0_iter1_PixArrayVal_val_V_31_reg_360 <= ap_phi_reg_pp0_iter0_PixArrayVal_val_V_31_reg_360;
        ap_phi_reg_pp0_iter1_PixArrayVal_val_V_32_reg_370 <= ap_phi_reg_pp0_iter0_PixArrayVal_val_V_32_reg_370;
        ap_phi_reg_pp0_iter1_PixArray_val_V_27_reg_540 <= ap_phi_reg_pp0_iter0_PixArray_val_V_27_reg_540;
        ap_phi_reg_pp0_iter1_PixArray_val_V_28_reg_530 <= ap_phi_reg_pp0_iter0_PixArray_val_V_28_reg_530;
        ap_phi_reg_pp0_iter1_PixArray_val_V_30_reg_510 <= ap_phi_reg_pp0_iter0_PixArray_val_V_30_reg_510;
        ap_phi_reg_pp0_iter1_PixArray_val_V_31_reg_500 <= ap_phi_reg_pp0_iter0_PixArray_val_V_31_reg_500;
        ap_phi_reg_pp0_iter1_PixArray_val_V_33_reg_480 <= ap_phi_reg_pp0_iter0_PixArray_val_V_33_reg_480;
        ap_phi_reg_pp0_iter1_PixArray_val_V_34_reg_470 <= ap_phi_reg_pp0_iter0_PixArray_val_V_34_reg_470;
        ap_phi_reg_pp0_iter1_PixArray_val_V_36_reg_450 <= ap_phi_reg_pp0_iter0_PixArray_val_V_36_reg_450;
        ap_phi_reg_pp0_iter1_PixArray_val_V_37_reg_440 <= ap_phi_reg_pp0_iter0_PixArray_val_V_37_reg_440;
        ap_phi_reg_pp0_iter1_PixArray_val_V_39_reg_418 <= ap_phi_reg_pp0_iter0_PixArray_val_V_39_reg_418;
        ap_phi_reg_pp0_iter1_PixArray_val_V_40_reg_407 <= ap_phi_reg_pp0_iter0_PixArray_val_V_40_reg_407;
        ap_phi_reg_pp0_iter1_PixArray_val_V_42_reg_550 <= ap_phi_reg_pp0_iter0_PixArray_val_V_42_reg_550;
        ap_phi_reg_pp0_iter1_PixArray_val_V_43_reg_520 <= ap_phi_reg_pp0_iter0_PixArray_val_V_43_reg_520;
        ap_phi_reg_pp0_iter1_PixArray_val_V_44_reg_490 <= ap_phi_reg_pp0_iter0_PixArray_val_V_44_reg_490;
        ap_phi_reg_pp0_iter1_PixArray_val_V_45_reg_460 <= ap_phi_reg_pp0_iter0_PixArray_val_V_45_reg_460;
        ap_phi_reg_pp0_iter1_PixArray_val_V_46_reg_429 <= ap_phi_reg_pp0_iter0_PixArray_val_V_46_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_PixArray_val_V_27_reg_540 <= ap_phi_reg_pp0_iter1_PixArray_val_V_27_reg_540;
        ap_phi_reg_pp0_iter2_PixArray_val_V_28_reg_530 <= ap_phi_reg_pp0_iter1_PixArray_val_V_28_reg_530;
        ap_phi_reg_pp0_iter2_PixArray_val_V_30_reg_510 <= ap_phi_reg_pp0_iter1_PixArray_val_V_30_reg_510;
        ap_phi_reg_pp0_iter2_PixArray_val_V_31_reg_500 <= ap_phi_reg_pp0_iter1_PixArray_val_V_31_reg_500;
        ap_phi_reg_pp0_iter2_PixArray_val_V_33_reg_480 <= ap_phi_reg_pp0_iter1_PixArray_val_V_33_reg_480;
        ap_phi_reg_pp0_iter2_PixArray_val_V_34_reg_470 <= ap_phi_reg_pp0_iter1_PixArray_val_V_34_reg_470;
        ap_phi_reg_pp0_iter2_PixArray_val_V_36_reg_450 <= ap_phi_reg_pp0_iter1_PixArray_val_V_36_reg_450;
        ap_phi_reg_pp0_iter2_PixArray_val_V_37_reg_440 <= ap_phi_reg_pp0_iter1_PixArray_val_V_37_reg_440;
        ap_phi_reg_pp0_iter2_PixArray_val_V_39_reg_418 <= ap_phi_reg_pp0_iter1_PixArray_val_V_39_reg_418;
        ap_phi_reg_pp0_iter2_PixArray_val_V_40_reg_407 <= ap_phi_reg_pp0_iter1_PixArray_val_V_40_reg_407;
        ap_phi_reg_pp0_iter2_PixArray_val_V_42_reg_550 <= ap_phi_reg_pp0_iter1_PixArray_val_V_42_reg_550;
        ap_phi_reg_pp0_iter2_PixArray_val_V_43_reg_520 <= ap_phi_reg_pp0_iter1_PixArray_val_V_43_reg_520;
        ap_phi_reg_pp0_iter2_PixArray_val_V_44_reg_490 <= ap_phi_reg_pp0_iter1_PixArray_val_V_44_reg_490;
        ap_phi_reg_pp0_iter2_PixArray_val_V_45_reg_460 <= ap_phi_reg_pp0_iter1_PixArray_val_V_45_reg_460;
        ap_phi_reg_pp0_iter2_PixArray_val_V_46_reg_429 <= ap_phi_reg_pp0_iter1_PixArray_val_V_46_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_PixArray_val_V_27_reg_540 <= ap_phi_reg_pp0_iter2_PixArray_val_V_27_reg_540;
        ap_phi_reg_pp0_iter3_PixArray_val_V_28_reg_530 <= ap_phi_reg_pp0_iter2_PixArray_val_V_28_reg_530;
        ap_phi_reg_pp0_iter3_PixArray_val_V_30_reg_510 <= ap_phi_reg_pp0_iter2_PixArray_val_V_30_reg_510;
        ap_phi_reg_pp0_iter3_PixArray_val_V_31_reg_500 <= ap_phi_reg_pp0_iter2_PixArray_val_V_31_reg_500;
        ap_phi_reg_pp0_iter3_PixArray_val_V_33_reg_480 <= ap_phi_reg_pp0_iter2_PixArray_val_V_33_reg_480;
        ap_phi_reg_pp0_iter3_PixArray_val_V_34_reg_470 <= ap_phi_reg_pp0_iter2_PixArray_val_V_34_reg_470;
        ap_phi_reg_pp0_iter3_PixArray_val_V_36_reg_450 <= ap_phi_reg_pp0_iter2_PixArray_val_V_36_reg_450;
        ap_phi_reg_pp0_iter3_PixArray_val_V_37_reg_440 <= ap_phi_reg_pp0_iter2_PixArray_val_V_37_reg_440;
        ap_phi_reg_pp0_iter3_PixArray_val_V_39_reg_418 <= ap_phi_reg_pp0_iter2_PixArray_val_V_39_reg_418;
        ap_phi_reg_pp0_iter3_PixArray_val_V_40_reg_407 <= ap_phi_reg_pp0_iter2_PixArray_val_V_40_reg_407;
        ap_phi_reg_pp0_iter3_PixArray_val_V_42_reg_550 <= ap_phi_reg_pp0_iter2_PixArray_val_V_42_reg_550;
        ap_phi_reg_pp0_iter3_PixArray_val_V_43_reg_520 <= ap_phi_reg_pp0_iter2_PixArray_val_V_43_reg_520;
        ap_phi_reg_pp0_iter3_PixArray_val_V_44_reg_490 <= ap_phi_reg_pp0_iter2_PixArray_val_V_44_reg_490;
        ap_phi_reg_pp0_iter3_PixArray_val_V_45_reg_460 <= ap_phi_reg_pp0_iter2_PixArray_val_V_45_reg_460;
        ap_phi_reg_pp0_iter3_PixArray_val_V_46_reg_429 <= ap_phi_reg_pp0_iter2_PixArray_val_V_46_reg_429;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln352_1_reg_1832 <= icmp_ln352_1_fu_992_p2;
        icmp_ln352_2_reg_1848 <= icmp_ln352_2_fu_1014_p2;
        icmp_ln352_reg_1816 <= icmp_ln352_fu_970_p2;
        tmp_2_reg_1826 <= grp_fu_1259_p3[32'd26];
        tmp_4_reg_1842 <= grp_fu_1268_p3[32'd26];
        tmp_reg_1810 <= grp_fu_1250_p3[32'd26];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op63_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_2_reg_1381 <= SrcYUV_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_11_reg_1821 <= grp_fu_1259_p3;
        sum_17_reg_1837 <= grp_fu_1268_p3;
        sum_reg_1805 <= grp_fu_1250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (icmp_ln252_reg_1317_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_18_reg_1582 <= grp_fu_1133_p3;
        sum_23_reg_1587 <= grp_fu_1141_p3;
        sum_28_reg_1592 <= grp_fu_1149_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln252_reg_1317_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_19_reg_1639 <= grp_fu_1157_p3;
        sum_24_reg_1644 <= grp_fu_1165_p3;
        sum_29_reg_1649 <= grp_fu_1173_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln252_reg_1317_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_20_reg_1696 <= grp_fu_1181_p3;
        sum_25_reg_1701 <= grp_fu_1189_p3;
        sum_30_reg_1706 <= grp_fu_1197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln252_reg_1317_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_21_reg_1738 <= grp_fu_1205_p3;
        sum_26_reg_1743 <= grp_fu_1212_p3;
        sum_31_reg_1748 <= grp_fu_1219_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_22_reg_1790 <= grp_fu_1226_p3;
        sum_27_reg_1795 <= grp_fu_1234_p3;
        sum_32_reg_1800 <= grp_fu_1242_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_1_ce0 = 1'b1;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_2_ce0 = 1'b1;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_3_ce0 = 1'b1;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_4_ce0 = 1'b1;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_5_ce0 = 1'b1;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        FiltCoeff_ce0 = 1'b1;
    end else begin
        FiltCoeff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_1_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_1_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_1_we0 = 1'b1;
    end else begin
        LineBuf_val_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_2_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_2_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_2_we0 = 1'b1;
    end else begin
        LineBuf_val_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_3_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_3_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_3_we0 = 1'b1;
    end else begin
        LineBuf_val_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_4_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_4_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_4_we0 = 1'b1;
    end else begin
        LineBuf_val_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_5_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_5_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_5_we0 = 1'b1;
    end else begin
        LineBuf_val_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_ce0 = 1'b1;
    end else begin
        LineBuf_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_ce1 = 1'b1;
    end else begin
        LineBuf_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp119 == 1'd1) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        LineBuf_val_V_we0 = 1'b1;
    end else begin
        LineBuf_val_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        OutYUV_blk_n = OutYUV_full_n;
    end else begin
        OutYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        OutYUV_write = 1'b1;
    end else begin
        OutYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        SrcYUV_blk_n = SrcYUV_empty_n;
    end else begin
        SrcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        SrcYUV_read = 1'b1;
    end else begin
        SrcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_572_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln252_reg_1317_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter16_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp119_read_reg_1284 == 1'd0) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4 = PixArrayVal_val_V_20_reg_1373;
    end else begin
        ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4 = ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350;
    end
end

always @ (*) begin
    if (((cmp119_read_reg_1284 == 1'd0) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4 = PixArrayVal_val_V_19_reg_1365;
    end else begin
        ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4 = ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360;
    end
end

always @ (*) begin
    if (((cmp119_read_reg_1284 == 1'd0) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4 = PixArrayVal_val_V_18_reg_1357;
    end else begin
        ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4 = ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370;
    end
end

always @ (*) begin
    if ((icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0)) begin
        if ((brmerge_read_reg_1299 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4 = PixArray_val_V_17_reg_1483;
        end else if ((brmerge == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4 = PixArray_val_V_14_reg_1466;
        end else begin
            ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_24_reg_389;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_24_reg_389;
    end
end

always @ (*) begin
    if ((icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0)) begin
        if ((brmerge_read_reg_1299 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4 = PixArray_val_V_18_reg_1488;
        end else if ((brmerge == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4 = PixArray_val_V_15_reg_1472;
        end else begin
            ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_25_reg_380;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_25_reg_380;
    end
end

always @ (*) begin
    if ((icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0)) begin
        if ((brmerge_read_reg_1299 == 1'd0)) begin
            ap_phi_mux_PixArray_val_V_phi_fu_401_p4 = PixArray_val_V_16_reg_1478;
        end else if ((brmerge == 1'd1)) begin
            ap_phi_mux_PixArray_val_V_phi_fu_401_p4 = PixArray_val_V_13_reg_1460;
        end else begin
            ap_phi_mux_PixArray_val_V_phi_fu_401_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_reg_398;
        end
    end else begin
        ap_phi_mux_PixArray_val_V_phi_fu_401_p4 = ap_phi_reg_pp0_iter3_PixArray_val_V_reg_398;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_122;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1133_ce = 1'b1;
    end else begin
        grp_fu_1133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1141_ce = 1'b1;
    end else begin
        grp_fu_1141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1149_ce = 1'b1;
    end else begin
        grp_fu_1149_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1157_ce = 1'b1;
    end else begin
        grp_fu_1157_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1165_ce = 1'b1;
    end else begin
        grp_fu_1165_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1173_ce = 1'b1;
    end else begin
        grp_fu_1173_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1181_ce = 1'b1;
    end else begin
        grp_fu_1181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1189_ce = 1'b1;
    end else begin
        grp_fu_1189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1197_ce = 1'b1;
    end else begin
        grp_fu_1197_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1205_ce = 1'b1;
    end else begin
        grp_fu_1205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1212_ce = 1'b1;
    end else begin
        grp_fu_1212_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1219_ce = 1'b1;
    end else begin
        grp_fu_1219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1226_ce = 1'b1;
    end else begin
        grp_fu_1226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1234_ce = 1'b1;
    end else begin
        grp_fu_1234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1242_ce = 1'b1;
    end else begin
        grp_fu_1242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1250_ce = 1'b1;
    end else begin
        grp_fu_1250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1259_ce = 1'b1;
    end else begin
        grp_fu_1259_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1268_ce = 1'b1;
    end else begin
        grp_fu_1268_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FiltCoeff_1_address0 = idxprom11_i_cast_reg_1307;

assign FiltCoeff_2_address0 = idxprom11_i_cast_reg_1307;

assign FiltCoeff_3_address0 = idxprom11_i_cast_reg_1307;

assign FiltCoeff_4_address0 = idxprom11_i_cast_reg_1307;

assign FiltCoeff_5_address0 = idxprom11_i_cast_reg_1307;

assign FiltCoeff_address0 = idxprom11_i_cast_reg_1307;

assign LineBufVal_V_7_fu_767_p4 = {{{ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4}, {ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4}}, {ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4}};

assign LineBuf_val_V_1_address0 = LineBuf_val_V_1_addr_reg_1327_pp0_iter2_reg;

assign LineBuf_val_V_1_address1 = LineBuf_val_V_1_addr_reg_1327;

assign LineBuf_val_V_1_d0 = {{{PixArrayVal_val_V_17_reg_1513}, {PixArrayVal_val_V_16_reg_1518}}, {PixArrayVal_val_V_reg_1523}};

assign LineBuf_val_V_2_address0 = LineBuf_val_V_2_addr_reg_1333_pp0_iter2_reg;

assign LineBuf_val_V_2_address1 = LineBuf_val_V_2_addr_reg_1333;

assign LineBuf_val_V_2_d0 = select_ln302_3_reg_1508;

assign LineBuf_val_V_3_address0 = LineBuf_val_V_3_addr_reg_1339_pp0_iter2_reg;

assign LineBuf_val_V_3_address1 = LineBuf_val_V_3_addr_reg_1339;

assign LineBuf_val_V_3_d0 = select_ln302_2_reg_1503;

assign LineBuf_val_V_4_address0 = LineBuf_val_V_4_addr_reg_1345_pp0_iter2_reg;

assign LineBuf_val_V_4_address1 = LineBuf_val_V_4_addr_reg_1345;

assign LineBuf_val_V_4_d0 = select_ln302_1_reg_1498;

assign LineBuf_val_V_5_address0 = LineBuf_val_V_5_addr_reg_1351_pp0_iter2_reg;

assign LineBuf_val_V_5_address1 = LineBuf_val_V_5_addr_reg_1351;

assign LineBuf_val_V_5_d0 = select_ln302_reg_1493;

assign LineBuf_val_V_address0 = LineBuf_val_V_addr_reg_1321_pp0_iter1_reg;

assign LineBuf_val_V_address1 = idxprom6_i_fu_584_p1;

assign LineBuf_val_V_d0 = p_Result_2_reg_1381;

assign OutYUV_din = {{{select_ln260_2_fu_1114_p3}, {select_ln260_1_fu_1080_p3}}, {select_ln260_fu_1046_p3}};

assign PixArrayVal_val_V_16_fu_811_p3 = ((cmp159[0:0] == 1'b1) ? ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4 : PixArrayVal_val_V_19_reg_1365);

assign PixArrayVal_val_V_17_fu_805_p3 = ((cmp159[0:0] == 1'b1) ? ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4 : PixArrayVal_val_V_20_reg_1373);

assign PixArrayVal_val_V_18_fu_599_p1 = LineBuf_val_V_q1[7:0];

assign PixArrayVal_val_V_21_fu_647_p1 = LineBuf_val_V_1_q1[7:0];

assign PixArrayVal_val_V_24_fu_671_p1 = LineBuf_val_V_2_q1[7:0];

assign PixArrayVal_val_V_27_fu_695_p1 = LineBuf_val_V_3_q1[7:0];

assign PixArrayVal_val_V_fu_817_p3 = ((cmp159[0:0] == 1'b1) ? ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4 : PixArrayVal_val_V_18_reg_1357);

assign PixArray_val_V_13_fu_719_p1 = LineBuf_val_V_4_q1[7:0];

assign PixArray_val_V_16_fu_743_p1 = LineBuf_val_V_5_q1[7:0];

assign PixArray_val_V_20_fu_623_p1 = SrcYUV_dout[7:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op63_read_state2 == 1'b1) & (1'b0 == SrcYUV_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == OutYUV_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op63_read_state2 == 1'b1) & (1'b0 == SrcYUV_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == OutYUV_full_n)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op63_read_state2 == 1'b1) & (1'b0 == SrcYUV_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'd1 == OutputWriteEn_1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == OutYUV_full_n)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter17 = ((1'd1 == OutputWriteEn_1) & (1'b0 == OutYUV_full_n));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op63_read_state2 == 1'b1) & (1'b0 == SrcYUV_empty_n));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_725 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_733 = ((cmp119_read_reg_1284 == 1'd0) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_94 = ((cmp119 == 1'd1) & (brmerge == 1'd1) & (icmp_ln252_reg_1317 == 1'd0));
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_107 = (ap_predicate_op107_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_108 = (ap_predicate_op108_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_109 = (ap_predicate_op109_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_45 = (icmp_ln252_fu_572_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_54 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_58 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_59 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_60 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_61 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_62 = (icmp_ln252_reg_1317 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_69 = (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_73 = (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_77 = (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_81 = (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_85 = (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_90 = (ap_predicate_op90_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_PixArrayVal_val_V_30_reg_350 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArrayVal_val_V_31_reg_360 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArrayVal_val_V_32_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_27_reg_540 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_28_reg_530 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_30_reg_510 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_31_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_33_reg_480 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_34_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_36_reg_450 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_37_reg_440 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_39_reg_418 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_40_reg_407 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_42_reg_550 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_43_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_44_reg_490 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_45_reg_460 = 'bx;

assign ap_phi_reg_pp0_iter0_PixArray_val_V_46_reg_429 = 'bx;

assign ap_phi_reg_pp0_iter3_PixArray_val_V_24_reg_389 = 'bx;

assign ap_phi_reg_pp0_iter3_PixArray_val_V_25_reg_380 = 'bx;

assign ap_phi_reg_pp0_iter3_PixArray_val_V_reg_398 = 'bx;

always @ (*) begin
    ap_predicate_op106_store_state4 = ((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op107_store_state4 = ((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_store_state4 = ((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op109_store_state4 = ((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_store_state4 = ((brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op63_read_state2 = ((cmp119 == 1'd1) & (brmerge == 1'd1) & (icmp_ln252_reg_1317 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_store_state3 = ((cmp119 == 1'd1) & (brmerge == 1'd1) & (icmp_ln252_reg_1317_pp0_iter1_reg == 1'd0));
end

assign brmerge_read_reg_1299 = brmerge;

assign cmp119_read_reg_1284 = cmp119;

assign grp_fu_1133_p0 = sext_ln1540_fu_835_p1;

assign grp_fu_1133_p1 = grp_fu_1133_p10;

assign grp_fu_1133_p10 = ap_phi_mux_PixArray_val_V_phi_fu_401_p4;

assign grp_fu_1133_p2 = 24'd2048;

assign grp_fu_1141_p0 = sext_ln1540_fu_835_p1;

assign grp_fu_1141_p1 = grp_fu_1141_p10;

assign grp_fu_1141_p10 = ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4;

assign grp_fu_1141_p2 = 24'd2048;

assign grp_fu_1149_p0 = sext_ln1540_fu_835_p1;

assign grp_fu_1149_p1 = grp_fu_1149_p10;

assign grp_fu_1149_p10 = ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4;

assign grp_fu_1149_p2 = 24'd2048;

assign grp_fu_1157_p0 = sext_ln1540_1_fu_851_p1;

assign grp_fu_1157_p1 = grp_fu_1157_p10;

assign grp_fu_1157_p10 = PixArray_val_V_42_reg_550;

assign grp_fu_1165_p0 = sext_ln1540_1_fu_851_p1;

assign grp_fu_1165_p1 = grp_fu_1165_p10;

assign grp_fu_1165_p10 = PixArray_val_V_27_reg_540;

assign grp_fu_1173_p0 = sext_ln1540_1_fu_851_p1;

assign grp_fu_1173_p1 = grp_fu_1173_p10;

assign grp_fu_1173_p10 = PixArray_val_V_28_reg_530;

assign grp_fu_1181_p0 = sext_ln1540_2_fu_867_p1;

assign grp_fu_1181_p1 = grp_fu_1181_p10;

assign grp_fu_1181_p10 = PixArray_val_V_43_reg_520_pp0_iter6_reg;

assign grp_fu_1189_p0 = sext_ln1540_2_fu_867_p1;

assign grp_fu_1189_p1 = grp_fu_1189_p10;

assign grp_fu_1189_p10 = PixArray_val_V_30_reg_510_pp0_iter6_reg;

assign grp_fu_1197_p0 = sext_ln1540_2_fu_867_p1;

assign grp_fu_1197_p1 = grp_fu_1197_p10;

assign grp_fu_1197_p10 = PixArray_val_V_31_reg_500_pp0_iter6_reg;

assign grp_fu_1205_p0 = sext_ln1540_3_fu_892_p1;

assign grp_fu_1205_p1 = grp_fu_1205_p10;

assign grp_fu_1205_p10 = PixArray_val_V_44_reg_490_pp0_iter8_reg;

assign grp_fu_1212_p0 = sext_ln1540_3_fu_892_p1;

assign grp_fu_1212_p1 = grp_fu_1212_p10;

assign grp_fu_1212_p10 = PixArray_val_V_33_reg_480_pp0_iter8_reg;

assign grp_fu_1219_p0 = sext_ln1540_3_fu_892_p1;

assign grp_fu_1219_p1 = grp_fu_1219_p10;

assign grp_fu_1219_p10 = PixArray_val_V_34_reg_470_pp0_iter8_reg;

assign grp_fu_1226_p0 = sext_ln1540_4_fu_917_p1;

assign grp_fu_1226_p1 = grp_fu_1226_p10;

assign grp_fu_1226_p10 = PixArray_val_V_45_reg_460_pp0_iter10_reg;

assign grp_fu_1234_p0 = sext_ln1540_4_fu_917_p1;

assign grp_fu_1234_p1 = grp_fu_1234_p10;

assign grp_fu_1234_p10 = PixArray_val_V_36_reg_450_pp0_iter10_reg;

assign grp_fu_1242_p0 = sext_ln1540_4_fu_917_p1;

assign grp_fu_1242_p1 = grp_fu_1242_p10;

assign grp_fu_1242_p10 = PixArray_val_V_37_reg_440_pp0_iter10_reg;

assign grp_fu_1250_p0 = sext_ln1540_5_fu_933_p1;

assign grp_fu_1250_p1 = grp_fu_1250_p10;

assign grp_fu_1250_p10 = PixArray_val_V_46_reg_429_pp0_iter12_reg;

assign grp_fu_1259_p0 = sext_ln1540_5_fu_933_p1;

assign grp_fu_1259_p1 = grp_fu_1259_p10;

assign grp_fu_1259_p10 = PixArray_val_V_39_reg_418_pp0_iter12_reg;

assign grp_fu_1268_p0 = sext_ln1540_5_fu_933_p1;

assign grp_fu_1268_p1 = grp_fu_1268_p10;

assign grp_fu_1268_p10 = PixArray_val_V_40_reg_407_pp0_iter12_reg;

assign icmp_ln252_fu_572_p2 = ((ap_sig_allocacmp_x_1 == InPixels) ? 1'b1 : 1'b0);

assign icmp_ln352_1_fu_992_p2 = (($signed(tmp_3_fu_983_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln352_2_fu_1014_p2 = (($signed(tmp_5_fu_1005_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln352_fu_970_p2 = (($signed(tmp_1_fu_961_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign idxprom11_i_cast_fu_560_p1 = idxprom11_i;

assign idxprom6_i_fu_584_p1 = ap_sig_allocacmp_x_1;

assign or_ln260_1_fu_1076_p2 = (tmp_2_reg_1826 | icmp_ln352_1_reg_1832);

assign or_ln260_2_fu_1110_p2 = (tmp_4_reg_1842 | icmp_ln352_2_reg_1848);

assign or_ln260_fu_1042_p2 = (tmp_reg_1810 | icmp_ln352_reg_1816);

assign select_ln260_1_fu_1080_p3 = ((or_ln260_1_fu_1076_p2[0:0] == 1'b1) ? select_ln260_4_fu_1068_p3 : trunc_ln260_1_fu_1054_p4);

assign select_ln260_2_fu_1114_p3 = ((or_ln260_2_fu_1110_p2[0:0] == 1'b1) ? select_ln260_5_fu_1102_p3 : trunc_ln260_2_fu_1088_p4);

assign select_ln260_3_fu_1034_p3 = ((xor_ln260_fu_1029_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_4_fu_1068_p3 = ((xor_ln260_1_fu_1063_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_5_fu_1102_p3 = ((xor_ln260_2_fu_1097_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_fu_1046_p3 = ((or_ln260_fu_1042_p2[0:0] == 1'b1) ? select_ln260_3_fu_1034_p3 : trunc_ln2_fu_1020_p4);

assign select_ln302_1_fu_784_p3 = ((cmp159[0:0] == 1'b1) ? LineBufVal_V_7_fu_767_p4 : LineBuf_val_V_3_q1);

assign select_ln302_2_fu_791_p3 = ((cmp159[0:0] == 1'b1) ? LineBufVal_V_7_fu_767_p4 : LineBuf_val_V_2_q1);

assign select_ln302_3_fu_798_p3 = ((cmp159[0:0] == 1'b1) ? LineBufVal_V_7_fu_767_p4 : LineBuf_val_V_1_q1);

assign select_ln302_fu_777_p3 = ((cmp159[0:0] == 1'b1) ? LineBufVal_V_7_fu_767_p4 : LineBuf_val_V_4_q1);

assign sext_ln1540_1_fu_851_p1 = $signed(FiltCoeff_1_q0);

assign sext_ln1540_2_fu_867_p1 = $signed(FiltCoeff_2_q0);

assign sext_ln1540_3_fu_892_p1 = $signed(FiltCoeff_3_q0);

assign sext_ln1540_4_fu_917_p1 = $signed(FiltCoeff_4_q0);

assign sext_ln1540_5_fu_933_p1 = $signed(FiltCoeff_5_q0);

assign sext_ln1540_fu_835_p1 = $signed(FiltCoeff_q0);

assign tmp_1_fu_961_p4 = {{grp_fu_1250_p3[26:20]}};

assign tmp_3_fu_983_p4 = {{grp_fu_1259_p3[26:20]}};

assign tmp_5_fu_1005_p4 = {{grp_fu_1268_p3[26:20]}};

assign trunc_ln260_1_fu_1054_p4 = {{sum_11_reg_1821[19:12]}};

assign trunc_ln260_2_fu_1088_p4 = {{sum_17_reg_1837[19:12]}};

assign trunc_ln2_fu_1020_p4 = {{sum_reg_1805[19:12]}};

assign x_2_fu_578_p2 = (ap_sig_allocacmp_x_1 + 11'd1);

assign xor_ln260_1_fu_1063_p2 = (tmp_2_reg_1826 ^ 1'd1);

assign xor_ln260_2_fu_1097_p2 = (tmp_4_reg_1842 ^ 1'd1);

assign xor_ln260_fu_1029_p2 = (tmp_reg_1810 ^ 1'd1);

always @ (posedge ap_clk) begin
    idxprom11_i_cast_reg_1307[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //bd_3a92_vsc_0_vscale_core_polyphase_Pipeline_loop_width_for_procpix
