# cache_2stage

Verilog HDL for a two-stage cache pipeline and testbench. Current support:
* Fully-associative
  * Fifo replacement
