#ifndef _VTSS_JAGUAR2_REGS_SD10G65_H_
#define _VTSS_JAGUAR2_REGS_SD10G65_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2012 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_jaguar2_regs_common.h"

#define VTSS_SD10G65_SD10G65_DES_SD10G65_DES_CFG0(target)  VTSS_IOREG(target,0x0)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_H  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_L  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_INV_M  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,2,3)
#define  VTSS_M_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL     VTSS_ENCODE_BITMASK(2,3)
#define  VTSS_X_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_IF_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,2,3)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_VSC_DIS  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_DES_CFG0_DES_DIS  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0(target)  VTSS_IOREG(target,0x1)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_A(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CDR_SEL_B(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CORE_SEL(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CORE_SEL     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_BW_CORE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,3,3)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_CPMD_SWAP  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIV32_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_DES_SD10G65_MOEBDIV_CFG0_MOEBDIV_DIS  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_OB_CFG0(target)  VTSS_IOREG(target,0x10)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_SER_INV  VTSS_BIT(23)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_CLK_BUF_CMV(x)  VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_CLK_BUF_CMV     VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_CLK_BUF_CMV(x)  VTSS_EXTRACT_BITFIELD(x,21,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_OB_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_OB_SPARE_POOL     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_OB_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,19,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_BYP_D  VTSS_BIT(18)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_RST  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_EN_PAD_LOOP  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_EN_INP_LOOP  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_EN_DIRECT  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_EN_OB  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_INCR_LEVN  VTSS_BIT(8)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_SEL_IFW(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_LEVN(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_LEVN     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG0_LEVN(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_OB_CFG1(target)  VTSS_IOREG(target,0x11)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_AB_COMP_EN  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_DIODE_CUR(x)  VTSS_ENCODE_BITFIELD(x,23,3)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_DIODE_CUR     VTSS_ENCODE_BITMASK(23,3)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_DIODE_CUR(x)  VTSS_EXTRACT_BITFIELD(x,23,3)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT(x)  VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT     VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_LEV_SHFT(x)  VTSS_EXTRACT_BITFIELD(x,21,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_R_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,18,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_PREDRV_C_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VTAIL(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VTAIL     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VTAIL(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VCAS(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VCAS     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_VCAS(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_R_COR  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_R_I(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_R_I     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG1_R_I(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_OB_CFG2(target)  VTSS_IOREG(target,0x12)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(x)  VTSS_ENCODE_BITFIELD(x,0,24)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER     VTSS_ENCODE_BITMASK(0,24)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG2_D_FILTER(x)  VTSS_EXTRACT_BITFIELD(x,0,24)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_OB_CFG3(target)  VTSS_IOREG(target,0x13)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_DONE  VTSS_BIT(18)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_START  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_ENABLE  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_THRS(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_THRS     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_THRS(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_VALUE(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_VALUE     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_OB_CFG3_REC_DET_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG(target)  VTSS_IOREG(target,0x14)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_SPARE_POOL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_LOOPDRV_ENA  VTSS_BIT(12)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_ANAOUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_ANAOUT_SEL     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_ANAOUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_ANAOUT_EN  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_RCOMP(x)  VTSS_ENCODE_BITFIELD(x,3,4)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_RCOMP     VTSS_ENCODE_BITMASK(3,4)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_RCOMP(x)  VTSS_EXTRACT_BITFIELD(x,3,4)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_SBUS_TX_CFG_SBUS_BIAS_EN  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_TX_SVN_ID(target)  VTSS_IOREG(target,0x15)

#define VTSS_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID(target)  VTSS_IOREG(target,0x16)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_OB_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,20,6)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_OB_REV_ID     VTSS_ENCODE_BITMASK(20,6)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_OB_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,20,6)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_SYNTH_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,14,6)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_SYNTH_REV_ID     VTSS_ENCODE_BITMASK(14,6)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_SYNTH_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,14,6)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_RCPLL_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_RCPLL_REV_ID     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_RCPLL_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,8,6)
#define  VTSS_F_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_TOP_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_TOP_REV_ID     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_SD10G65_OB_SD10G65_TX_REV_ID_TOP_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG0(target)  VTSS_IOREG(target,0x20)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RCML_ADJ(x)  VTSS_ENCODE_BITFIELD(x,27,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RCML_ADJ     VTSS_ENCODE_BITMASK(27,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RCML_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,27,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_TERM_V_SEL(x)  VTSS_ENCODE_BITFIELD(x,23,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_TERM_V_SEL     VTSS_ENCODE_BITMASK(23,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_TERM_V_SEL(x)  VTSS_EXTRACT_BITFIELD(x,23,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_TERM_VDD_ENA  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_SHIFT  VTSS_BIT(21)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(x)  VTSS_ENCODE_BITFIELD(x,17,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ     VTSS_ENCODE_BITMASK(17,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_RIB_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,17,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_DIRECT_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_DFE_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_SIG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_VBULK_SEL  VTSS_BIT(11)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_ENA  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_IA_SDET_ENA  VTSS_BIT(9)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_IE_SDET_ENA  VTSS_BIT(8)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_LD_ENA  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_1V_ENA  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_CLKDIV_ENA  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_SPARE_POOL2  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_VSCOPE_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_SAM_ENA  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG0_IB_EQZ_ENA  VTSS_BIT(1)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG1(target)  VTSS_IOREG(target,0x21)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_L(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_L     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_L(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L0(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L0     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L0(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L1(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L1     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L1(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L2(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L2     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_L2(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AGC_L(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AGC_L     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AGC_L(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_C(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_C     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_AMP_C(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C0(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C0     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C0(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C1(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C1     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C1(x)  VTSS_EXTRACT_BITFIELD(x,3,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C2(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C2     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG1_IB_EQZ_C2(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG2(target)  VTSS_IOREG(target,0x22)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_GAIN(x)  VTSS_ENCODE_BITFIELD(x,18,10)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_GAIN     VTSS_ENCODE_BITMASK(18,10)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_GAIN(x)  VTSS_EXTRACT_BITFIELD(x,18,10)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_AGC(x)  VTSS_ENCODE_BITFIELD(x,10,8)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_AGC     VTSS_ENCODE_BITMASK(10,8)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_AGC(x)  VTSS_EXTRACT_BITFIELD(x,10,8)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_OFFSET     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG2_IB_EQZ_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG3(target)  VTSS_IOREG(target,0x23)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_LDSD_DIVSEL(x)  VTSS_EXTRACT_BITFIELD(x,30,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_CLK_DIV     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_SET_SDET  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_SDET_SEL  VTSS_BIT(24)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_DIRECT_SEL  VTSS_BIT(23)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,17,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET     VTSS_ENCODE_BITMASK(17,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD1_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,17,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD0_LEVEL(x)  VTSS_ENCODE_BITFIELD(x,11,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD0_LEVEL     VTSS_ENCODE_BITMASK(11,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_EQ_LD0_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,11,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IE_SDET_LEVEL(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IE_SDET_LEVEL     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IE_SDET_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,5,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG3_IB_IA_SDET_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG4(target)  VTSS_IOREG(target,0x24)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_IB(x)  VTSS_EXTRACT_BITFIELD(x,30,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(x)  VTSS_ENCODE_BITFIELD(x,28,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2     VTSS_ENCODE_BITMASK(28,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES2(x)  VTSS_EXTRACT_BITFIELD(x,28,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES1(x)  VTSS_EXTRACT_BITFIELD(x,26,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_ADJ_ES0(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(x)  VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE     VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_L_MODE(x)  VTSS_EXTRACT_BITFIELD(x,21,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_EQZ_C_MODE(x)  VTSS_EXTRACT_BITFIELD(x,18,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_H_THRES(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_VSCOPE_L_THRES(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG4_IB_MAIN_THRES(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG5(target)  VTSS_IOREG(target,0x25)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_AMPL(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_AMPL     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_ENA  VTSS_BIT(27)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_DATA  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_TSTGEN_TOGGLE_ENA  VTSS_BIT(25)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPH_ENA  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_JUMPL_ENA  VTSS_BIT(21)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_DFE_DIS(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_DFE_DIS     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_DFE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,19,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_AGC_DIS(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_AGC_DIS     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_AGC_DIS(x)  VTSS_EXTRACT_BITFIELD(x,17,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_EQ_LD_CAL_ENA  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_THRES_CAL_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_IS_OFFS_CAL_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_IA_OFFS_CAL_ENA  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_IE_SDET_CAL_ENA  VTSS_BIT(12)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_HYS_CAL_ENA  VTSS_BIT(11)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_CALMUX_ENA  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_BLKSEL(x)  VTSS_ENCODE_BITFIELD(x,6,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_BLKSEL     VTSS_ENCODE_BITMASK(6,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_BLKSEL(x)  VTSS_EXTRACT_BITFIELD(x,6,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG5_IB_OFFS_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG6(target)  VTSS_IOREG(target,0x26)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_GAIN_ADJ(x)  VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_GAIN_ADJ     VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_GAIN_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,16,7)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_AUTO_AGC_ADJ  VTSS_BIT(12)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_AGC_ADJ(x)  VTSS_ENCODE_BITFIELD(x,5,7)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_AGC_ADJ     VTSS_ENCODE_BITMASK(5,7)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_EQZ_AGC_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,5,7)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG6_IB_SAM_OFFS_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG7(target)  VTSS_IOREG(target,0x27)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_MAIN_THRES_CAL(x)  VTSS_ENCODE_BITFIELD(x,23,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_MAIN_THRES_CAL     VTSS_ENCODE_BITMASK(23,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_MAIN_THRES_CAL(x)  VTSS_EXTRACT_BITFIELD(x,23,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H_L  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_GAIN_ADJ(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_GAIN_ADJ     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_GAIN_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,16,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_GAIN_ADJ_S  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_H(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_L(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_L     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG7_IB_DFE_OFFSET_L(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG8(target)  VTSS_IOREG(target,0x28)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_AOUT_MUX  VTSS_BIT(31)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_AOUT_ENA  VTSS_BIT(30)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_AOUT_POOL(x)  VTSS_ENCODE_BITFIELD(x,25,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_AOUT_POOL     VTSS_ENCODE_BITMASK(25,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_AOUT_POOL(x)  VTSS_EXTRACT_BITFIELD(x,25,5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_EQ_CURR  VTSS_BIT(21)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_SEL_VCLK  VTSS_BIT(20)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_MODE  VTSS_BIT(19)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_LAT_NEUTRAL  VTSS_BIT(18)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_INV_IA_DOFS  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_INV_IS_DOFS  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_INV_IA_CAL_VAL  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_INV_THR_CAL_VAL  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_INV_OFFS_CAL_VAL  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_AMPL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_AMPL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_BIAS_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG8_IB_CML_CURR(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG9(target)  VTSS_IOREG(target,0x29)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF4(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF4     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF4(x)  VTSS_EXTRACT_BITFIELD(x,24,5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF3(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF3     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF3(x)  VTSS_EXTRACT_BITFIELD(x,16,5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF2(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF2     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF2(x)  VTSS_EXTRACT_BITFIELD(x,8,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF1(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF1     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG9_IB_DFE_COEF1(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG10(target)  VTSS_IOREG(target,0x2a)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IA_DOFFS_CAL  VTSS_BIT(31)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IS_DOFFS_CAL  VTSS_BIT(30)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IE_SDET_PEDGE  VTSS_BIT(29)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IE_SDET_NEDGE  VTSS_BIT(28)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IE_SDET  VTSS_BIT(27)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IA_SDET  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_EQZ_LD1_PEDGE  VTSS_BIT(25)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_EQZ_LD1_NEDGE  VTSS_BIT(24)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_EQZ_LD0_PEDGE  VTSS_BIT(23)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_EQZ_LD0_NEDGE  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IE_DIRECT_DATA  VTSS_BIT(21)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_IA_DIRECT_DATA  VTSS_BIT(20)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_REC  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_LOOP_DRV  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_OUT_P  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_OUT_N  VTSS_BIT(9)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_THRES(x)  VTSS_ENCODE_BITFIELD(x,4,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_THRES     VTSS_ENCODE_BITMASK(4,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_THRES(x)  VTSS_EXTRACT_BITFIELD(x,4,5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_IN_P  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_IN_N  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_CLK  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG10_IB_JTAG_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_IB_CFG11(target)  VTSS_IOREG(target,0x2b)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_SPARE_POOL  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_DFE_ISEL(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_DFE_ISEL     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_DFE_ISEL(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_ENA_400_INP  VTSS_BIT(11)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(x)  VTSS_ENCODE_BITFIELD(x,6,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE     VTSS_ENCODE_BITMASK(6,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_DFE(x)  VTSS_EXTRACT_BITFIELD(x,6,5)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(x)  VTSS_ENCODE_BITFIELD(x,1,5)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ     VTSS_ENCODE_BITMASK(1,5)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_IB_CFG11_IB_TC_EQ(x)  VTSS_EXTRACT_BITFIELD(x,1,5)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG(target)  VTSS_IOREG(target,0x2c)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_LOOPDRV_ENA  VTSS_BIT(12)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_ANAOUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_ANAOUT_SEL     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_ANAOUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_ANAOUT_EN  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_RCOMP(x)  VTSS_ENCODE_BITFIELD(x,3,4)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_RCOMP     VTSS_ENCODE_BITMASK(3,4)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_RCOMP(x)  VTSS_EXTRACT_BITFIELD(x,3,4)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_SBUS_RX_CFG_SBUS_BIAS_EN  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_RX_SVN_ID(target)  VTSS_IOREG(target,0x2d)

#define VTSS_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID(target)  VTSS_IOREG(target,0x2e)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_DES_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_DES_REV_ID     VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_DES_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,26,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_IB_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,20,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_IB_REV_ID     VTSS_ENCODE_BITMASK(20,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_IB_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,20,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_SYNTH_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,14,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_SYNTH_REV_ID     VTSS_ENCODE_BITMASK(14,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_SYNTH_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,14,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_RCPLL_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_RCPLL_REV_ID     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_RCPLL_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,8,6)
#define  VTSS_F_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_TOP_REV_ID(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_TOP_REV_ID     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_SD10G65_SD10G65_IB_SD10G65_RX_REV_ID_TOP_REV_ID(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0(target)  VTSS_IOREG(target,0x30)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_START_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_SYN_CLK_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_FBDIV_PRE  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_REF_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_REF_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_REF_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA  VTSS_BIT(11)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_LOOP_ENA  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,7,3)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL     VTSS_ENCODE_BITMASK(7,3)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,7,3)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_RST_FRQDET_ENA  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_RST_OVERRUN_ENA  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_VCO_LOAD_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_VCO_FAST_ENA  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_VCO_SLOW_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG0_PLLF_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1(target)  VTSS_IOREG(target,0x31)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_REF_CNT_END(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_BIST_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_LOAD(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_LOAD     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_LOAD(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_FAST(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_FAST     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_FAST(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_SLOW(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_SLOW     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG1_PLLF_VCO_SLOW(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2(target)  VTSS_IOREG(target,0x32)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_FBSEL820(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_FBSEL820     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_FBSEL820(x)  VTSS_EXTRACT_BITFIELD(x,24,3)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VREG18(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VREG18     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VREG18(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_SHORT_BULKHP_ENA  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_SHORT_BULKHN_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_SHORT_BULKP_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_SHORT_BULKN_ENA  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_CUR(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(x)  VTSS_ENCODE_BITFIELD(x,7,4)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES     VTSS_ENCODE_BITMASK(7,4)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_LPF_RES(x)  VTSS_EXTRACT_BITFIELD(x,7,4)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VCO_CUR(x)  VTSS_ENCODE_BITFIELD(x,2,5)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VCO_CUR     VTSS_ENCODE_BITMASK(2,5)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_VCO_CUR(x)  VTSS_EXTRACT_BITFIELD(x,2,5)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_CAL_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_CFG2_PLL_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0(target)  VTSS_IOREG(target,0x33)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_LOCK_STAT  VTSS_BIT(31)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLL_RANGE_LIMIT_STY  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLL_RANGE_LIMIT  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_FAST_STAT(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_FAST_STAT     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_FAST_STAT(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1(target)  VTSS_IOREG(target,0x34)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_REF_CNT_STAT(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_REF_CNT_STAT     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_REF_CNT_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_CNT_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,11)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_CNT_STAT     VTSS_ENCODE_BITMASK(4,11)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_CNT_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,11)
#define  VTSS_F_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_RX_RCPLL_SD10G65_RX_RCPLL_STAT1_PLLF_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0(target)  VTSS_IOREG(target,0x40)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,22,8)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL     VTSS_ENCODE_BITMASK(22,8)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,22,8)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(x)  VTSS_ENCODE_BITFIELD(x,18,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA     VTSS_ENCODE_BITMASK(18,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,18,4)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FBDIV_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_STEP(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_FB_DIR  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_STEP(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_DIR  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I2_ENA  VTSS_BIT(9)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_STEP  VTSS_BIT(8)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_I1_DIR  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_STEP  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_P_DIR  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_SPEED_SEL  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_HRATE_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_CONV_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG0_SYNTH_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1(target)  VTSS_IOREG(target,0x41)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(x)  VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI     VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(x)  VTSS_EXTRACT_BITFIELD(x,22,4)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(x)  VTSS_ENCODE_BITFIELD(x,8,14)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT     VTSS_ENCODE_BITMASK(8,14)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQ_MULT(x)  VTSS_EXTRACT_BITFIELD(x,8,14)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQM_1(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG1_SYNTH_FREQN_1(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2(target)  VTSS_IOREG(target,0x42)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_ETSD_MODE_ENA  VTSS_BIT(28)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I2E(x)  VTSS_EXTRACT_BITFIELD(x,26,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1M(x)  VTSS_EXTRACT_BITFIELD(x,24,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_I1E(x)  VTSS_EXTRACT_BITFIELD(x,22,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_MD(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_MD     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_DV_CTRL_MD(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_SEL  VTSS_BIT(18)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_CPMD_DIG_ENA  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_AUX_ENA  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(x)  VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA     VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_DATA(x)  VTSS_EXTRACT_BITFIELD(x,8,7)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG2_SYNTH_PHASE_AUX(x)  VTSS_EXTRACT_BITFIELD(x,0,7)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG3(target)  VTSS_IOREG(target,0x43)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CFG4(target)  VTSS_IOREG(target,0x44)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF(target)  VTSS_IOREG(target,0x45)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(x)  VTSS_ENCODE_BITFIELD(x,21,5)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1     VTSS_ENCODE_BITMASK(21,5)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX1(x)  VTSS_EXTRACT_BITFIELD(x,21,5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_MAX0(x)  VTSS_EXTRACT_BITFIELD(x,16,5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(x)  VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM     VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_LIM(x)  VTSS_EXTRACT_BITFIELD(x,11,5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(x)  VTSS_ENCODE_BITFIELD(x,6,5)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL     VTSS_ENCODE_BITMASK(6,5)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG1_FSEL(x)  VTSS_EXTRACT_BITFIELD(x,6,5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_CDRLF_SYNTH_INTEG2_FSEL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0(target)  VTSS_IOREG(target,0x46)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_I1_SAT_DET_CLR  VTSS_BIT(25)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_I1_SAT_DET  VTSS_BIT(24)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_I2_WRAP_INHIBIT  VTSS_BIT(23)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_I2_WRAP_DET_CLR  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_I2_WRAP_DET  VTSS_BIT(21)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_CAPTURE_QUAL  VTSS_BIT(20)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I2_MSB(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I2_MSB     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I2_MSB(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I1(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I1     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER0_SYNTH_QUAL_I1(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_QUALIFIER1(target)  VTSS_IOREG(target,0x47)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL(target)  VTSS_IOREG(target,0x48)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_PROTOCOL_ERR  VTSS_BIT(19)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_PROTOCOL_ERR_CLR  VTSS_BIT(18)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_ENABLE  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_TRIGGER  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_COUNT(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_COUNT     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_TEST_COUNT(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_SYNC_TIMER_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_SYNC_TIMER_SEL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_SD10G65_RX_SYNTH_SYNC_CTRL_SYNTH_SC_SYNC_TIMER_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT(target)  VTSS_IOREG(target,0x49)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_FSM_STATE(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_FSM_STATE     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_FSM_STATE(x)  VTSS_EXTRACT_BITFIELD(x,23,2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_STICKY  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL(x)  VTSS_ENCODE_BITFIELD(x,17,5)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL     VTSS_ENCODE_BITMASK(17,5)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_BIT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,5)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT(x)  VTSS_ENCODE_BITFIELD(x,14,3)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT     VTSS_ENCODE_BITMASK(14,3)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ONES_WEIGHT(x)  VTSS_EXTRACT_BITFIELD(x,14,3)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SIDE_DET_ZEROS_WEIGHT(x)  VTSS_EXTRACT_BITFIELD(x,11,3)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_STICKY  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_TOG_DET_CNT(x)  VTSS_EXTRACT_BITFIELD(x,4,6)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_DATA_VALID_PROPPER_SIDE  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_STICKY_CLR  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_SAMPLE_MODE  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_RX_SYNTH_F2DF_CFG_STAT_F2DF_ENABLE  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0(target)  VTSS_IOREG(target,0x50)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPARE_POOL(x)  VTSS_EXTRACT_BITFIELD(x,26,4)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_BIAS_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,23,3)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_BIAS_ADJUST     VTSS_ENCODE_BITMASK(23,3)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_BIAS_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,23,3)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_OFF_COMP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_FBDIV_SEL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CS_SPEED(x)  VTSS_EXTRACT_BITFIELD(x,11,3)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_SPEED  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_DIR  VTSS_BIT(9)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_LS_ENA  VTSS_BIT(8)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_SPEED  VTSS_BIT(7)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_DIR  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_DS_ENA  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_SPEED_SEL  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_HRATE_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA_SYNC_UNIT  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_CONV_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG0_SYNTH_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1(target)  VTSS_IOREG(target,0x51)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_BYP  VTSS_BIT(26)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(x)  VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI     VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT_HI(x)  VTSS_EXTRACT_BITFIELD(x,22,4)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(x)  VTSS_ENCODE_BITFIELD(x,8,14)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT     VTSS_ENCODE_BITMASK(8,14)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQ_MULT(x)  VTSS_EXTRACT_BITFIELD(x,8,14)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQM_1(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG1_SYNTH_FREQN_1(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG3(target)  VTSS_IOREG(target,0x52)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_TX_SYNTH_CFG4(target)  VTSS_IOREG(target,0x53)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0(target)  VTSS_IOREG(target,0x54)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_LIM(x)  VTSS_ENCODE_BITFIELD(x,19,13)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_LIM     VTSS_ENCODE_BITMASK(19,13)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_LIM(x)  VTSS_EXTRACT_BITFIELD(x,19,13)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_PERIOD(x)  VTSS_ENCODE_BITFIELD(x,7,12)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_PERIOD     VTSS_ENCODE_BITMASK(7,12)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_PERIOD(x)  VTSS_EXTRACT_BITFIELD(x,7,12)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_FREQ(x)  VTSS_ENCODE_BITFIELD(x,1,6)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_FREQ     VTSS_ENCODE_BITMASK(1,6)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_MOD_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,1,6)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG0_SSC_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1(target)  VTSS_IOREG(target,0x55)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_PROTOCOL_ERR  VTSS_BIT(31)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_PROTOCOL_ERR_CLR  VTSS_BIT(30)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_SRC_SEL  VTSS_BIT(29)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CTRL(x)  VTSS_ENCODE_BITFIELD(x,25,4)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CTRL     VTSS_ENCODE_BITMASK(25,4)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,25,4)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CLK_SEL(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CLK_SEL     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_MLD_SYNC_CLK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,23,2)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_WRAP_INHIBIT  VTSS_BIT(22)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SYNC_CTRL_FSEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SMOOTH_ENA  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SD_GAIN(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SD_GAIN     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SD_GAIN(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SYNC_POS(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SYNC_POS     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_SYNC_POS(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_MOD_MUL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_MOD_MUL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_SD10G65_SD10G65_TX_SYNTH_SD10G65_SSC_CFG1_SSC_MOD_MUL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0(target)  VTSS_IOREG(target,0x60)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_START_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_SYN_CLK_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_FBDIV_PRE  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_REF_CNT_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_REF_CNT_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_REF_CNT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_CTRL_ENA  VTSS_BIT(11)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_LOOP_ENA  VTSS_BIT(10)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,7,3)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL     VTSS_ENCODE_BITMASK(7,3)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_RAMP_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,7,3)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_OOR_RECAL_ENA  VTSS_BIT(6)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_RST_FRQDET_ENA  VTSS_BIT(5)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_RST_OVERRUN_ENA  VTSS_BIT(4)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_VCO_LOAD_ENA  VTSS_BIT(3)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_VCO_FAST_ENA  VTSS_BIT(2)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_VCO_SLOW_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG0_PLLF_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1(target)  VTSS_IOREG(target,0x61)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_REF_CNT_END(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_BIST_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_LOAD(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_LOAD     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_LOAD(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_FAST(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_FAST     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_FAST(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_SLOW(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_SLOW     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG1_PLLF_VCO_SLOW(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2(target)  VTSS_IOREG(target,0x62)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_FBSEL820(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_FBSEL820     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_FBSEL820(x)  VTSS_EXTRACT_BITFIELD(x,24,3)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VREG18(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VREG18     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VREG18(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_SHORT_BULKHP_ENA  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_SHORT_BULKHN_ENA  VTSS_BIT(15)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_SHORT_BULKP_ENA  VTSS_BIT(14)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_SHORT_BULKN_ENA  VTSS_BIT(13)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_CUR(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES(x)  VTSS_ENCODE_BITFIELD(x,7,4)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES     VTSS_ENCODE_BITMASK(7,4)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_LPF_RES(x)  VTSS_EXTRACT_BITFIELD(x,7,4)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VCO_CUR(x)  VTSS_ENCODE_BITFIELD(x,2,5)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VCO_CUR     VTSS_ENCODE_BITMASK(2,5)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_VCO_CUR(x)  VTSS_EXTRACT_BITFIELD(x,2,5)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_CAL_ENA  VTSS_BIT(1)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_CFG2_PLL_ENA  VTSS_BIT(0)

#define VTSS_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0(target)  VTSS_IOREG(target,0x63)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_LOCK_STAT  VTSS_BIT(31)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLL_RANGE_LIMIT_STY  VTSS_BIT(17)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLL_RANGE_LIMIT  VTSS_BIT(16)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_LOAD_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_FAST_STAT(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_FAST_STAT     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_FAST_STAT(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT0_PLLF_VCO_SLOW_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1(target)  VTSS_IOREG(target,0x64)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_REF_CNT_STAT(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_REF_CNT_STAT     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_REF_CNT_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_CNT_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,11)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_CNT_STAT     VTSS_ENCODE_BITMASK(4,11)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_CNT_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,11)
#define  VTSS_F_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_SD10G65_SD10G65_TX_RCPLL_SD10G65_TX_RCPLL_STAT1_PLLF_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


#endif /* _VTSS_JAGUAR2_REGS_SD10G65_H_ */
