# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hackster_vhdl_dev.ip_user_files/ipstatic/hdl" \
"../../../../hackster_vhdl_dev.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
