// Seed: 14595858
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5 = id_3;
  wire id_6;
  wire id_7;
  always @(posedge id_3) force id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1) begin
    assert (id_3) $display(id_7);
  end
  module_0(
      id_3, id_6, id_5
  );
  always @(*) id_8 = #1 1;
endmodule
