

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Thu Nov 13 18:15:11 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F15376
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataCOMMON,global,class=CODE,space=0,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	dataCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
    10                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
    11                           	psect	intentry,global,class=CODE,space=0,delta=2
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    13                           	dabs	1,0x7E,2
    14     0000                     
    15                           ; Generated 22/01/2025 GMT
    16                           ; 
    17                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC16F15376 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49     0008                     bsr             equ	8
    50     0005                     fsr0h           equ	5
    51     0004                     fsr0l           equ	4
    52     0007                     fsr1h           equ	7
    53     0006                     fsr1l           equ	6
    54     0000                     indf            equ	0
    55     0000                     indf0           equ	0
    56     0001                     indf1           equ	1
    57     000B                     intcon          equ	11
    58     0002                     pc              equ	2
    59     0002                     pcl             equ	2
    60     000A                     pclath          equ	10
    61     0003                     status          equ	3
    62     0009                     wreg            equ	9
    63     0000                     INDF0           equ	0	;# 
    64     0001                     INDF1           equ	1	;# 
    65     0002                     PCL             equ	2	;# 
    66     0003                     STATUS          equ	3	;# 
    67     0004                     FSR0L           equ	4	;# 
    68     0005                     FSR0H           equ	5	;# 
    69     0006                     FSR1L           equ	6	;# 
    70     0007                     FSR1H           equ	7	;# 
    71     0008                     BSR             equ	8	;# 
    72     0009                     WREG            equ	9	;# 
    73     000A                     PCLATH          equ	10	;# 
    74     000B                     INTCON          equ	11	;# 
    75     000C                     PORTA           equ	12	;# 
    76     000D                     PORTB           equ	13	;# 
    77     000E                     PORTC           equ	14	;# 
    78     000F                     PORTD           equ	15	;# 
    79     0010                     PORTE           equ	16	;# 
    80     0012                     TRISA           equ	18	;# 
    81     0013                     TRISB           equ	19	;# 
    82     0014                     TRISC           equ	20	;# 
    83     0015                     TRISD           equ	21	;# 
    84     0016                     TRISE           equ	22	;# 
    85     0018                     LATA            equ	24	;# 
    86     0019                     LATB            equ	25	;# 
    87     001A                     LATC            equ	26	;# 
    88     001B                     LATD            equ	27	;# 
    89     001C                     LATE            equ	28	;# 
    90     009B                     ADRES           equ	155	;# 
    91     009B                     ADRESL          equ	155	;# 
    92     009C                     ADRESH          equ	156	;# 
    93     009D                     ADCON0          equ	157	;# 
    94     009E                     ADCON1          equ	158	;# 
    95     009F                     ADACT           equ	159	;# 
    96     0119                     RC1REG          equ	281	;# 
    97     0119                     RCREG           equ	281	;# 
    98     0119                     RCREG1          equ	281	;# 
    99     011A                     TX1REG          equ	282	;# 
   100     011A                     TXREG1          equ	282	;# 
   101     011A                     TXREG           equ	282	;# 
   102     011B                     SP1BRG          equ	283	;# 
   103     011B                     SPBRG           equ	283	;# 
   104     011B                     SP1BRGL         equ	283	;# 
   105     011B                     SPBRG1          equ	283	;# 
   106     011B                     SPBRGL          equ	283	;# 
   107     011C                     SP1BRGH         equ	284	;# 
   108     011C                     SPBRGH          equ	284	;# 
   109     011C                     SPBRGH1         equ	284	;# 
   110     011D                     RC1STA          equ	285	;# 
   111     011D                     RCSTA1          equ	285	;# 
   112     011D                     RCSTA           equ	285	;# 
   113     011E                     TX1STA          equ	286	;# 
   114     011E                     TXSTA1          equ	286	;# 
   115     011E                     TXSTA           equ	286	;# 
   116     011F                     BAUD1CON        equ	287	;# 
   117     011F                     BAUDCON1        equ	287	;# 
   118     011F                     BAUDCTL1        equ	287	;# 
   119     011F                     BAUDCON         equ	287	;# 
   120     011F                     BAUDCTL         equ	287	;# 
   121     018C                     SSP1BUF         equ	396	;# 
   122     018D                     SSP1ADD         equ	397	;# 
   123     018E                     SSP1MSK         equ	398	;# 
   124     018F                     SSP1STAT        equ	399	;# 
   125     0190                     SSP1CON1        equ	400	;# 
   126     0191                     SSP1CON2        equ	401	;# 
   127     0192                     SSP1CON3        equ	402	;# 
   128     0196                     SSP2BUF         equ	406	;# 
   129     0197                     SSP2ADD         equ	407	;# 
   130     0198                     SSP2MSK         equ	408	;# 
   131     0199                     SSP2STAT        equ	409	;# 
   132     019A                     SSP2CON1        equ	410	;# 
   133     019B                     SSP2CON2        equ	411	;# 
   134     019C                     SSP2CON3        equ	412	;# 
   135     020C                     TMR1            equ	524	;# 
   136     020C                     TMR1L           equ	524	;# 
   137     020D                     TMR1H           equ	525	;# 
   138     020E                     T1CON           equ	526	;# 
   139     020F                     T1GCON          equ	527	;# 
   140     020F                     PR1             equ	527	;# 
   141     0210                     T1GATE          equ	528	;# 
   142     0210                     TMR1GATE        equ	528	;# 
   143     0211                     T1CLK           equ	529	;# 
   144     0211                     TMR1CLK         equ	529	;# 
   145     028C                     T2TMR           equ	652	;# 
   146     028C                     TMR2            equ	652	;# 
   147     028D                     T2PR            equ	653	;# 
   148     028D                     PR2             equ	653	;# 
   149     028E                     T2CON           equ	654	;# 
   150     028F                     T2HLT           equ	655	;# 
   151     0290                     T2CLKCON        equ	656	;# 
   152     0291                     T2RST           equ	657	;# 
   153     030C                     CCPR1           equ	780	;# 
   154     030C                     CCPR1L          equ	780	;# 
   155     030D                     CCPR1H          equ	781	;# 
   156     030E                     CCP1CON         equ	782	;# 
   157     030F                     CCP1CAP         equ	783	;# 
   158     0310                     CCPR2           equ	784	;# 
   159     0310                     CCPR2L          equ	784	;# 
   160     0311                     CCPR2H          equ	785	;# 
   161     0312                     CCP2CON         equ	786	;# 
   162     0313                     CCP2CAP         equ	787	;# 
   163     0314                     PWM3DC          equ	788	;# 
   164     0314                     PWM3DCL         equ	788	;# 
   165     0315                     PWM3DCH         equ	789	;# 
   166     0316                     PWM3CON         equ	790	;# 
   167     0318                     PWM4DC          equ	792	;# 
   168     0318                     PWM4DCL         equ	792	;# 
   169     0319                     PWM4DCH         equ	793	;# 
   170     031A                     PWM4CON         equ	794	;# 
   171     031C                     PWM5DC          equ	796	;# 
   172     031C                     PWM5DCL         equ	796	;# 
   173     031D                     PWM5DCH         equ	797	;# 
   174     031E                     PWM5CON         equ	798	;# 
   175     038C                     PWM6DC          equ	908	;# 
   176     038C                     PWM6DCL         equ	908	;# 
   177     038D                     PWM6DCH         equ	909	;# 
   178     038E                     PWM6CON         equ	910	;# 
   179     058C                     NCO1ACC         equ	1420	;# 
   180     058C                     NCO1ACCL        equ	1420	;# 
   181     058D                     NCO1ACCH        equ	1421	;# 
   182     058E                     NCO1ACCU        equ	1422	;# 
   183     058F                     NCO1INC         equ	1423	;# 
   184     058F                     NCO1INCL        equ	1423	;# 
   185     0590                     NCO1INCH        equ	1424	;# 
   186     0591                     NCO1INCU        equ	1425	;# 
   187     0592                     NCO1CON         equ	1426	;# 
   188     0593                     NCO1CLK         equ	1427	;# 
   189     059C                     TMR0L           equ	1436	;# 
   190     059C                     TMR0            equ	1436	;# 
   191     059D                     TMR0H           equ	1437	;# 
   192     059D                     PR0             equ	1437	;# 
   193     059E                     T0CON0          equ	1438	;# 
   194     059F                     T0CON1          equ	1439	;# 
   195     060C                     CWG1CLKCON      equ	1548	;# 
   196     060D                     CWG1DAT         equ	1549	;# 
   197     060E                     CWG1DBR         equ	1550	;# 
   198     060F                     CWG1DBF         equ	1551	;# 
   199     0610                     CWG1CON0        equ	1552	;# 
   200     0611                     CWG1CON1        equ	1553	;# 
   201     0612                     CWG1AS0         equ	1554	;# 
   202     0613                     CWG1AS1         equ	1555	;# 
   203     0614                     CWG1STR         equ	1556	;# 
   204     070C                     PIR0            equ	1804	;# 
   205     070D                     PIR1            equ	1805	;# 
   206     070E                     PIR2            equ	1806	;# 
   207     070F                     PIR3            equ	1807	;# 
   208     0710                     PIR4            equ	1808	;# 
   209     0711                     PIR5            equ	1809	;# 
   210     0712                     PIR6            equ	1810	;# 
   211     0713                     PIR7            equ	1811	;# 
   212     0716                     PIE0            equ	1814	;# 
   213     0717                     PIE1            equ	1815	;# 
   214     0718                     PIE2            equ	1816	;# 
   215     0719                     PIE3            equ	1817	;# 
   216     071A                     PIE4            equ	1818	;# 
   217     071B                     PIE5            equ	1819	;# 
   218     071C                     PIE6            equ	1820	;# 
   219     071D                     PIE7            equ	1821	;# 
   220     0796                     PMD0            equ	1942	;# 
   221     0797                     PMD1            equ	1943	;# 
   222     0798                     PMD2            equ	1944	;# 
   223     0799                     PMD3            equ	1945	;# 
   224     079A                     PMD4            equ	1946	;# 
   225     079B                     PMD5            equ	1947	;# 
   226     080C                     WDTCON0         equ	2060	;# 
   227     080D                     WDTCON1         equ	2061	;# 
   228     080E                     WDTPSL          equ	2062	;# 
   229     080F                     WDTPSH          equ	2063	;# 
   230     0810                     WDTTMR          equ	2064	;# 
   231     0811                     BORCON          equ	2065	;# 
   232     0812                     VREGCON         equ	2066	;# 
   233     0813                     PCON0           equ	2067	;# 
   234     0814                     PCON1           equ	2068	;# 
   235     081A                     NVMADR          equ	2074	;# 
   236     081A                     NVMADRL         equ	2074	;# 
   237     081B                     NVMADRH         equ	2075	;# 
   238     081C                     NVMDAT          equ	2076	;# 
   239     081C                     NVMDATL         equ	2076	;# 
   240     081D                     NVMDATH         equ	2077	;# 
   241     081E                     NVMCON1         equ	2078	;# 
   242     081F                     NVMCON2         equ	2079	;# 
   243     088C                     CPUDOZE         equ	2188	;# 
   244     088D                     OSCCON1         equ	2189	;# 
   245     088E                     OSCCON2         equ	2190	;# 
   246     088F                     OSCCON3         equ	2191	;# 
   247     0890                     OSCSTAT         equ	2192	;# 
   248     0891                     OSCEN           equ	2193	;# 
   249     0892                     OSCTUNE         equ	2194	;# 
   250     0893                     OSCFRQ          equ	2195	;# 
   251     0895                     CLKRCON         equ	2197	;# 
   252     0896                     CLKRCLK         equ	2198	;# 
   253     090C                     FVRCON          equ	2316	;# 
   254     090E                     DAC1CON0        equ	2318	;# 
   255     090F                     DAC1CON1        equ	2319	;# 
   256     091F                     ZCDCON          equ	2335	;# 
   257     098F                     CMOUT           equ	2447	;# 
   258     098F                     CMSTAT          equ	2447	;# 
   259     0990                     CM1CON0         equ	2448	;# 
   260     0991                     CM1CON1         equ	2449	;# 
   261     0992                     CM1NCH          equ	2450	;# 
   262     0993                     CM1PCH          equ	2451	;# 
   263     0994                     CM2CON0         equ	2452	;# 
   264     0995                     CM2CON1         equ	2453	;# 
   265     0996                     CM2NCH          equ	2454	;# 
   266     0997                     CM2PCH          equ	2455	;# 
   267     0A19                     RC2REG          equ	2585	;# 
   268     0A19                     RCREG2          equ	2585	;# 
   269     0A1A                     TX2REG          equ	2586	;# 
   270     0A1A                     TXREG2          equ	2586	;# 
   271     0A1B                     SP2BRG          equ	2587	;# 
   272     0A1B                     SP2BRGL         equ	2587	;# 
   273     0A1B                     SPBRG2          equ	2587	;# 
   274     0A1C                     SP2BRGH         equ	2588	;# 
   275     0A1C                     SPBRGH2         equ	2588	;# 
   276     0A1D                     RC2STA          equ	2589	;# 
   277     0A1D                     RCSTA2          equ	2589	;# 
   278     0A1E                     TX2STA          equ	2590	;# 
   279     0A1E                     TXSTA2          equ	2590	;# 
   280     0A1F                     BAUD2CON        equ	2591	;# 
   281     0A1F                     BAUDCON2        equ	2591	;# 
   282     0A1F                     BAUDCTL2        equ	2591	;# 
   283     1E0F                     CLCDATA         equ	7695	;# 
   284     1E10                     CLC1CON         equ	7696	;# 
   285     1E11                     CLC1POL         equ	7697	;# 
   286     1E12                     CLC1SEL0        equ	7698	;# 
   287     1E13                     CLC1SEL1        equ	7699	;# 
   288     1E14                     CLC1SEL2        equ	7700	;# 
   289     1E15                     CLC1SEL3        equ	7701	;# 
   290     1E16                     CLC1GLS0        equ	7702	;# 
   291     1E17                     CLC1GLS1        equ	7703	;# 
   292     1E18                     CLC1GLS2        equ	7704	;# 
   293     1E19                     CLC1GLS3        equ	7705	;# 
   294     1E1A                     CLC2CON         equ	7706	;# 
   295     1E1B                     CLC2POL         equ	7707	;# 
   296     1E1C                     CLC2SEL0        equ	7708	;# 
   297     1E1D                     CLC2SEL1        equ	7709	;# 
   298     1E1E                     CLC2SEL2        equ	7710	;# 
   299     1E1F                     CLC2SEL3        equ	7711	;# 
   300     1E20                     CLC2GLS0        equ	7712	;# 
   301     1E21                     CLC2GLS1        equ	7713	;# 
   302     1E22                     CLC2GLS2        equ	7714	;# 
   303     1E23                     CLC2GLS3        equ	7715	;# 
   304     1E24                     CLC3CON         equ	7716	;# 
   305     1E25                     CLC3POL         equ	7717	;# 
   306     1E26                     CLC3SEL0        equ	7718	;# 
   307     1E27                     CLC3SEL1        equ	7719	;# 
   308     1E28                     CLC3SEL2        equ	7720	;# 
   309     1E29                     CLC3SEL3        equ	7721	;# 
   310     1E2A                     CLC3GLS0        equ	7722	;# 
   311     1E2B                     CLC3GLS1        equ	7723	;# 
   312     1E2C                     CLC3GLS2        equ	7724	;# 
   313     1E2D                     CLC3GLS3        equ	7725	;# 
   314     1E2E                     CLC4CON         equ	7726	;# 
   315     1E2F                     CLC4POL         equ	7727	;# 
   316     1E30                     CLC4SEL0        equ	7728	;# 
   317     1E31                     CLC4SEL1        equ	7729	;# 
   318     1E32                     CLC4SEL2        equ	7730	;# 
   319     1E33                     CLC4SEL3        equ	7731	;# 
   320     1E34                     CLC4GLS0        equ	7732	;# 
   321     1E35                     CLC4GLS1        equ	7733	;# 
   322     1E36                     CLC4GLS2        equ	7734	;# 
   323     1E37                     CLC4GLS3        equ	7735	;# 
   324     1E8F                     PPSLOCK         equ	7823	;# 
   325     1E90                     INTPPS          equ	7824	;# 
   326     1E91                     T0CKIPPS        equ	7825	;# 
   327     1E92                     T1CKIPPS        equ	7826	;# 
   328     1E93                     T1GPPS          equ	7827	;# 
   329     1E9C                     T2INPPS         equ	7836	;# 
   330     1EA1                     CCP1PPS         equ	7841	;# 
   331     1EA2                     CCP2PPS         equ	7842	;# 
   332     1EB1                     CWG1PPS         equ	7857	;# 
   333     1EBB                     CLCIN0PPS       equ	7867	;# 
   334     1EBC                     CLCIN1PPS       equ	7868	;# 
   335     1EBD                     CLCIN2PPS       equ	7869	;# 
   336     1EBE                     CLCIN3PPS       equ	7870	;# 
   337     1EC3                     ADACTPPS        equ	7875	;# 
   338     1EC5                     SSP1CLKPPS      equ	7877	;# 
   339     1EC6                     SSP1DATPPS      equ	7878	;# 
   340     1EC7                     SSP1SSPPS       equ	7879	;# 
   341     1EC8                     SSP2CLKPPS      equ	7880	;# 
   342     1EC9                     SSP2DATPPS      equ	7881	;# 
   343     1ECA                     SSP2SSPPS       equ	7882	;# 
   344     1ECB                     RX1DTPPS        equ	7883	;# 
   345     1ECC                     TX1CKPPS        equ	7884	;# 
   346     1ECD                     RX2DTPPS        equ	7885	;# 
   347     1ECE                     TX2CKPPS        equ	7886	;# 
   348     1F10                     RA0PPS          equ	7952	;# 
   349     1F11                     RA1PPS          equ	7953	;# 
   350     1F12                     RA2PPS          equ	7954	;# 
   351     1F13                     RA3PPS          equ	7955	;# 
   352     1F14                     RA4PPS          equ	7956	;# 
   353     1F15                     RA5PPS          equ	7957	;# 
   354     1F16                     RA6PPS          equ	7958	;# 
   355     1F17                     RA7PPS          equ	7959	;# 
   356     1F18                     RB0PPS          equ	7960	;# 
   357     1F19                     RB1PPS          equ	7961	;# 
   358     1F1A                     RB2PPS          equ	7962	;# 
   359     1F1B                     RB3PPS          equ	7963	;# 
   360     1F1C                     RB4PPS          equ	7964	;# 
   361     1F1D                     RB5PPS          equ	7965	;# 
   362     1F1E                     RB6PPS          equ	7966	;# 
   363     1F1F                     RB7PPS          equ	7967	;# 
   364     1F20                     RC0PPS          equ	7968	;# 
   365     1F21                     RC1PPS          equ	7969	;# 
   366     1F22                     RC2PPS          equ	7970	;# 
   367     1F23                     RC3PPS          equ	7971	;# 
   368     1F24                     RC4PPS          equ	7972	;# 
   369     1F25                     RC5PPS          equ	7973	;# 
   370     1F26                     RC6PPS          equ	7974	;# 
   371     1F27                     RC7PPS          equ	7975	;# 
   372     1F28                     RD0PPS          equ	7976	;# 
   373     1F29                     RD1PPS          equ	7977	;# 
   374     1F2A                     RD2PPS          equ	7978	;# 
   375     1F2B                     RD3PPS          equ	7979	;# 
   376     1F2C                     RD4PPS          equ	7980	;# 
   377     1F2D                     RD5PPS          equ	7981	;# 
   378     1F2E                     RD6PPS          equ	7982	;# 
   379     1F2F                     RD7PPS          equ	7983	;# 
   380     1F30                     RE0PPS          equ	7984	;# 
   381     1F31                     RE1PPS          equ	7985	;# 
   382     1F32                     RE2PPS          equ	7986	;# 
   383     1F38                     ANSELA          equ	7992	;# 
   384     1F39                     WPUA            equ	7993	;# 
   385     1F3A                     ODCONA          equ	7994	;# 
   386     1F3B                     SLRCONA         equ	7995	;# 
   387     1F3C                     INLVLA          equ	7996	;# 
   388     1F3D                     IOCAP           equ	7997	;# 
   389     1F3E                     IOCAN           equ	7998	;# 
   390     1F3F                     IOCAF           equ	7999	;# 
   391     1F43                     ANSELB          equ	8003	;# 
   392     1F44                     WPUB            equ	8004	;# 
   393     1F45                     ODCONB          equ	8005	;# 
   394     1F46                     SLRCONB         equ	8006	;# 
   395     1F47                     INLVLB          equ	8007	;# 
   396     1F48                     IOCBP           equ	8008	;# 
   397     1F49                     IOCBN           equ	8009	;# 
   398     1F4A                     IOCBF           equ	8010	;# 
   399     1F4E                     ANSELC          equ	8014	;# 
   400     1F4F                     WPUC            equ	8015	;# 
   401     1F50                     ODCONC          equ	8016	;# 
   402     1F51                     SLRCONC         equ	8017	;# 
   403     1F52                     INLVLC          equ	8018	;# 
   404     1F53                     IOCCP           equ	8019	;# 
   405     1F54                     IOCCN           equ	8020	;# 
   406     1F55                     IOCCF           equ	8021	;# 
   407     1F59                     ANSELD          equ	8025	;# 
   408     1F5A                     WPUD            equ	8026	;# 
   409     1F5B                     ODCOND          equ	8027	;# 
   410     1F5C                     SLRCOND         equ	8028	;# 
   411     1F5D                     INLVLD          equ	8029	;# 
   412     1F64                     ANSELE          equ	8036	;# 
   413     1F65                     WPUE            equ	8037	;# 
   414     1F66                     ODCONE          equ	8038	;# 
   415     1F67                     SLRCONE         equ	8039	;# 
   416     1F68                     INLVLE          equ	8040	;# 
   417     1F69                     IOCEP           equ	8041	;# 
   418     1F6A                     IOCEN           equ	8042	;# 
   419     1F6B                     IOCEF           equ	8043	;# 
   420     1FE4                     STATUS_SHAD     equ	8164	;# 
   421     1FE5                     WREG_SHAD       equ	8165	;# 
   422     1FE6                     BSR_SHAD        equ	8166	;# 
   423     1FE7                     PCLATH_SHAD     equ	8167	;# 
   424     1FE8                     FSR0_SHAD       equ	8168	;# 
   425     1FE8                     FSR0L_SHAD      equ	8168	;# 
   426     1FE9                     FSR0H_SHAD      equ	8169	;# 
   427     1FEA                     FSR1L_SHAD      equ	8170	;# 
   428     1FEB                     FSR1H_SHAD      equ	8171	;# 
   429     1FED                     STKPTR          equ	8173	;# 
   430     1FEE                     TOSL            equ	8174	;# 
   431     1FEF                     TOSH            equ	8175	;# 
   432                           
   433                           	psect	idataCOMMON
   434     0075                     __pidataCOMMON:
   435                           
   436                           ;initializer for _preload
   437     0075  34E0               	retlw	224
   438     000B                     _INTCONbits     set	11
   439     001C                     _LATEbits       set	28
   440     0016                     _TRISEbits      set	22
   441     0014                     _TRISCbits      set	20
   442     011A                     _TX1REG         set	282
   443     011D                     _RC1STAbits     set	285
   444     011B                     _SP1BRGL        set	283
   445     011C                     _SP1BRGH        set	284
   446     011F                     _BAUD1CONbits   set	287
   447     011E                     _TX1STAbits     set	286
   448     059E                     _T0CON0bits     set	1438
   449     059F                     _T0CON1bits     set	1439
   450     059C                     _TMR0L          set	1436
   451     0716                     _PIE0bits       set	1814
   452     070C                     _PIR0bits       set	1804
   453     1F22                     _RC2PPS         set	7970
   454     1F4E                     _ANSELCbits     set	8014
   455                           
   456                           	psect	cinit
   457     001C                     start_initialization:	
   458                           ; #config settings
   459                           
   460     001C                     __initialization:
   461                           
   462                           ; Initialize objects allocated to COMMON
   463     001C  3180  2075  3180   	fcall	__pidataCOMMON	;fetch initializer
   464     001F  00F4               	movwf	__pdataCOMMON& (0+127)
   465                           
   466                           ; Clear objects allocated to COMMON
   467     0020  01F0               	clrf	__pbssCOMMON& (0+127)
   468     0021  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   469     0022                     end_of_initialization:	
   470                           ;End of C runtime variable initialization code
   471                           
   472     0022                     __end_of__initialization:
   473     0022  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
   474     0023  0140               	movlb	0
   475     0024  3180  2826         	ljmp	_main	;jump to C main() function
   476                           
   477                           	psect	bssCOMMON
   478     0070                     __pbssCOMMON:
   479     0070                     _tick_count:
   480     0070                     	ds	2
   481                           
   482                           	psect	dataCOMMON
   483     0074                     __pdataCOMMON:
   484     0074                     _preload:
   485     0074                     	ds	1
   486                           
   487                           	psect	cstackCOMMON
   488     0072                     __pcstackCOMMON:
   489     0072                     ?_timer_interrupt:
   490     0072                     ?_uart_init:	
   491                           ; 1 bytes @ 0x0
   492                           
   493     0072                     ?_main:	
   494                           ; 1 bytes @ 0x0
   495                           
   496     0072                     main@delay_time:	
   497                           ; 1 bytes @ 0x0
   498                           
   499     0072                     ??_timer_interrupt:	
   500                           ; 2 bytes @ 0x0
   501                           
   502     0072                     ??_uart_init:	
   503                           ; 1 bytes @ 0x0
   504                           
   505     0072                     ??_main:	
   506                           ; 1 bytes @ 0x0
   507                           
   508                           
   509                           ; 1 bytes @ 0x0
   510     0072                     	ds	2
   511                           
   512                           	psect	maintext
   513     0026                     __pmaintext:	
   514 ;;
   515 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   516 ;;
   517 ;; *************** function _main *****************
   518 ;; Defined at:
   519 ;;		line 87 in file "main.c"
   520 ;; Parameters:    Size  Location     Type
   521 ;;		None
   522 ;; Auto vars:     Size  Location     Type
   523 ;;  delay_time      2    0[COMMON] unsigned short 
   524 ;; Return value:  Size  Location     Type
   525 ;;                  1    wreg      void 
   526 ;; Registers used:
   527 ;;		wreg, status,2, status,0, pclath, cstack
   528 ;; Tracked objects:
   529 ;;		On entry : B3F/0
   530 ;;		On exit  : 0/0
   531 ;;		Unchanged: 0/0
   532 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   533 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   534 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   535 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   536 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   537 ;;Total ram usage:        2 bytes
   538 ;; Hardware stack levels required when called: 2
   539 ;; This function calls:
   540 ;;		_uart_init
   541 ;; This function is called by:
   542 ;;		Startup code after reset
   543 ;; This function uses a non-reentrant model
   544 ;;
   545                           
   546     0026                     _main:	
   547                           ;psect for function _main
   548                           
   549     0026                     l557:	
   550                           ;incstack = 0
   551                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   552                           
   553                           
   554                           ;main.c: 89:     TRISEbits.TRISE0 = 0;
   555     0026  0140               	movlb	0	; select bank0
   556     0027  1016               	bcf	22,0	;volatile
   557                           
   558                           ;main.c: 90:     LATEbits.LATE0 = 0;
   559     0028  101C               	bcf	28,0	;volatile
   560     0029                     l559:
   561                           
   562                           ;main.c: 93:     T0CON1bits.T0CS = 0b010;
   563     0029  014B               	movlb	11	; select bank11
   564     002A  081F               	movf	31,w	;volatile
   565     002B  391F               	andlw	-225
   566     002C  3840               	iorlw	64
   567     002D  009F               	movwf	31	;volatile
   568     002E                     l561:
   569                           
   570                           ;main.c: 94:     T0CON1bits.T0ASYNC = 0;
   571     002E  121F               	bcf	31,4	;volatile
   572                           
   573                           ;main.c: 95:     T0CON1bits.T0CKPS = 0b1000;
   574     002F  081F               	movf	31,w	;volatile
   575     0030  39F0               	andlw	-16
   576     0031  3808               	iorlw	8
   577     0032  009F               	movwf	31	;volatile
   578     0033                     l563:
   579                           
   580                           ;main.c: 97:     TMR0L = preload;
   581     0033  0874               	movf	_preload,w
   582     0034  009C               	movwf	28	;volatile
   583     0035                     l565:
   584                           
   585                           ;main.c: 99:     PIR0bits.TMR0IF = 0;
   586     0035  014E               	movlb	14	; select bank14
   587     0036  128C               	bcf	12,5	;volatile
   588     0037                     l567:
   589                           
   590                           ;main.c: 100:     PIE0bits.TMR0IE = 1;
   591     0037  1696               	bsf	22,5	;volatile
   592     0038                     l569:
   593                           
   594                           ;main.c: 102:     INTCONbits.GIE = 1;
   595     0038  178B               	bsf	11,7	;volatile
   596     0039                     l571:
   597                           
   598                           ;main.c: 103:     INTCONbits.PEIE = 1;
   599     0039  170B               	bsf	11,6	;volatile
   600     003A                     l573:
   601                           
   602                           ;main.c: 105:     T0CON0bits.T0EN = 1;
   603     003A  014B               	movlb	11	; select bank11
   604     003B  179E               	bsf	30,7	;volatile
   605     003C                     l575:
   606                           
   607                           ;main.c: 107:     uart_init();
   608     003C  3180  2065  3180   	fcall	_uart_init
   609     003F                     l577:
   610                           
   611                           ;main.c: 109:     unsigned short delay_time = 500;
   612     003F  30F4               	movlw	244
   613     0040  00F2               	movwf	main@delay_time
   614     0041  3001               	movlw	1
   615     0042  00F3               	movwf	main@delay_time+1
   616     0043                     l579:
   617                           
   618                           ;main.c: 112:         if(tick_count > delay_time) {
   619     0043  0871               	movf	_tick_count+1,w
   620     0044  0273               	subwf	main@delay_time+1,w
   621     0045  1D03               	skipz
   622     0046  2849               	goto	u25
   623     0047  0870               	movf	_tick_count,w
   624     0048  0272               	subwf	main@delay_time,w
   625     0049                     u25:
   626     0049  1803               	skipnc
   627     004A  284C               	goto	u21
   628     004B  284D               	goto	u20
   629     004C                     u21:
   630     004C  2843               	goto	l579
   631     004D                     u20:
   632     004D                     l581:
   633                           
   634                           ;main.c: 113:             LATEbits.LATE0 = !LATEbits.LATE0;
   635     004D  1003               	clrc
   636     004E  0140               	movlb	0	; select bank0
   637     004F  1C1C               	btfss	28,0	;volatile
   638     0050  1403               	setc
   639     0051  1803               	btfsc	3,0
   640     0052  2854               	goto	u31
   641     0053  2857               	goto	u30
   642     0054                     u31:
   643     0054  0140               	movlb	0	; select bank0
   644     0055  141C               	bsf	28,0	;volatile
   645     0056  2859               	goto	u44
   646     0057                     u30:
   647     0057  0140               	movlb	0	; select bank0
   648     0058  101C               	bcf	28,0	;volatile
   649     0059                     u44:
   650     0059                     l54:	
   651                           ;main.c: 114:             while(!TX1STAbits.TRMT);
   652                           
   653     0059  0142               	movlb	2	; select bank2
   654     005A  1C9E               	btfss	30,1	;volatile
   655     005B  285D               	goto	u51
   656     005C  285E               	goto	u50
   657     005D                     u51:
   658     005D  2859               	goto	l54
   659     005E                     u50:
   660     005E                     l56:
   661                           
   662                           ;main.c: 115:             TX1REG = 0x32;
   663     005E  3032               	movlw	50
   664     005F  009A               	movwf	26	;volatile
   665     0060                     l583:
   666                           
   667                           ;main.c: 116:             tick_count = 0;
   668     0060  01F0               	clrf	_tick_count
   669     0061  01F1               	clrf	_tick_count+1
   670     0062  2843               	goto	l579
   671     0063  3180  281A         	ljmp	start
   672     0065                     __end_of_main:
   673                           
   674                           	psect	text1
   675     0065                     __ptext1:	
   676 ;; *************** function _uart_init *****************
   677 ;; Defined at:
   678 ;;		line 71 in file "main.c"
   679 ;; Parameters:    Size  Location     Type
   680 ;;		None
   681 ;; Auto vars:     Size  Location     Type
   682 ;;		None
   683 ;; Return value:  Size  Location     Type
   684 ;;                  1    wreg      void 
   685 ;; Registers used:
   686 ;;		status,2
   687 ;; Tracked objects:
   688 ;;		On entry : 0/0
   689 ;;		On exit  : 0/0
   690 ;;		Unchanged: 0/0
   691 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   692 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   693 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   694 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   695 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   696 ;;Total ram usage:        0 bytes
   697 ;; Hardware stack levels used: 1
   698 ;; Hardware stack levels required when called: 1
   699 ;; This function calls:
   700 ;;		Nothing
   701 ;; This function is called by:
   702 ;;		_main
   703 ;; This function uses a non-reentrant model
   704 ;;
   705                           
   706     0065                     _uart_init:	
   707                           ;psect for function _uart_init
   708                           
   709     0065                     l533:	
   710                           ;incstack = 0
   711                           ; Regs used in _uart_init: [status,2]
   712                           
   713                           
   714                           ;main.c: 72:     TX1STAbits.BRGH = 0;
   715     0065  0142               	movlb	2	; select bank2
   716     0066  111E               	bcf	30,2	;volatile
   717                           
   718                           ;main.c: 73:     BAUD1CONbits.BRG16 = 1;
   719     0067  159F               	bsf	31,3	;volatile
   720     0068                     l535:
   721                           
   722                           ;main.c: 75:     SP1BRGH = 0x00;
   723     0068  019C               	clrf	28	;volatile
   724     0069                     l537:
   725                           
   726                           ;main.c: 76:     SP1BRGL = 0xCF;
   727     0069  30CF               	movlw	207
   728     006A  009B               	movwf	27	;volatile
   729     006B                     l539:
   730                           
   731                           ;main.c: 78:     TX1STAbits.SYNC = 0;
   732     006B  121E               	bcf	30,4	;volatile
   733     006C                     l541:
   734                           
   735                           ;main.c: 79:     RC1STAbits.SPEN = 1;
   736     006C  179D               	bsf	29,7	;volatile
   737     006D                     l543:
   738                           
   739                           ;main.c: 80:     TX1STAbits.TXEN = 1;
   740     006D  169E               	bsf	30,5	;volatile
   741     006E                     l545:
   742                           
   743                           ;main.c: 82:     TRISCbits.TRISC2 = 0;
   744     006E  0140               	movlb	0	; select bank0
   745     006F  1114               	bcf	20,2	;volatile
   746     0070                     l547:
   747                           
   748                           ;main.c: 83:     ANSELCbits.ANSC2 = 0;
   749     0070  017E               	movlb	62	; select bank62
   750     0071  114E               	bcf	78,2	;volatile
   751     0072                     l549:
   752                           
   753                           ;main.c: 84:     RC2PPS = 0x0F;
   754     0072  300F               	movlw	15
   755     0073  00A2               	movwf	34	;volatile
   756     0074                     l47:
   757     0074  0008               	return
   758     0075                     __end_of_uart_init:
   759                           
   760                           	psect	intentry
   761     0004                     __pintentry:	
   762 ;; *************** function _timer_interrupt *****************
   763 ;; Defined at:
   764 ;;		line 63 in file "main.c"
   765 ;; Parameters:    Size  Location     Type
   766 ;;		None
   767 ;; Auto vars:     Size  Location     Type
   768 ;;		None
   769 ;; Return value:  Size  Location     Type
   770 ;;                  1    wreg      void 
   771 ;; Registers used:
   772 ;;		wreg
   773 ;; Tracked objects:
   774 ;;		On entry : 0/0
   775 ;;		On exit  : 0/0
   776 ;;		Unchanged: 0/0
   777 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25
   778 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   779 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   780 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   781 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
   782 ;;Total ram usage:        0 bytes
   783 ;; Hardware stack levels used: 1
   784 ;; This function calls:
   785 ;;		Nothing
   786 ;; This function is called by:
   787 ;;		Interrupt level 1
   788 ;; This function uses a non-reentrant model
   789 ;;
   790                           
   791     0004                     _timer_interrupt:
   792                           
   793                           ;incstack = 0
   794     0004  147E               	bsf	int$flags,0	;set compiler interrupt flag (level 1)
   795                           
   796                           ; Regs used in _timer_interrupt: [wreg]
   797     0005  3180               	pagesel	$
   798     0006  3000               	movlw	low ___int_sp
   799     0007  0086               	movwf	6
   800     0008  3000               	movlw	high ___int_sp
   801     0009  0087               	movwf	7
   802     000A                     i1l551:
   803                           
   804                           ;main.c: 64:     if(PIR0bits.TMR0IF == 1) {
   805     000A  014E               	movlb	14	; select bank14
   806     000B  1E8C               	btfss	12,5	;volatile
   807     000C  280E               	goto	u1_21
   808     000D  280F               	goto	u1_20
   809     000E                     u1_21:
   810     000E  2818               	goto	i1l44
   811     000F                     u1_20:
   812     000F                     i1l553:
   813                           
   814                           ;main.c: 65:         tick_count++;
   815     000F  3001               	movlw	1
   816     0010  07F0               	addwf	_tick_count,f
   817     0011  3000               	movlw	0
   818     0012  3DF1               	addwfc	_tick_count+1,f
   819                           
   820                           ;main.c: 66:         TMR0L = preload;
   821     0013  0874               	movf	_preload,w
   822     0014  014B               	movlb	11	; select bank11
   823     0015  009C               	movwf	28	;volatile
   824     0016                     i1l555:
   825                           
   826                           ;main.c: 67:         PIR0bits.TMR0IF = 0;
   827     0016  014E               	movlb	14	; select bank14
   828     0017  128C               	bcf	12,5	;volatile
   829     0018                     i1l44:
   830     0018  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
   831     0019  0009               	retfie
   832     001A                     __end_of_timer_interrupt:
   833     0003                     ___latbits      equ	3
   834     007E                     btemp           set	126	;btemp
   835     007E                     int$flags       set	126
   836     007E                     btemp0          set	126
   837     007F                     btemp1          set	127
   838     007E                     wtemp0          set	126
   839     007F                     wtemp0a         set	127
   840     007F                     ttemp0a         set	127
   841     0080                     ltemp0a         set	128
   842                           
   843                           	psect	config
   844                           
   845                           ;Config register CONFIG1 @ 0x8007
   846                           ;	External Oscillator mode selection bits
   847                           ;	FEXTOSC = ECH, EC above 8MHz; PFM set to high power
   848                           ;	Power-up default value for COSC bits
   849                           ;	RSTOSC = HFINTPLL, HFINTOSC with 2x PLL, with OSCFRQ = 16 MHz and CDIV = 1:1 (FOSC = 3
      +                          2 MHz)
   850                           ;	Clock Out Enable bit
   851                           ;	CLKOUTEN = OFF, CLKOUT function is disabled; i/o or oscillator function on OSC2
   852                           ;	Clock Switch Enable bit
   853                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   854                           ;	Fail-Safe Clock Monitor Enable bit
   855                           ;	FCMEN = ON, FSCM timer enabled
   856     8007                     	org	32775
   857     8007  3F9F               	dw	16287
   858                           
   859                           ;Config register CONFIG2 @ 0x8008
   860                           ;	Master Clear Enable bit
   861                           ;	MCLRE = ON, MCLR pin is Master Clear function
   862                           ;	Power-up Timer Enable bit
   863                           ;	PWRTE = OFF, PWRT disabled
   864                           ;	Low-Power BOR enable bit
   865                           ;	LPBOREN = OFF, ULPBOR disabled
   866                           ;	Brown-out reset enable bits
   867                           ;	BOREN = ON, Brown-out Reset Enabled, SBOREN bit is ignored
   868                           ;	Brown-out Reset Voltage Selection
   869                           ;	BORV = LO, Brown-out Reset Voltage (VBOR) set to 1.9V on LF, and 2.45V on F Devices
   870                           ;	Zero-cross detect disable
   871                           ;	ZCD = OFF, Zero-cross detect circuit is disabled at POR.
   872                           ;	Peripheral Pin Select one-way control
   873                           ;	PPS1WAY = ON, The PPSLOCK bit can be cleared and set only once in software
   874                           ;	Stack Overflow/Underflow Reset Enable bit
   875                           ;	STVREN = ON, Stack Overflow or Underflow will cause a reset
   876     8008                     	org	32776
   877     8008  3FFF               	dw	16383
   878                           
   879                           ;Config register CONFIG3 @ 0x8009
   880                           ;	WDT Period Select bits
   881                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   882                           ;	WDT operating mode
   883                           ;	WDTE = OFF, WDT Disabled, SWDTEN is ignored
   884                           ;	WDT Window Select bits
   885                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   886                           ;	WDT input clock selector
   887                           ;	WDTCCS = SC, Software Control
   888     8009                     	org	32777
   889     8009  3F9F               	dw	16287
   890                           
   891                           ;Config register CONFIG4 @ 0x800A
   892                           ;	Boot Block Size Selection bits
   893                           ;	BBSIZE = BB512, 512 words boot block size
   894                           ;	Boot Block Enable bit
   895                           ;	BBEN = OFF, Boot Block disabled
   896                           ;	SAF Enable bit
   897                           ;	SAFEN = OFF, SAF disabled
   898                           ;	Application Block Write Protection bit
   899                           ;	WRTAPP = OFF, Application Block not write protected
   900                           ;	Boot Block Write Protection bit
   901                           ;	WRTB = OFF, Boot Block not write protected
   902                           ;	Configuration Register Write Protection bit
   903                           ;	WRTC = OFF, Configuration Register not write protected
   904                           ;	Storage Area Flash Write Protection bit
   905                           ;	WRTSAF = OFF, SAF not write protected
   906                           ;	Low Voltage Programming Enable bit
   907                           ;	LVP = ON, Low Voltage programming enabled. MCLR/Vpp pin function is MCLR.
   908     800A                     	org	32778
   909     800A  3FFF               	dw	16383
   910                           
   911                           ;Config register CONFIG5 @ 0x800B
   912                           ;	UserNVM Program memory code protection bit
   913                           ;	CP = OFF, UserNVM code protection disabled
   914     800B                     	org	32779
   915     800B  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         2
    Persistent  48
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           80      0       0
    BANK13           80      0       0
    BANK14           80      0       0
    BANK15           80      0       0
    BANK16           80      0       0
    BANK17           80      0       0
    BANK18           80      0       0
    BANK19           80      0       0
    BANK20           80      0       0
    BANK21           80      0       0
    BANK22           80      0       0
    BANK23           80      0       0
    BANK24           80      0       0
    BANK25           32      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _timer_interrupt in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _timer_interrupt in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _timer_interrupt in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _timer_interrupt in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _timer_interrupt in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _timer_interrupt in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _timer_interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _timer_interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _timer_interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _timer_interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _timer_interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _timer_interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _timer_interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _timer_interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _timer_interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _timer_interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _timer_interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _timer_interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _timer_interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _timer_interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _timer_interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _timer_interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _timer_interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _timer_interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _timer_interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _timer_interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _timer_interrupt in BANK25

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              0 COMMON     2     2      0
                          _uart_init
 ---------------------------------------------------------------------------------
 (1) _uart_init                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _timer_interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _uart_init

 _timer_interrupt (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           80      0       0      0.0%
BITBANK13           80      0       0      0.0%
BITBANK14           80      0       0      0.0%
BITBANK15           80      0       0      0.0%
BITBANK16           80      0       0      0.0%
BITBANK17           80      0       0      0.0%
BITBANK18           80      0       0      0.0%
BITBANK19           80      0       0      0.0%
BITBANK20           80      0       0      0.0%
BITBANK21           80      0       0      0.0%
BITBANK22           80      0       0      0.0%
BITBANK23           80      0       0      0.0%
BITBANK24           80      0       0      0.0%
BITBANK25           32      0       0      0.0%
BIGRAM            2032      0       0      0.0%
COMMON              14      2       5     35.7%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              80      0       0      0.0%
BANK13              80      0       0      0.0%
BANK14              80      0       0      0.0%
BANK15              80      0       0      0.0%
BANK16              80      0       0      0.0%
BANK17              80      0       0      0.0%
BANK18              80      0       0      0.0%
BANK19              80      0       0      0.0%
BANK20              80      0       0      0.0%
BANK21              80      0       0      0.0%
BANK22              80      0       0      0.0%
BANK23              80      0       0      0.0%
BANK24              80      0       0      0.0%
BANK25              32      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       5      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Thu Nov 13 18:15:11 2025

                     l54 0059                       l47 0074                       l56 005E  
                     u20 004D                       u21 004C                       u30 0057  
                     u31 0054                       u25 0049                       u50 005E  
                     u51 005D                       u44 0059                      l541 006C  
                    l533 0065                      l543 006D                      l535 0068  
                    l545 006E                      l537 0069                      l561 002E  
                    l547 0070                      l539 006B                      l571 0039  
                    l563 0033                      l549 0072                      l581 004D  
                    l573 003A                      l565 0035                      l557 0026  
                    l583 0060                      l575 003C                      l567 0037  
                    l559 0029                      l577 003F                      l569 0038  
                    l579 0043             _BAUD1CONbits 011F                     i1l44 0018  
                   u1_20 000F                     u1_21 000E                     _main 0026  
                   fsr1h 0007                     fsr1l 0006                     btemp 007E  
                   start 001A                    ?_main 0072                    i1l551 000A  
                  i1l553 000F                    i1l555 0016                    _TMR0L 059C  
                  btemp0 007E                    btemp1 007F                    status 0003  
                  wtemp0 007E          __initialization 001C             __end_of_main 0065  
                 ??_main 0072                   _RC2PPS 1F22                   _TX1REG 011A  
           __pdataCOMMON 0074                   ltemp0a 0080                   ttemp0a 007F  
                 wtemp0a 007F  __end_of__initialization 0022           __pcstackCOMMON 0072  
         main@delay_time 0072        ??_timer_interrupt 0072               __pmaintext 0026  
             __pintentry 0004                  _SP1BRGH 011C                  _SP1BRGL 011B  
                __ptext1 0065                  _preload 0074     end_of_initialization 0022  
      __end_of_uart_init 0075               _tick_count 0070                _TRISCbits 0014  
              _TRISEbits 0016          _timer_interrupt 0004            __pidataCOMMON 0075  
    start_initialization 001C              __pbssCOMMON 0070                ___latbits 0003  
__end_of_timer_interrupt 001A                 _LATEbits 001C                 _PIE0bits 0716  
               _PIR0bits 070C                _uart_init 0065         ?_timer_interrupt 0072  
             ?_uart_init 0072                 ___int_sp 0000               _ANSELCbits 1F4E  
             _T0CON0bits 059E               _T0CON1bits 059F               _RC1STAbits 011D  
               int$flags 007E               _INTCONbits 000B                 intlevel1 0000  
            ??_uart_init 0072               _TX1STAbits 011E  
