/dts-v1/;

/ {
	compatible = "ti,am335x-bone-black\0ti,am335x-bone\0ti,am33xx";
	interrupt-parent = <0x01>;
	#address-cells = <0x01>;
	#size-cells = <0x01>;
	model = "TI AM335x BeagleBone Black";

	chosen {
		stdout-path = "/ocp/interconnect@44c00000/segment@200000/target-module@9000/serial@0";
		base_dtb = "am335x-boneblack-uboot-univ.dts";
		base_dtb_timestamp = "Fri Sep  1 04:04:05 2023";
	};

	aliases {
		i2c0 = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0";
		i2c1 = "/ocp/interconnect@48000000/segment@0/target-module@2a000/i2c@0";
		i2c2 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0";
		serial0 = "/ocp/interconnect@44c00000/segment@200000/target-module@9000/serial@0";
		serial1 = "/ocp/interconnect@48000000/segment@0/target-module@22000/serial@0";
		serial2 = "/ocp/interconnect@48000000/segment@0/target-module@24000/serial@0";
		serial3 = "/ocp/interconnect@48000000/segment@100000/target-module@a6000/serial@0";
		serial4 = "/ocp/interconnect@48000000/segment@100000/target-module@a8000/serial@0";
		serial5 = "/ocp/interconnect@48000000/segment@100000/target-module@aa000/serial@0";
		d-can0 = "/ocp/interconnect@48000000/segment@100000/target-module@cc000/can@0";
		d-can1 = "/ocp/interconnect@48000000/segment@100000/target-module@d0000/can@0";
		usb0 = "/ocp/target-module@47400000/usb@1400";
		usb1 = "/ocp/target-module@47400000/usb@1800";
		phy0 = "/ocp/target-module@47400000/usb-phy@1300";
		phy1 = "/ocp/target-module@47400000/usb-phy@1b00";
		ethernet0 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/slave@200";
		ethernet1 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/slave@300";
		spi0 = "/ocp/interconnect@48000000/segment@0/target-module@30000/spi@0";
		spi1 = "/ocp/interconnect@48000000/segment@100000/target-module@a0000/spi@0";
		mmc0 = "/ocp/interconnect@48000000/segment@0/target-module@60000/mmc@0";
		mmc1 = "/ocp/interconnect@48000000/segment@100000/target-module@d8000/mmc@0";
		mmc2 = "/ocp/target-module@47810000/mmc@0";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@0 {
			compatible = "arm,cortex-a8";
			enable-method = "ti,am3352";
			device_type = "cpu";
			reg = <0x00>;
			operating-points-v2 = <0x02>;
			clocks = <0x03>;
			clock-names = "cpu";
			clock-latency = <0x493e0>;
			cpu-idle-states = <0x04>;
			cpu0-supply = <0x05>;
		};

		idle-states {

			mpu_gate {
				compatible = "arm,idle-state";
				entry-latency-us = <0x28>;
				exit-latency-us = <0x5a>;
				min-residency-us = <0x12c>;
				ti,idle-wkup-m3;
				phandle = <0x04>;
			};
		};
	};

	opp-table {
		compatible = "operating-points-v2-ti-cpu";
		syscon = <0x06>;
		phandle = <0x02>;

		opp50-300000000 {
			opp-hz = <0x00 0x11e1a300>;
			opp-microvolt = <0xe7ef0 0xe34b8 0xec928>;
			opp-supported-hw = <0x06 0x10>;
			opp-suspend;
		};

		opp100-275000000 {
			opp-hz = <0x00 0x10642ac0>;
			opp-microvolt = <0x10c8e0 0x1072f0 0x111ed0>;
			opp-supported-hw = <0x01 0xff>;
			opp-suspend;
		};

		opp100-300000000 {
			opp-hz = <0x00 0x11e1a300>;
			opp-microvolt = <0x10c8e0 0x1072f0 0x111ed0>;
			opp-supported-hw = <0x06 0x20>;
			opp-suspend;
		};

		opp100-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x10c8e0 0x1072f0 0x111ed0>;
			opp-supported-hw = <0x01 0xffff>;
		};

		opp100-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0x10c8e0 0x1072f0 0x111ed0>;
			opp-supported-hw = <0x06 0x40>;
		};

		opp120-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0x124f80 0x11f1c0 0x12ad40>;
			opp-supported-hw = <0x01 0xffff>;
		};

		opp120-720000000 {
			opp-hz = <0x00 0x2aea5400>;
			opp-microvolt = <0x124f80 0x11f1c0 0x12ad40>;
			opp-supported-hw = <0x06 0x80>;
		};

		oppturbo-720000000 {
			opp-hz = <0x00 0x2aea5400>;
			opp-microvolt = <0x1339e0 0x12d770 0x139c50>;
			opp-supported-hw = <0x01 0xffff>;
		};

		oppturbo-800000000 {
			opp-hz = <0x00 0x2faf0800>;
			opp-microvolt = <0x1339e0 0x12d770 0x139c50>;
			opp-supported-hw = <0x06 0x100>;
		};

		oppnitro-1000000000 {
			opp-hz = <0x00 0x3b9aca00>;
			opp-microvolt = <0x1437c8 0x13d044 0x149f4c>;
			opp-supported-hw = <0x06 0x100>;
		};
	};

	pmu@4b000000 {
		compatible = "arm,cortex-a8-pmu";
		interrupts = <0x03>;
		reg = <0x4b000000 0x1000000>;
		ti,hwmods = "debugss";
	};

	soc {
		compatible = "ti,omap-infra";

		mpu {
			compatible = "ti,omap3-mpu";
			ti,hwmods = "mpu";
			pm-sram = <0x07 0x08>;
		};
	};

	ocp {
		compatible = "simple-bus";
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges;
		ti,hwmods = "l3_main";
		phandle = <0x1fd>;

		interconnect@44c00000 {
			compatible = "ti,am33xx-l4-wkup\0simple-bus";
			reg = <0x44c00000 0x800 0x44c00800 0x800 0x44c01000 0x400 0x44c01400 0x400>;
			reg-names = "ap\0la\0ia0\0ia1";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x44c00000 0x100000 0x100000 0x44d00000 0x100000 0x200000 0x44e00000 0x100000>;
			phandle = <0x1fe>;

			wkup_m3@100000 {
				compatible = "ti,am3352-wkup-m3";
				reg = <0x100000 0x4000 0x180000 0x2000>;
				reg-names = "umem\0dmem";
				ti,hwmods = "wkup_m3";
				ti,pm-firmware = "am335x-pm-firmware.elf";
				phandle = <0x2a>;
			};

			segment@0 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x00 0x800 0x800 0x800 0x800 0x1000 0x1000 0x400 0x1400 0x1400 0x400>;
			};

			segment@100000 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x100000 0x4000 0x4000 0x104000 0x1000 0x80000 0x180000 0x2000 0x82000 0x182000 0x1000>;

				target-module@0 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x00 0x04>;
					reg-names = "rev";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x00 0x4000>;
					status = "disabled";
				};

				target-module@80000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x80000 0x2000>;
				};
			};

			segment@200000 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x200000 0x2000 0x2000 0x202000 0x1000 0x3000 0x203000 0x1000 0x4000 0x204000 0x1000 0x5000 0x205000 0x1000 0x6000 0x206000 0x1000 0x7000 0x207000 0x1000 0x8000 0x208000 0x1000 0x9000 0x209000 0x1000 0xa000 0x20a000 0x1000 0xb000 0x20b000 0x1000 0xc000 0x20c000 0x1000 0xd000 0x20d000 0x1000 0xf000 0x20f000 0x1000 0x10000 0x210000 0x10000 0x20000 0x220000 0x10000 0x30000 0x230000 0x1000 0x31000 0x231000 0x1000 0x32000 0x232000 0x1000 0x33000 0x233000 0x1000 0x34000 0x234000 0x1000 0x35000 0x235000 0x1000 0x36000 0x236000 0x1000 0x37000 0x237000 0x1000 0x38000 0x238000 0x1000 0x39000 0x239000 0x1000 0x3a000 0x23a000 0x1000 0x3e000 0x23e000 0x1000 0x3f000 0x23f000 0x1000 0xe000 0x20e000 0x1000 0x40000 0x240000 0x40000 0x80000 0x280000 0x1000>;

				target-module@0 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x00 0x04>;
					reg-names = "rev";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x00 0x2000>;

					prcm@0 {
						compatible = "ti,am3-prcm\0simple-bus";
						reg = <0x00 0x2000>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						ranges = <0x00 0x00 0x2000>;
						phandle = <0x1ff>;

						clocks {
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							phandle = <0x200>;

							clk_32768_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x8000>;
								phandle = <0x18>;
							};

							clk_rc32k_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x7d00>;
								phandle = <0x17>;
							};

							virt_19200000_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x124f800>;
								phandle = <0x25>;
							};

							virt_24000000_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x16e3600>;
								phandle = <0x26>;
							};

							virt_25000000_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x17d7840>;
								phandle = <0x27>;
							};

							virt_26000000_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0x18cba80>;
								phandle = <0x28>;
							};

							tclkin_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-clock";
								clock-frequency = <0xb71b00>;
								phandle = <0x16>;
							};

							dpll_core_ck@490 {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-core-clock";
								clocks = <0x09 0x09>;
								reg = <0x490 0x45c 0x468>;
								phandle = <0x0a>;
							};

							dpll_core_x2_ck {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-x2-clock";
								clocks = <0x0a>;
								phandle = <0x0b>;
							};

							dpll_core_m4_ck@480 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0b>;
								ti,max-div = <0x1f>;
								reg = <0x480>;
								ti,index-starts-at-one;
								phandle = <0x12>;
							};

							dpll_core_m5_ck@484 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0b>;
								ti,max-div = <0x1f>;
								reg = <0x484>;
								ti,index-starts-at-one;
								phandle = <0x1a>;
							};

							dpll_core_m6_ck@4d8 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0b>;
								ti,max-div = <0x1f>;
								reg = <0x4d8>;
								ti,index-starts-at-one;
								phandle = <0x201>;
							};

							dpll_mpu_ck@488 {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-clock";
								clocks = <0x09 0x09>;
								reg = <0x488 0x420 0x42c>;
								phandle = <0x03>;
							};

							dpll_mpu_m2_ck@4a8 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x03>;
								ti,max-div = <0x1f>;
								reg = <0x4a8>;
								ti,index-starts-at-one;
								phandle = <0x202>;
							};

							dpll_ddr_ck@494 {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-no-gate-clock";
								clocks = <0x09 0x09>;
								reg = <0x494 0x434 0x440>;
								phandle = <0x0c>;
							};

							dpll_ddr_m2_ck@4a0 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0c>;
								ti,max-div = <0x1f>;
								reg = <0x4a0>;
								ti,index-starts-at-one;
								phandle = <0x0d>;
							};

							dpll_ddr_m2_div2_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x0d>;
								clock-mult = <0x01>;
								clock-div = <0x02>;
								phandle = <0x203>;
							};

							dpll_disp_ck@498 {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-no-gate-clock";
								clocks = <0x09 0x09>;
								reg = <0x498 0x448 0x454>;
								phandle = <0x0e>;
							};

							dpll_disp_m2_ck@4a4 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0e>;
								ti,max-div = <0x1f>;
								reg = <0x4a4>;
								ti,index-starts-at-one;
								ti,set-rate-parent;
								phandle = <0x14>;
							};

							dpll_per_ck@48c {
								#clock-cells = <0x00>;
								compatible = "ti,am3-dpll-no-gate-j-type-clock";
								clocks = <0x09 0x09>;
								reg = <0x48c 0x470 0x49c>;
								phandle = <0x0f>;
							};

							dpll_per_m2_ck@4ac {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x0f>;
								ti,max-div = <0x1f>;
								reg = <0x4ac>;
								ti,index-starts-at-one;
								phandle = <0x10>;
							};

							dpll_per_m2_div4_wkupdm_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x10>;
								clock-mult = <0x01>;
								clock-div = <0x04>;
								phandle = <0x204>;
							};

							dpll_per_m2_div4_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x10>;
								clock-mult = <0x01>;
								clock-div = <0x04>;
								phandle = <0x205>;
							};

							clk_24mhz {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x10>;
								clock-mult = <0x01>;
								clock-div = <0x08>;
								phandle = <0x11>;
							};

							clkdiv32k_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x11>;
								clock-mult = <0x01>;
								clock-div = <0x2dc>;
								phandle = <0x206>;
							};

							l3_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x12>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x13>;
							};

							pruss_ocp_gclk@530 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x13 0x14>;
								reg = <0x530>;
								phandle = <0x47>;
							};

							mmu_fck@914 {
								#clock-cells = <0x00>;
								compatible = "ti,gate-clock";
								clocks = <0x12>;
								ti,bit-shift = <0x01>;
								reg = <0x914>;
								phandle = <0x207>;
							};

							timer1_fck@528 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x09 0x15 0x00 0x00 0x16 0x17 0x18>;
								reg = <0x528>;
								phandle = <0x2d>;
							};

							timer2_fck@508 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x508>;
								phandle = <0x31>;
							};

							timer3_fck@50c {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x50c>;
								phandle = <0x208>;
							};

							timer4_fck@510 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x510>;
								phandle = <0x209>;
							};

							timer5_fck@518 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x518>;
								phandle = <0x20a>;
							};

							timer6_fck@51c {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x51c>;
								phandle = <0x20b>;
							};

							timer7_fck@504 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x16 0x09 0x15 0x00 0x00>;
								reg = <0x504>;
								phandle = <0x20c>;
							};

							usbotg_fck@47c {
								#clock-cells = <0x00>;
								compatible = "ti,gate-clock";
								clocks = <0x0f>;
								ti,bit-shift = <0x08>;
								reg = <0x47c>;
								phandle = <0x20d>;
							};

							dpll_core_m4_div2_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x12>;
								clock-mult = <0x01>;
								clock-div = <0x02>;
								phandle = <0x19>;
							};

							ieee5000_fck@e4 {
								#clock-cells = <0x00>;
								compatible = "ti,gate-clock";
								clocks = <0x19>;
								ti,bit-shift = <0x01>;
								reg = <0xe4>;
								phandle = <0x20e>;
							};

							wdt1_fck@538 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x17 0x15 0x00 0x00>;
								reg = <0x538>;
								phandle = <0x20f>;
							};

							l4_rtc_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x12>;
								clock-mult = <0x01>;
								clock-div = <0x02>;
								phandle = <0x210>;
							};

							l4hs_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x12>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x211>;
							};

							l3s_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x19>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x212>;
							};

							l4fw_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x19>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x213>;
							};

							l4ls_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x19>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x29>;
							};

							sysclk_div_ck {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x12>;
								clock-mult = <0x01>;
								clock-div = <0x01>;
								phandle = <0x214>;
							};

							cpsw_125mhz_gclk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x1a>;
								clock-mult = <0x01>;
								clock-div = <0x02>;
								phandle = <0x3c>;
							};

							cpsw_cpts_rft_clk@520 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x1a 0x12>;
								reg = <0x520>;
								phandle = <0x3d>;
							};

							gpio0_dbclk_mux_ck@53c {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x17 0x18 0x15 0x00 0x00>;
								reg = <0x53c>;
								phandle = <0x215>;
							};

							lcd_gclk@534 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x14 0x1a 0x10>;
								reg = <0x534>;
								ti,set-rate-parent;
								phandle = <0x1c>;
							};

							mmc_clk {
								#clock-cells = <0x00>;
								compatible = "fixed-factor-clock";
								clocks = <0x10>;
								clock-mult = <0x01>;
								clock-div = <0x02>;
								phandle = <0x216>;
							};

							gfx_fclk_clksel_ck@52c {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x12 0x10>;
								ti,bit-shift = <0x01>;
								reg = <0x52c>;
								phandle = <0x1b>;
							};

							gfx_fck_div_ck@52c {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x1b>;
								reg = <0x52c>;
								ti,max-div = <0x02>;
								phandle = <0x55>;
							};

							sysclkout_pre_ck@700 {
								#clock-cells = <0x00>;
								compatible = "ti,mux-clock";
								clocks = <0x18 0x13 0x0d 0x10 0x1c>;
								reg = <0x700>;
								phandle = <0x1d>;
							};

							clkout2_div_ck@700 {
								#clock-cells = <0x00>;
								compatible = "ti,divider-clock";
								clocks = <0x1d>;
								ti,bit-shift = <0x03>;
								ti,max-div = <0x08>;
								reg = <0x700>;
								phandle = <0x1e>;
							};

							clkout2_ck@700 {
								#clock-cells = <0x00>;
								compatible = "ti,gate-clock";
								clocks = <0x1e>;
								ti,bit-shift = <0x07>;
								reg = <0x700>;
								phandle = <0x217>;
							};
						};

						clockdomains {
							phandle = <0x218>;
						};

						per-cm@0 {
							compatible = "ti,omap4-cm";
							reg = <0x00 0x400>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x00 0x400>;
							phandle = <0x219>;

							l4ls-clkctrl@38 {
								compatible = "ti,clkctrl";
								reg = <0x38 0x2c 0x6c 0x28 0xac 0x0c 0xc0 0x1c 0xec 0x0c 0x10c 0x08 0x130 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x2f>;
							};

							l3s-clkctrl@1c {
								compatible = "ti,clkctrl";
								reg = <0x1c 0x04 0x30 0x08 0x68 0x04 0xf8 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x30>;
							};

							l3-clkctrl@24 {
								compatible = "ti,clkctrl";
								reg = <0x24 0x0c 0x94 0x10 0xbc 0x04 0xdc 0x08 0xfc 0x08>;
								#clock-cells = <0x02>;
								phandle = <0x4a>;
							};

							l4hs-clkctrl@120 {
								compatible = "ti,clkctrl";
								reg = <0x120 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x21a>;
							};

							pruss-ocp-clkctrl@e8 {
								compatible = "ti,clkctrl";
								reg = <0xe8 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x45>;
							};

							cpsw-125mhz-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x18>;
								#clock-cells = <0x02>;
								phandle = <0x3b>;
							};

							lcdc-clkctrl@18 {
								compatible = "ti,clkctrl";
								reg = <0x18 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x3a>;
							};

							clk-24mhz-clkctrl@14c {
								compatible = "ti,clkctrl";
								reg = <0x14c 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x15>;
							};
						};

						wkup-cm@400 {
							compatible = "ti,omap4-cm";
							reg = <0x400 0x100>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x400 0x100>;
							phandle = <0x21b>;

							l4-wkup-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x10 0xb4 0x24>;
								#clock-cells = <0x02>;
								phandle = <0x1f>;
							};

							l3-aon-clkctrl@14 {
								compatible = "ti,clkctrl";
								reg = <0x14 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x21c>;
							};

							l4-wkup-aon-clkctrl@b0 {
								compatible = "ti,clkctrl";
								reg = <0xb0 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x21d>;
							};
						};

						mpu-cm@600 {
							compatible = "ti,omap4-cm";
							reg = <0x600 0x100>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x600 0x100>;
							phandle = <0x21e>;

							mpu-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x08>;
								#clock-cells = <0x02>;
								phandle = <0x21f>;
							};
						};

						l4-rtc-cm@800 {
							compatible = "ti,omap4-cm";
							reg = <0x800 0x100>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x800 0x100>;
							phandle = <0x220>;

							l4-rtc-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x04>;
								#clock-cells = <0x02>;
								phandle = <0x2e>;
							};
						};

						gfx-l3-cm@900 {
							compatible = "ti,omap4-cm";
							reg = <0x900 0x100>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x900 0x100>;
							phandle = <0x221>;

							gfx-l3-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x08>;
								#clock-cells = <0x02>;
								phandle = <0x53>;
							};
						};

						l4-cefuse-cm@a00 {
							compatible = "ti,omap4-cm";
							reg = <0xa00 0x100>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0xa00 0x100>;
							phandle = <0x222>;

							l4-cefuse-clkctrl@0 {
								compatible = "ti,clkctrl";
								reg = <0x00 0x24>;
								#clock-cells = <0x02>;
								phandle = <0x223>;
							};
						};

						prm@c00 {
							compatible = "ti,am3-prm-inst\0ti,omap-prm-inst";
							reg = <0xc00 0x100>;
							#reset-cells = <0x01>;
							phandle = <0x46>;
						};

						prm@d00 {
							compatible = "ti,am3-prm-inst\0ti,omap-prm-inst";
							reg = <0xd00 0x100>;
							#reset-cells = <0x01>;
							phandle = <0x224>;
						};

						prm@f00 {
							compatible = "ti,am3-prm-inst\0ti,omap-prm-inst";
							reg = <0xf00 0x100>;
							#reset-cells = <0x01>;
							phandle = <0x225>;
						};

						prm@1100 {
							compatible = "ti,am3-prm-inst\0ti,omap-prm-inst";
							reg = <0x1100 0x100>;
							#power-domain-cells = <0x00>;
							#reset-cells = <0x01>;
							phandle = <0x54>;
						};
					};
				};

				target-module@3000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3000 0x1000>;
				};

				target-module@5000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x5000 0x1000>;
				};

				target-module@7000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x7000 0x04 0x7010 0x04 0x7114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x1f 0x08 0x00 0x1f 0x08 0x12>;
					clock-names = "fck\0dbclk";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x7000 0x1000>;
					phandle = <0x226>;

					gpio@0 {
						compatible = "ti,omap4-gpio";
						gpio-ranges = <0x20 0x00 0x52 0x08 0x20 0x08 0x34 0x04 0x20 0x0c 0x5e 0x04 0x20 0x10 0x47 0x02 0x20 0x12 0x87 0x01 0x20 0x13 0x6c 0x02 0x20 0x15 0x49 0x01 0x20 0x16 0x08 0x02 0x20 0x1a 0x0a 0x02 0x20 0x1c 0x4a 0x01 0x20 0x1d 0x51 0x01 0x20 0x1e 0x1c 0x02>;
						gpio-controller;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						reg = <0x00 0x1000>;
						interrupts = <0x60>;
						gpio-line-names = "[mdio_data]\0[mdio_clk]\0P9_22 [spi0_sclk]\0P9_21 [spi0_d0]\0P9_18 [spi0_d1]\0P9_17 [spi0_cs0]\0[mmc0_cd]\0P8_42A [ecappwm0]\0P8_35 [lcd d12]\0P8_33 [lcd d13]\0P8_31 [lcd d14]\0P8_32 [lcd d15]\0P9_20 [i2c2_sda]\0P9_19 [i2c2_scl]\0P9_26 [uart1_rxd]\0P9_24 [uart1_txd]\0[rmii1_txd3]\0[rmii1_txd2]\0[usb0_drvvbus]\0[hdmi cec]\0P9_41B\0[rmii1_txd1]\0P8_19 [ehrpwm2a]\0P8_13 [ehrpwm2b]\0NC\0NC\0P8_14\0P8_17\0[rmii1_txd0]\0[rmii1_refclk]\0P9_11 [uart4_rxd]\0P9_13 [uart4_txd]";
						phandle = <0x33>;
					};
				};

				target-module@9000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x9050 0x04 0x9054 0x04 0x9058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x1f 0xb4 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x9000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x48>;
						status = "okay";
						dmas = <0x21 0x1a 0x00 0x21 0x1b 0x00>;
						dma-names = "tx\0rx";
						pinctrl-names = "default";
						pinctrl-0 = <0x22>;
						symlink = "bone/uart/0";
						phandle = <0x227>;
					};
				};

				target-module@b000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xb000 0x08 0xb010 0x08 0xb090 0x08>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x1f 0xb8 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xb000 0x1000>;

					i2c@0 {
						compatible = "ti,omap4-i2c";
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						reg = <0x00 0x1000>;
						interrupts = <0x46>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0 = <0x23>;
						clock-frequency = <0x61a80>;
						symlink = "bone/i2c/0";
						phandle = <0x228>;

						tps@24 {
							reg = <0x24>;
							compatible = "ti,tps65217";
							interrupt-controller;
							#interrupt-cells = <0x01>;
							interrupts = <0x07>;
							interrupt-parent = <0x01>;
							ti,pmic-shutdown-controller;
							phandle = <0x51>;

							charger {
								compatible = "ti,tps65217-charger";
								interrupts = <0x00 0x01>;
								interrupt-names = "USB\0AC";
								status = "okay";
							};

							pwrbutton {
								compatible = "ti,tps65217-pwrbutton";
								interrupts = <0x02>;
								status = "okay";
							};

							regulators {
								#address-cells = <0x01>;
								#size-cells = <0x00>;

								regulator@0 {
									reg = <0x00>;
									regulator-compatible = "dcdc1";
									regulator-name = "vdds_dpr";
									regulator-always-on;
									phandle = <0x229>;
								};

								regulator@1 {
									reg = <0x01>;
									regulator-compatible = "dcdc2";
									regulator-name = "vdd_mpu";
									regulator-min-microvolt = <0xe1d48>;
									regulator-max-microvolt = <0x149f4c>;
									regulator-boot-on;
									regulator-always-on;
									phandle = <0x05>;
								};

								regulator@2 {
									reg = <0x02>;
									regulator-compatible = "dcdc3";
									regulator-name = "vdd_core";
									regulator-min-microvolt = <0xe1d48>;
									regulator-max-microvolt = <0x118c30>;
									regulator-boot-on;
									regulator-always-on;
									phandle = <0x22a>;
								};

								regulator@3 {
									reg = <0x03>;
									regulator-compatible = "ldo1";
									regulator-name = "vio,vrtc,vdds";
									regulator-always-on;
									phandle = <0x22b>;
								};

								regulator@4 {
									reg = <0x04>;
									regulator-compatible = "ldo2";
									regulator-name = "vdd_3v3aux";
									regulator-always-on;
									phandle = <0x22c>;
								};

								regulator@5 {
									reg = <0x05>;
									regulator-compatible = "ldo3";
									regulator-name = "vdd_1v8";
									regulator-always-on;
									regulator-min-microvolt = <0x1b7740>;
									regulator-max-microvolt = <0x1b7740>;
									phandle = <0x22d>;
								};

								regulator@6 {
									reg = <0x06>;
									regulator-compatible = "ldo4";
									regulator-name = "vdd_3v3a";
									regulator-always-on;
									phandle = <0x24>;
								};
							};
						};

						baseboard_eeprom@50 {
							compatible = "atmel,24c256";
							reg = <0x50>;
							vcc-supply = <0x24>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							phandle = <0x22e>;

							baseboard_data@0 {
								reg = <0x00 0x100>;
								phandle = <0x22f>;
							};
						};
					};
				};

				target-module@d000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0xd000 0x04 0xd010 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x1f 0xbc 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xd000 0x1000 0x1000 0xe000 0x1000>;

					tscadc@0 {
						compatible = "ti,am3359-tscadc";
						reg = <0x00 0x1000>;
						interrupts = <0x10>;
						status = "disabled";
						dmas = <0x21 0x35 0x00 0x21 0x39 0x00>;
						dma-names = "fifo0\0fifo1";
						phandle = <0x230>;

						tsc {
							compatible = "ti,am3359-tsc";
						};

						adc {
							#io-channel-cells = <0x01>;
							compatible = "ti,am3359-adc";
							ti,adc-channels = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07>;
							ti,chan-step-avg = <0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10>;
							ti,chan-step-opendelay = <0x98 0x98 0x98 0x98 0x98 0x98 0x98 0x98>;
							ti,chan-step-sampledelay = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
							phandle = <0x231>;
						};
					};
				};

				target-module@10000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x10000 0x04>;
					reg-names = "rev";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x10000 0x10000 0x10000 0x20000 0x10000>;

					scm@0 {
						compatible = "ti,am3-scm\0simple-bus";
						reg = <0x00 0x2000>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						#pinctrl-cells = <0x01>;
						ranges = <0x00 0x00 0x2000>;
						phandle = <0x232>;

						pinmux@800 {
							compatible = "pinctrl-single";
							reg = <0x800 0x238>;
							#pinctrl-cells = <0x01>;
							pinctrl-single,register-width = <0x20>;
							pinctrl-single,function-mask = <0x7f>;
							phandle = <0x20>;

							user_leds_s0 {
								pinctrl-single,pins = <0x54 0x07 0x58 0x17 0x5c 0x07 0x60 0x17>;
								phandle = <0x1fc>;
							};

							pinmux_i2c0_pins {
								pinctrl-single,pins = <0x188 0x30 0x18c 0x30>;
								phandle = <0x23>;
							};

							pinmux_i2c2_pins {
								pinctrl-single,pins = <0x178 0x33 0x17c 0x33>;
								phandle = <0x233>;
							};

							pinmux_uart0_pins {
								pinctrl-single,pins = <0x170 0x30 0x174 0x00>;
								phandle = <0x22>;
							};

							cpsw_default {
								pinctrl-single,pins = <0x110 0x30 0x114 0x00 0x118 0x30 0x11c 0x00 0x120 0x00 0x124 0x00 0x128 0x00 0x12c 0x30 0x130 0x30 0x134 0x30 0x138 0x30 0x13c 0x30 0x140 0x30>;
								phandle = <0x3e>;
							};

							cpsw_sleep {
								pinctrl-single,pins = <0x110 0x27 0x114 0x27 0x118 0x27 0x11c 0x27 0x120 0x27 0x124 0x27 0x128 0x27 0x12c 0x27 0x130 0x27 0x134 0x27 0x138 0x27 0x13c 0x27 0x140 0x27>;
								phandle = <0x3f>;
							};

							davinci_mdio_default {
								pinctrl-single,pins = <0x148 0x30 0x14c 0x10 0x168 0x17>;
								phandle = <0x40>;
							};

							davinci_mdio_sleep {
								pinctrl-single,pins = <0x148 0x27 0x14c 0x27 0x168 0x27>;
								phandle = <0x41>;
							};

							pinmux_mmc1_pins {
								pinctrl-single,pins = <0x160 0x2f 0xfc 0x30 0xf8 0x30 0xf4 0x30 0xf0 0x30 0x104 0x30 0x100 0x30>;
								phandle = <0x32>;
							};

							pinmux_emmc_pins {
								pinctrl-single,pins = <0x80 0x32 0x84 0x32 0x00 0x31 0x04 0x31 0x08 0x31 0x0c 0x31 0x10 0x31 0x14 0x31 0x18 0x31 0x1c 0x31>;
								phandle = <0x234>;
							};

							pinmux_P8_03_default_pin {
								pinctrl-single,pins = <0x18 0x27>;
								phandle = <0x56>;
							};

							pinmux_P8_03_gpio_pin {
								pinctrl-single,pins = <0x18 0x2f>;
								phandle = <0x57>;
							};

							pinmux_P8_03_gpio_pu_pin {
								pinctrl-single,pins = <0x18 0x37>;
								phandle = <0x58>;
							};

							pinmux_P8_03_gpio_pd_pin {
								pinctrl-single,pins = <0x18 0x27>;
								phandle = <0x59>;
							};

							pinmux_P8_04_default_pin {
								pinctrl-single,pins = <0x1c 0x27>;
								phandle = <0x5a>;
							};

							pinmux_P8_04_gpio_pin {
								pinctrl-single,pins = <0x1c 0x2f>;
								phandle = <0x5b>;
							};

							pinmux_P8_04_gpio_pu_pin {
								pinctrl-single,pins = <0x1c 0x37>;
								phandle = <0x5c>;
							};

							pinmux_P8_04_gpio_pd_pin {
								pinctrl-single,pins = <0x1c 0x27>;
								phandle = <0x5d>;
							};

							pinmux_P8_05_default_pin {
								pinctrl-single,pins = <0x08 0x27>;
								phandle = <0x5e>;
							};

							pinmux_P8_05_gpio_pin {
								pinctrl-single,pins = <0x08 0x2f>;
								phandle = <0x5f>;
							};

							pinmux_P8_05_gpio_pu_pin {
								pinctrl-single,pins = <0x08 0x37>;
								phandle = <0x60>;
							};

							pinmux_P8_05_gpio_pd_pin {
								pinctrl-single,pins = <0x08 0x27>;
								phandle = <0x61>;
							};

							pinmux_P8_06_default_pin {
								pinctrl-single,pins = <0x0c 0x27>;
								phandle = <0x62>;
							};

							pinmux_P8_06_gpio_pin {
								pinctrl-single,pins = <0x0c 0x2f>;
								phandle = <0x63>;
							};

							pinmux_P8_06_gpio_pu_pin {
								pinctrl-single,pins = <0x0c 0x37>;
								phandle = <0x64>;
							};

							pinmux_P8_06_gpio_pd_pin {
								pinctrl-single,pins = <0x0c 0x27>;
								phandle = <0x65>;
							};

							pinmux_P8_07_default_pin {
								pinctrl-single,pins = <0x90 0x37>;
								phandle = <0x66>;
							};

							pinmux_P8_07_gpio_pin {
								pinctrl-single,pins = <0x90 0x2f>;
								phandle = <0x67>;
							};

							pinmux_P8_07_gpio_pu_pin {
								pinctrl-single,pins = <0x90 0x37>;
								phandle = <0x68>;
							};

							pinmux_P8_07_gpio_pd_pin {
								pinctrl-single,pins = <0x90 0x27>;
								phandle = <0x69>;
							};

							pinmux_P8_07_timer_pin {
								pinctrl-single,pins = <0x90 0x32>;
								phandle = <0x6a>;
							};

							pinmux_P8_08_default_pin {
								pinctrl-single,pins = <0x94 0x37>;
								phandle = <0x6b>;
							};

							pinmux_P8_08_gpio_pin {
								pinctrl-single,pins = <0x94 0x2f>;
								phandle = <0x6c>;
							};

							pinmux_P8_08_gpio_pu_pin {
								pinctrl-single,pins = <0x94 0x37>;
								phandle = <0x6d>;
							};

							pinmux_P8_08_gpio_pd_pin {
								pinctrl-single,pins = <0x94 0x27>;
								phandle = <0x6e>;
							};

							pinmux_P8_08_timer_pin {
								pinctrl-single,pins = <0x94 0x32>;
								phandle = <0x6f>;
							};

							pinmux_P8_09_default_pin {
								pinctrl-single,pins = <0x9c 0x37>;
								phandle = <0x70>;
							};

							pinmux_P8_09_gpio_pin {
								pinctrl-single,pins = <0x9c 0x2f>;
								phandle = <0x71>;
							};

							pinmux_P8_09_gpio_pu_pin {
								pinctrl-single,pins = <0x9c 0x37>;
								phandle = <0x72>;
							};

							pinmux_P8_09_gpio_pd_pin {
								pinctrl-single,pins = <0x9c 0x27>;
								phandle = <0x73>;
							};

							pinmux_P8_09_timer_pin {
								pinctrl-single,pins = <0x9c 0x32>;
								phandle = <0x74>;
							};

							pinmux_P8_10_default_pin {
								pinctrl-single,pins = <0x98 0x37>;
								phandle = <0x75>;
							};

							pinmux_P8_10_gpio_pin {
								pinctrl-single,pins = <0x98 0x2f>;
								phandle = <0x76>;
							};

							pinmux_P8_10_gpio_pu_pin {
								pinctrl-single,pins = <0x98 0x37>;
								phandle = <0x77>;
							};

							pinmux_P8_10_gpio_pd_pin {
								pinctrl-single,pins = <0x98 0x27>;
								phandle = <0x78>;
							};

							pinmux_P8_10_timer_pin {
								pinctrl-single,pins = <0x98 0x32>;
								phandle = <0x79>;
							};

							pinmux_P8_11_default_pin {
								pinctrl-single,pins = <0x34 0x27>;
								phandle = <0x7a>;
							};

							pinmux_P8_11_gpio_pin {
								pinctrl-single,pins = <0x34 0x2f>;
								phandle = <0x7b>;
							};

							pinmux_P8_11_gpio_pu_pin {
								pinctrl-single,pins = <0x34 0x37>;
								phandle = <0x7c>;
							};

							pinmux_P8_11_gpio_pd_pin {
								pinctrl-single,pins = <0x34 0x27>;
								phandle = <0x7d>;
							};

							pinmux_P8_11_eqep_pin {
								pinctrl-single,pins = <0x34 0x34>;
								phandle = <0x7e>;
							};

							pinmux_P8_11_pruout_pin {
								pinctrl-single,pins = <0x34 0x26>;
								phandle = <0x7f>;
							};

							pinmux_P8_12_default_pin {
								pinctrl-single,pins = <0x30 0x27>;
								phandle = <0x80>;
							};

							pinmux_P8_12_gpio_pin {
								pinctrl-single,pins = <0x30 0x2f>;
								phandle = <0x81>;
							};

							pinmux_P8_12_gpio_pu_pin {
								pinctrl-single,pins = <0x30 0x37>;
								phandle = <0x82>;
							};

							pinmux_P8_12_gpio_pd_pin {
								pinctrl-single,pins = <0x30 0x27>;
								phandle = <0x83>;
							};

							pinmux_P8_12_eqep_pin {
								pinctrl-single,pins = <0x30 0x34>;
								phandle = <0x84>;
							};

							pinmux_P8_12_pruout_pin {
								pinctrl-single,pins = <0x30 0x26>;
								phandle = <0x85>;
							};

							pinmux_P8_13_default_pin {
								pinctrl-single,pins = <0x24 0x27>;
								phandle = <0x86>;
							};

							pinmux_P8_13_gpio_pin {
								pinctrl-single,pins = <0x24 0x2f>;
								phandle = <0x87>;
							};

							pinmux_P8_13_gpio_pu_pin {
								pinctrl-single,pins = <0x24 0x37>;
								phandle = <0x88>;
							};

							pinmux_P8_13_gpio_pd_pin {
								pinctrl-single,pins = <0x24 0x27>;
								phandle = <0x89>;
							};

							pinmux_P8_13_pwm_pin {
								pinctrl-single,pins = <0x24 0x24>;
								phandle = <0x8a>;
							};

							pinmux_P8_14_default_pin {
								pinctrl-single,pins = <0x28 0x27>;
								phandle = <0x8b>;
							};

							pinmux_P8_14_gpio_pin {
								pinctrl-single,pins = <0x28 0x2f>;
								phandle = <0x8c>;
							};

							pinmux_P8_14_gpio_pu_pin {
								pinctrl-single,pins = <0x28 0x37>;
								phandle = <0x8d>;
							};

							pinmux_P8_14_gpio_pd_pin {
								pinctrl-single,pins = <0x28 0x27>;
								phandle = <0x8e>;
							};

							pinmux_P8_14_pwm_pin {
								pinctrl-single,pins = <0x28 0x24>;
								phandle = <0x8f>;
							};

							pinmux_P8_15_default_pin {
								pinctrl-single,pins = <0x3c 0x27>;
								phandle = <0x90>;
							};

							pinmux_P8_15_gpio_pin {
								pinctrl-single,pins = <0x3c 0x2f>;
								phandle = <0x91>;
							};

							pinmux_P8_15_gpio_pu_pin {
								pinctrl-single,pins = <0x3c 0x37>;
								phandle = <0x92>;
							};

							pinmux_P8_15_gpio_pd_pin {
								pinctrl-single,pins = <0x3c 0x27>;
								phandle = <0x93>;
							};

							pinmux_P8_15_eqep_pin {
								pinctrl-single,pins = <0x3c 0x34>;
								phandle = <0x94>;
							};

							pinmux_P8_15_pru_ecap_pwm_pin {
								pinctrl-single,pins = <0x3c 0x25>;
								phandle = <0x95>;
							};

							pinmux_P8_15_pruin_pin {
								pinctrl-single,pins = <0x3c 0x2e>;
								phandle = <0x96>;
							};

							pinmux_P8_16_default_pin {
								pinctrl-single,pins = <0x38 0x27>;
								phandle = <0x97>;
							};

							pinmux_P8_16_gpio_pin {
								pinctrl-single,pins = <0x38 0x2f>;
								phandle = <0x98>;
							};

							pinmux_P8_16_gpio_pu_pin {
								pinctrl-single,pins = <0x38 0x37>;
								phandle = <0x99>;
							};

							pinmux_P8_16_gpio_pd_pin {
								pinctrl-single,pins = <0x38 0x27>;
								phandle = <0x9a>;
							};

							pinmux_P8_16_eqep_pin {
								pinctrl-single,pins = <0x38 0x34>;
								phandle = <0x9b>;
							};

							pinmux_P8_16_pruin_pin {
								pinctrl-single,pins = <0x38 0x2e>;
								phandle = <0x9c>;
							};

							pinmux_P8_17_default_pin {
								pinctrl-single,pins = <0x2c 0x27>;
								phandle = <0x9d>;
							};

							pinmux_P8_17_gpio_pin {
								pinctrl-single,pins = <0x2c 0x2f>;
								phandle = <0x9e>;
							};

							pinmux_P8_17_gpio_pu_pin {
								pinctrl-single,pins = <0x2c 0x37>;
								phandle = <0x9f>;
							};

							pinmux_P8_17_gpio_pd_pin {
								pinctrl-single,pins = <0x2c 0x27>;
								phandle = <0xa0>;
							};

							pinmux_P8_17_pwm_pin {
								pinctrl-single,pins = <0x2c 0x24>;
								phandle = <0xa1>;
							};

							pinmux_P8_18_default_pin {
								pinctrl-single,pins = <0x8c 0x27>;
								phandle = <0xa2>;
							};

							pinmux_P8_18_gpio_pin {
								pinctrl-single,pins = <0x8c 0x2f>;
								phandle = <0xa3>;
							};

							pinmux_P8_18_gpio_pu_pin {
								pinctrl-single,pins = <0x8c 0x37>;
								phandle = <0xa4>;
							};

							pinmux_P8_18_gpio_pd_pin {
								pinctrl-single,pins = <0x8c 0x27>;
								phandle = <0xa5>;
							};

							pinmux_P8_19_default_pin {
								pinctrl-single,pins = <0x20 0x27>;
								phandle = <0xa6>;
							};

							pinmux_P8_19_gpio_pin {
								pinctrl-single,pins = <0x20 0x2f>;
								phandle = <0xa7>;
							};

							pinmux_P8_19_gpio_pu_pin {
								pinctrl-single,pins = <0x20 0x37>;
								phandle = <0xa8>;
							};

							pinmux_P8_19_gpio_pd_pin {
								pinctrl-single,pins = <0x20 0x27>;
								phandle = <0xa9>;
							};

							pinmux_P8_19_pwm_pin {
								pinctrl-single,pins = <0x20 0x24>;
								phandle = <0xaa>;
							};

							pinmux_P8_20_default_pin {
								pinctrl-single,pins = <0x84 0x27>;
								phandle = <0xab>;
							};

							pinmux_P8_20_gpio_pin {
								pinctrl-single,pins = <0x84 0x2f>;
								phandle = <0xac>;
							};

							pinmux_P8_20_gpio_pu_pin {
								pinctrl-single,pins = <0x84 0x37>;
								phandle = <0xad>;
							};

							pinmux_P8_20_gpio_pd_pin {
								pinctrl-single,pins = <0x84 0x27>;
								phandle = <0xae>;
							};

							pinmux_P8_20_pruout_pin {
								pinctrl-single,pins = <0x84 0x25>;
								phandle = <0xaf>;
							};

							pinmux_P8_20_pruin_pin {
								pinctrl-single,pins = <0x84 0x2e>;
								phandle = <0xb0>;
							};

							pinmux_P8_21_default_pin {
								pinctrl-single,pins = <0x80 0x27>;
								phandle = <0xb1>;
							};

							pinmux_P8_21_gpio_pin {
								pinctrl-single,pins = <0x80 0x2f>;
								phandle = <0xb2>;
							};

							pinmux_P8_21_gpio_pu_pin {
								pinctrl-single,pins = <0x80 0x37>;
								phandle = <0xb3>;
							};

							pinmux_P8_21_gpio_pd_pin {
								pinctrl-single,pins = <0x80 0x27>;
								phandle = <0xb4>;
							};

							pinmux_P8_21_pruout_pin {
								pinctrl-single,pins = <0x80 0x25>;
								phandle = <0xb5>;
							};

							pinmux_P8_21_pruin_pin {
								pinctrl-single,pins = <0x80 0x2e>;
								phandle = <0xb6>;
							};

							pinmux_P8_22_default_pin {
								pinctrl-single,pins = <0x14 0x27>;
								phandle = <0xb7>;
							};

							pinmux_P8_22_gpio_pin {
								pinctrl-single,pins = <0x14 0x2f>;
								phandle = <0xb8>;
							};

							pinmux_P8_22_gpio_pu_pin {
								pinctrl-single,pins = <0x14 0x37>;
								phandle = <0xb9>;
							};

							pinmux_P8_22_gpio_pd_pin {
								pinctrl-single,pins = <0x14 0x27>;
								phandle = <0xba>;
							};

							pinmux_P8_23_default_pin {
								pinctrl-single,pins = <0x10 0x27>;
								phandle = <0xbb>;
							};

							pinmux_P8_23_gpio_pin {
								pinctrl-single,pins = <0x10 0x2f>;
								phandle = <0xbc>;
							};

							pinmux_P8_23_gpio_pu_pin {
								pinctrl-single,pins = <0x10 0x37>;
								phandle = <0xbd>;
							};

							pinmux_P8_23_gpio_pd_pin {
								pinctrl-single,pins = <0x10 0x27>;
								phandle = <0xbe>;
							};

							pinmux_P8_24_default_pin {
								pinctrl-single,pins = <0x04 0x27>;
								phandle = <0xbf>;
							};

							pinmux_P8_24_gpio_pin {
								pinctrl-single,pins = <0x04 0x2f>;
								phandle = <0xc0>;
							};

							pinmux_P8_24_gpio_pu_pin {
								pinctrl-single,pins = <0x04 0x37>;
								phandle = <0xc1>;
							};

							pinmux_P8_24_gpio_pd_pin {
								pinctrl-single,pins = <0x04 0x27>;
								phandle = <0xc2>;
							};

							pinmux_P8_25_default_pin {
								pinctrl-single,pins = <0x00 0x27>;
								phandle = <0xc3>;
							};

							pinmux_P8_25_gpio_pin {
								pinctrl-single,pins = <0x00 0x2f>;
								phandle = <0xc4>;
							};

							pinmux_P8_25_gpio_pu_pin {
								pinctrl-single,pins = <0x00 0x37>;
								phandle = <0xc5>;
							};

							pinmux_P8_25_gpio_pd_pin {
								pinctrl-single,pins = <0x00 0x27>;
								phandle = <0xc6>;
							};

							pinmux_P8_26_default_pin {
								pinctrl-single,pins = <0x7c 0x37>;
								phandle = <0xc7>;
							};

							pinmux_P8_26_gpio_pin {
								pinctrl-single,pins = <0x7c 0x2f>;
								phandle = <0xc8>;
							};

							pinmux_P8_26_gpio_pu_pin {
								pinctrl-single,pins = <0x7c 0x37>;
								phandle = <0xc9>;
							};

							pinmux_P8_26_gpio_pd_pin {
								pinctrl-single,pins = <0x7c 0x27>;
								phandle = <0xca>;
							};

							pinmux_P8_27_default_pin {
								pinctrl-single,pins = <0xe0 0x27>;
								phandle = <0xcb>;
							};

							pinmux_P8_27_gpio_pin {
								pinctrl-single,pins = <0xe0 0x2f>;
								phandle = <0xcc>;
							};

							pinmux_P8_27_gpio_pu_pin {
								pinctrl-single,pins = <0xe0 0x37>;
								phandle = <0xcd>;
							};

							pinmux_P8_27_gpio_pd_pin {
								pinctrl-single,pins = <0xe0 0x27>;
								phandle = <0xce>;
							};

							pinmux_P8_27_pruout_pin {
								pinctrl-single,pins = <0xe0 0x25>;
								phandle = <0xcf>;
							};

							pinmux_P8_27_pruin_pin {
								pinctrl-single,pins = <0xe0 0x2e>;
								phandle = <0xd0>;
							};

							pinmux_P8_28_default_pin {
								pinctrl-single,pins = <0xe8 0x27>;
								phandle = <0xd1>;
							};

							pinmux_P8_28_gpio_pin {
								pinctrl-single,pins = <0xe8 0x2f>;
								phandle = <0xd2>;
							};

							pinmux_P8_28_gpio_pu_pin {
								pinctrl-single,pins = <0xe8 0x37>;
								phandle = <0xd3>;
							};

							pinmux_P8_28_gpio_pd_pin {
								pinctrl-single,pins = <0xe8 0x27>;
								phandle = <0xd4>;
							};

							pinmux_P8_28_pruout_pin {
								pinctrl-single,pins = <0xe8 0x25>;
								phandle = <0xd5>;
							};

							pinmux_P8_28_pruin_pin {
								pinctrl-single,pins = <0xe8 0x2e>;
								phandle = <0xd6>;
							};

							pinmux_P8_29_default_pin {
								pinctrl-single,pins = <0xe4 0x27>;
								phandle = <0xd7>;
							};

							pinmux_P8_29_gpio_pin {
								pinctrl-single,pins = <0xe4 0x2f>;
								phandle = <0xd8>;
							};

							pinmux_P8_29_gpio_pu_pin {
								pinctrl-single,pins = <0xe4 0x37>;
								phandle = <0xd9>;
							};

							pinmux_P8_29_gpio_pd_pin {
								pinctrl-single,pins = <0xe4 0x27>;
								phandle = <0xda>;
							};

							pinmux_P8_29_pruout_pin {
								pinctrl-single,pins = <0xe4 0x25>;
								phandle = <0xdb>;
							};

							pinmux_P8_29_pruin_pin {
								pinctrl-single,pins = <0xe4 0x2e>;
								phandle = <0xdc>;
							};

							pinmux_P8_30_default_pin {
								pinctrl-single,pins = <0xec 0x27>;
								phandle = <0xdd>;
							};

							pinmux_P8_30_gpio_pin {
								pinctrl-single,pins = <0xec 0x2f>;
								phandle = <0xde>;
							};

							pinmux_P8_30_gpio_pu_pin {
								pinctrl-single,pins = <0xec 0x37>;
								phandle = <0xdf>;
							};

							pinmux_P8_30_gpio_pd_pin {
								pinctrl-single,pins = <0xec 0x27>;
								phandle = <0xe0>;
							};

							pinmux_P8_30_pruout_pin {
								pinctrl-single,pins = <0xec 0x25>;
								phandle = <0xe1>;
							};

							pinmux_P8_30_pruin_pin {
								pinctrl-single,pins = <0xec 0x2e>;
								phandle = <0xe2>;
							};

							pinmux_P8_31_default_pin {
								pinctrl-single,pins = <0xd8 0x27>;
								phandle = <0xe3>;
							};

							pinmux_P8_31_gpio_pin {
								pinctrl-single,pins = <0xd8 0x2f>;
								phandle = <0xe4>;
							};

							pinmux_P8_31_gpio_pu_pin {
								pinctrl-single,pins = <0xd8 0x37>;
								phandle = <0xe5>;
							};

							pinmux_P8_31_gpio_pd_pin {
								pinctrl-single,pins = <0xd8 0x27>;
								phandle = <0xe6>;
							};

							pinmux_P8_31_eqep_pin {
								pinctrl-single,pins = <0xd8 0x32>;
								phandle = <0xe8>;
							};

							pinmux_P8_31_uart_pin {
								pinctrl-single,pins = <0xd8 0x34>;
								phandle = <0xe7>;
							};

							pinmux_P8_32_default_pin {
								pinctrl-single,pins = <0xdc 0x27>;
								phandle = <0xe9>;
							};

							pinmux_P8_32_gpio_pin {
								pinctrl-single,pins = <0xdc 0x2f>;
								phandle = <0xea>;
							};

							pinmux_P8_32_gpio_pu_pin {
								pinctrl-single,pins = <0xdc 0x37>;
								phandle = <0xeb>;
							};

							pinmux_P8_32_gpio_pd_pin {
								pinctrl-single,pins = <0xdc 0x27>;
								phandle = <0xec>;
							};

							pinmux_P8_32_eqep_pin {
								pinctrl-single,pins = <0xdc 0x32>;
								phandle = <0xed>;
							};

							pinmux_P8_33_default_pin {
								pinctrl-single,pins = <0xd4 0x27>;
								phandle = <0xee>;
							};

							pinmux_P8_33_gpio_pin {
								pinctrl-single,pins = <0xd4 0x2f>;
								phandle = <0xef>;
							};

							pinmux_P8_33_gpio_pu_pin {
								pinctrl-single,pins = <0xd4 0x37>;
								phandle = <0xf0>;
							};

							pinmux_P8_33_gpio_pd_pin {
								pinctrl-single,pins = <0xd4 0x27>;
								phandle = <0xf1>;
							};

							pinmux_P8_33_eqep_pin {
								pinctrl-single,pins = <0xd4 0x32>;
								phandle = <0xf2>;
							};

							pinmux_P8_34_default_pin {
								pinctrl-single,pins = <0xcc 0x27>;
								phandle = <0xf3>;
							};

							pinmux_P8_34_gpio_pin {
								pinctrl-single,pins = <0xcc 0x2f>;
								phandle = <0xf4>;
							};

							pinmux_P8_34_gpio_pu_pin {
								pinctrl-single,pins = <0xcc 0x37>;
								phandle = <0xf5>;
							};

							pinmux_P8_34_gpio_pd_pin {
								pinctrl-single,pins = <0xcc 0x27>;
								phandle = <0xf6>;
							};

							pinmux_P8_34_pwm_pin {
								pinctrl-single,pins = <0xcc 0x22>;
								phandle = <0xf7>;
							};

							pinmux_P8_35_default_pin {
								pinctrl-single,pins = <0xd0 0x27>;
								phandle = <0xf8>;
							};

							pinmux_P8_35_gpio_pin {
								pinctrl-single,pins = <0xd0 0x2f>;
								phandle = <0xf9>;
							};

							pinmux_P8_35_gpio_pu_pin {
								pinctrl-single,pins = <0xd0 0x37>;
								phandle = <0xfa>;
							};

							pinmux_P8_35_gpio_pd_pin {
								pinctrl-single,pins = <0xd0 0x27>;
								phandle = <0xfb>;
							};

							pinmux_P8_35_eqep_pin {
								pinctrl-single,pins = <0xd0 0x32>;
								phandle = <0xfc>;
							};

							pinmux_P8_36_default_pin {
								pinctrl-single,pins = <0xc8 0x27>;
								phandle = <0xfd>;
							};

							pinmux_P8_36_gpio_pin {
								pinctrl-single,pins = <0xc8 0x2f>;
								phandle = <0xfe>;
							};

							pinmux_P8_36_gpio_pu_pin {
								pinctrl-single,pins = <0xc8 0x37>;
								phandle = <0xff>;
							};

							pinmux_P8_36_gpio_pd_pin {
								pinctrl-single,pins = <0xc8 0x27>;
								phandle = <0x100>;
							};

							pinmux_P8_36_pwm_pin {
								pinctrl-single,pins = <0xc8 0x22>;
								phandle = <0x101>;
							};

							pinmux_P8_37_default_pin {
								pinctrl-single,pins = <0xc0 0x27>;
								phandle = <0x102>;
							};

							pinmux_P8_37_gpio_pin {
								pinctrl-single,pins = <0xc0 0x2f>;
								phandle = <0x103>;
							};

							pinmux_P8_37_gpio_pu_pin {
								pinctrl-single,pins = <0xc0 0x37>;
								phandle = <0x104>;
							};

							pinmux_P8_37_gpio_pd_pin {
								pinctrl-single,pins = <0xc0 0x27>;
								phandle = <0x105>;
							};

							pinmux_P8_37_pwm_pin {
								pinctrl-single,pins = <0xc0 0x22>;
								phandle = <0x107>;
							};

							pinmux_P8_37_uart_pin {
								pinctrl-single,pins = <0xc0 0x34>;
								phandle = <0x106>;
							};

							pinmux_P8_38_default_pin {
								pinctrl-single,pins = <0xc4 0x27>;
								phandle = <0x108>;
							};

							pinmux_P8_38_gpio_pin {
								pinctrl-single,pins = <0xc4 0x2f>;
								phandle = <0x109>;
							};

							pinmux_P8_38_gpio_pu_pin {
								pinctrl-single,pins = <0xc4 0x37>;
								phandle = <0x10a>;
							};

							pinmux_P8_38_gpio_pd_pin {
								pinctrl-single,pins = <0xc4 0x27>;
								phandle = <0x10b>;
							};

							pinmux_P8_38_pwm_pin {
								pinctrl-single,pins = <0xc4 0x22>;
								phandle = <0x10d>;
							};

							pinmux_P8_38_uart_pin {
								pinctrl-single,pins = <0xc4 0x34>;
								phandle = <0x10c>;
							};

							pinmux_P8_39_default_pin {
								pinctrl-single,pins = <0xb8 0x27>;
								phandle = <0x10e>;
							};

							pinmux_P8_39_gpio_pin {
								pinctrl-single,pins = <0xb8 0x2f>;
								phandle = <0x10f>;
							};

							pinmux_P8_39_gpio_pu_pin {
								pinctrl-single,pins = <0xb8 0x37>;
								phandle = <0x110>;
							};

							pinmux_P8_39_gpio_pd_pin {
								pinctrl-single,pins = <0xb8 0x27>;
								phandle = <0x111>;
							};

							pinmux_P8_39_eqep_pin {
								pinctrl-single,pins = <0xb8 0x33>;
								phandle = <0x112>;
							};

							pinmux_P8_39_pruout_pin {
								pinctrl-single,pins = <0xb8 0x25>;
								phandle = <0x113>;
							};

							pinmux_P8_39_pruin_pin {
								pinctrl-single,pins = <0xb8 0x2e>;
								phandle = <0x114>;
							};

							pinmux_P8_40_default_pin {
								pinctrl-single,pins = <0xbc 0x27>;
								phandle = <0x115>;
							};

							pinmux_P8_40_gpio_pin {
								pinctrl-single,pins = <0xbc 0x2f>;
								phandle = <0x116>;
							};

							pinmux_P8_40_gpio_pu_pin {
								pinctrl-single,pins = <0xbc 0x37>;
								phandle = <0x117>;
							};

							pinmux_P8_40_gpio_pd_pin {
								pinctrl-single,pins = <0xbc 0x27>;
								phandle = <0x118>;
							};

							pinmux_P8_40_eqep_pin {
								pinctrl-single,pins = <0xbc 0x33>;
								phandle = <0x119>;
							};

							pinmux_P8_40_pruout_pin {
								pinctrl-single,pins = <0xbc 0x25>;
								phandle = <0x11a>;
							};

							pinmux_P8_40_pruin_pin {
								pinctrl-single,pins = <0xbc 0x2e>;
								phandle = <0x11b>;
							};

							pinmux_P8_41_default_pin {
								pinctrl-single,pins = <0xb0 0x27>;
								phandle = <0x11c>;
							};

							pinmux_P8_41_gpio_pin {
								pinctrl-single,pins = <0xb0 0x2f>;
								phandle = <0x11d>;
							};

							pinmux_P8_41_gpio_pu_pin {
								pinctrl-single,pins = <0xb0 0x37>;
								phandle = <0x11e>;
							};

							pinmux_P8_41_gpio_pd_pin {
								pinctrl-single,pins = <0xb0 0x27>;
								phandle = <0x11f>;
							};

							pinmux_P8_41_eqep_pin {
								pinctrl-single,pins = <0xb0 0x33>;
								phandle = <0x120>;
							};

							pinmux_P8_41_pruout_pin {
								pinctrl-single,pins = <0xb0 0x25>;
								phandle = <0x121>;
							};

							pinmux_P8_41_pruin_pin {
								pinctrl-single,pins = <0xb0 0x2e>;
								phandle = <0x122>;
							};

							pinmux_P8_42_default_pin {
								pinctrl-single,pins = <0xb4 0x27>;
								phandle = <0x123>;
							};

							pinmux_P8_42_gpio_pin {
								pinctrl-single,pins = <0xb4 0x2f>;
								phandle = <0x124>;
							};

							pinmux_P8_42_gpio_pu_pin {
								pinctrl-single,pins = <0xb4 0x37>;
								phandle = <0x125>;
							};

							pinmux_P8_42_gpio_pd_pin {
								pinctrl-single,pins = <0xb4 0x27>;
								phandle = <0x126>;
							};

							pinmux_P8_42_eqep_pin {
								pinctrl-single,pins = <0xb4 0x33>;
								phandle = <0x127>;
							};

							pinmux_P8_42_pruout_pin {
								pinctrl-single,pins = <0xb4 0x25>;
								phandle = <0x128>;
							};

							pinmux_P8_42_pruin_pin {
								pinctrl-single,pins = <0xb4 0x2e>;
								phandle = <0x129>;
							};

							pinmux_P8_43_default_pin {
								pinctrl-single,pins = <0xa8 0x27>;
								phandle = <0x12a>;
							};

							pinmux_P8_43_gpio_pin {
								pinctrl-single,pins = <0xa8 0x2f>;
								phandle = <0x12b>;
							};

							pinmux_P8_43_gpio_pu_pin {
								pinctrl-single,pins = <0xa8 0x37>;
								phandle = <0x12c>;
							};

							pinmux_P8_43_gpio_pd_pin {
								pinctrl-single,pins = <0xa8 0x27>;
								phandle = <0x12d>;
							};

							pinmux_P8_43_pwm_pin {
								pinctrl-single,pins = <0xa8 0x23>;
								phandle = <0x12e>;
							};

							pinmux_P8_43_pruout_pin {
								pinctrl-single,pins = <0xa8 0x25>;
								phandle = <0x12f>;
							};

							pinmux_P8_43_pruin_pin {
								pinctrl-single,pins = <0xa8 0x2e>;
								phandle = <0x130>;
							};

							pinmux_P8_44_default_pin {
								pinctrl-single,pins = <0xac 0x27>;
								phandle = <0x131>;
							};

							pinmux_P8_44_gpio_pin {
								pinctrl-single,pins = <0xac 0x2f>;
								phandle = <0x132>;
							};

							pinmux_P8_44_gpio_pu_pin {
								pinctrl-single,pins = <0xac 0x37>;
								phandle = <0x133>;
							};

							pinmux_P8_44_gpio_pd_pin {
								pinctrl-single,pins = <0xac 0x27>;
								phandle = <0x134>;
							};

							pinmux_P8_44_pwm_pin {
								pinctrl-single,pins = <0xac 0x23>;
								phandle = <0x135>;
							};

							pinmux_P8_44_pruout_pin {
								pinctrl-single,pins = <0xac 0x25>;
								phandle = <0x136>;
							};

							pinmux_P8_44_pruin_pin {
								pinctrl-single,pins = <0xac 0x2e>;
								phandle = <0x137>;
							};

							pinmux_P8_45_default_pin {
								pinctrl-single,pins = <0xa0 0x27>;
								phandle = <0x138>;
							};

							pinmux_P8_45_gpio_pin {
								pinctrl-single,pins = <0xa0 0x2f>;
								phandle = <0x139>;
							};

							pinmux_P8_45_gpio_pu_pin {
								pinctrl-single,pins = <0xa0 0x37>;
								phandle = <0x13a>;
							};

							pinmux_P8_45_gpio_pd_pin {
								pinctrl-single,pins = <0xa0 0x27>;
								phandle = <0x13b>;
							};

							pinmux_P8_45_pwm_pin {
								pinctrl-single,pins = <0xa0 0x23>;
								phandle = <0x13c>;
							};

							pinmux_P8_45_pruout_pin {
								pinctrl-single,pins = <0xa0 0x25>;
								phandle = <0x13d>;
							};

							pinmux_P8_45_pruin_pin {
								pinctrl-single,pins = <0xa0 0x2e>;
								phandle = <0x13e>;
							};

							pinmux_P8_46_default_pin {
								pinctrl-single,pins = <0xa4 0x27>;
								phandle = <0x13f>;
							};

							pinmux_P8_46_gpio_pin {
								pinctrl-single,pins = <0xa4 0x2f>;
								phandle = <0x140>;
							};

							pinmux_P8_46_gpio_pu_pin {
								pinctrl-single,pins = <0xa4 0x37>;
								phandle = <0x141>;
							};

							pinmux_P8_46_gpio_pd_pin {
								pinctrl-single,pins = <0xa4 0x27>;
								phandle = <0x142>;
							};

							pinmux_P8_46_pwm_pin {
								pinctrl-single,pins = <0xa4 0x23>;
								phandle = <0x143>;
							};

							pinmux_P8_46_pruout_pin {
								pinctrl-single,pins = <0xa4 0x25>;
								phandle = <0x144>;
							};

							pinmux_P8_46_pruin_pin {
								pinctrl-single,pins = <0xa4 0x2e>;
								phandle = <0x145>;
							};

							pinmux_P9_11_default_pin {
								pinctrl-single,pins = <0x70 0x37>;
								phandle = <0x146>;
							};

							pinmux_P9_11_gpio_pin {
								pinctrl-single,pins = <0x70 0x2f>;
								phandle = <0x147>;
							};

							pinmux_P9_11_gpio_pu_pin {
								pinctrl-single,pins = <0x70 0x37>;
								phandle = <0x148>;
							};

							pinmux_P9_11_gpio_pd_pin {
								pinctrl-single,pins = <0x70 0x27>;
								phandle = <0x149>;
							};

							pinmux_P9_11_uart_pin {
								pinctrl-single,pins = <0x70 0x36>;
								phandle = <0x14a>;
							};

							pinmux_P9_12_default_pin {
								pinctrl-single,pins = <0x78 0x37>;
								phandle = <0x14b>;
							};

							pinmux_P9_12_gpio_pin {
								pinctrl-single,pins = <0x78 0x2f>;
								phandle = <0x14c>;
							};

							pinmux_P9_12_gpio_pu_pin {
								pinctrl-single,pins = <0x78 0x37>;
								phandle = <0x14d>;
							};

							pinmux_P9_12_gpio_pd_pin {
								pinctrl-single,pins = <0x78 0x27>;
								phandle = <0x14e>;
							};

							pinmux_P9_13_default_pin {
								pinctrl-single,pins = <0x74 0x37>;
								phandle = <0x14f>;
							};

							pinmux_P9_13_gpio_pin {
								pinctrl-single,pins = <0x74 0x2f>;
								phandle = <0x150>;
							};

							pinmux_P9_13_gpio_pu_pin {
								pinctrl-single,pins = <0x74 0x37>;
								phandle = <0x151>;
							};

							pinmux_P9_13_gpio_pd_pin {
								pinctrl-single,pins = <0x74 0x27>;
								phandle = <0x152>;
							};

							pinmux_P9_13_uart_pin {
								pinctrl-single,pins = <0x74 0x36>;
								phandle = <0x153>;
							};

							pinmux_P9_14_default_pin {
								pinctrl-single,pins = <0x48 0x27>;
								phandle = <0x154>;
							};

							pinmux_P9_14_gpio_pin {
								pinctrl-single,pins = <0x48 0x2f>;
								phandle = <0x155>;
							};

							pinmux_P9_14_gpio_pu_pin {
								pinctrl-single,pins = <0x48 0x37>;
								phandle = <0x156>;
							};

							pinmux_P9_14_gpio_pd_pin {
								pinctrl-single,pins = <0x48 0x27>;
								phandle = <0x157>;
							};

							pinmux_P9_14_pwm_pin {
								pinctrl-single,pins = <0x48 0x26>;
								phandle = <0x158>;
							};

							pinmux_P9_15_default_pin {
								pinctrl-single,pins = <0x40 0x27>;
								phandle = <0x159>;
							};

							pinmux_P9_15_gpio_pin {
								pinctrl-single,pins = <0x40 0x2f>;
								phandle = <0x15a>;
							};

							pinmux_P9_15_gpio_pu_pin {
								pinctrl-single,pins = <0x40 0x37>;
								phandle = <0x15b>;
							};

							pinmux_P9_15_gpio_pd_pin {
								pinctrl-single,pins = <0x40 0x27>;
								phandle = <0x15c>;
							};

							pinmux_P9_15_pwm_pin {
								pinctrl-single,pins = <0x40 0x26>;
								phandle = <0x15d>;
							};

							pinmux_P9_16_default_pin {
								pinctrl-single,pins = <0x4c 0x27>;
								phandle = <0x15e>;
							};

							pinmux_P9_16_gpio_pin {
								pinctrl-single,pins = <0x4c 0x2f>;
								phandle = <0x15f>;
							};

							pinmux_P9_16_gpio_pu_pin {
								pinctrl-single,pins = <0x4c 0x37>;
								phandle = <0x160>;
							};

							pinmux_P9_16_gpio_pd_pin {
								pinctrl-single,pins = <0x4c 0x27>;
								phandle = <0x161>;
							};

							pinmux_P9_16_pwm_pin {
								pinctrl-single,pins = <0x4c 0x26>;
								phandle = <0x162>;
							};

							pinmux_P9_17_default_pin {
								pinctrl-single,pins = <0x15c 0x37>;
								phandle = <0x163>;
							};

							pinmux_P9_17_gpio_pin {
								pinctrl-single,pins = <0x15c 0x2f>;
								phandle = <0x164>;
							};

							pinmux_P9_17_gpio_pu_pin {
								pinctrl-single,pins = <0x15c 0x37>;
								phandle = <0x165>;
							};

							pinmux_P9_17_gpio_pd_pin {
								pinctrl-single,pins = <0x15c 0x27>;
								phandle = <0x166>;
							};

							pinmux_P9_17_spi_cs_pin {
								pinctrl-single,pins = <0x15c 0x30>;
								phandle = <0x167>;
							};

							pinmux_P9_17_i2c_pin {
								pinctrl-single,pins = <0x15c 0x32>;
								phandle = <0x168>;
							};

							pinmux_P9_17_pwm_pin {
								pinctrl-single,pins = <0x15c 0x23>;
								phandle = <0x169>;
							};

							pinmux_P9_17_pru_uart_pin {
								pinctrl-single,pins = <0x15c 0x34>;
								phandle = <0x16a>;
							};

							pinmux_P9_18_default_pin {
								pinctrl-single,pins = <0x158 0x37>;
								phandle = <0x16b>;
							};

							pinmux_P9_18_gpio_pin {
								pinctrl-single,pins = <0x158 0x2f>;
								phandle = <0x16c>;
							};

							pinmux_P9_18_gpio_pu_pin {
								pinctrl-single,pins = <0x158 0x37>;
								phandle = <0x16d>;
							};

							pinmux_P9_18_gpio_pd_pin {
								pinctrl-single,pins = <0x158 0x27>;
								phandle = <0x16e>;
							};

							pinmux_P9_18_spi_pin {
								pinctrl-single,pins = <0x158 0x30>;
								phandle = <0x16f>;
							};

							pinmux_P9_18_i2c_pin {
								pinctrl-single,pins = <0x158 0x32>;
								phandle = <0x170>;
							};

							pinmux_P9_18_pwm_pin {
								pinctrl-single,pins = <0x158 0x23>;
								phandle = <0x171>;
							};

							pinmux_P9_18_pru_uart_pin {
								pinctrl-single,pins = <0x158 0x34>;
								phandle = <0x172>;
							};

							pinmux_P9_19_default_pin {
								pinctrl-single,pins = <0x17c 0x33>;
								phandle = <0x173>;
							};

							pinmux_P9_19_gpio_pin {
								pinctrl-single,pins = <0x17c 0x2f>;
								phandle = <0x174>;
							};

							pinmux_P9_19_gpio_pu_pin {
								pinctrl-single,pins = <0x17c 0x37>;
								phandle = <0x175>;
							};

							pinmux_P9_19_gpio_pd_pin {
								pinctrl-single,pins = <0x17c 0x27>;
								phandle = <0x176>;
							};

							pinmux_P9_19_timer_pin {
								pinctrl-single,pins = <0x17c 0x31>;
								phandle = <0x17b>;
							};

							pinmux_P9_19_can_pin {
								pinctrl-single,pins = <0x17c 0x32>;
								phandle = <0x178>;
							};

							pinmux_P9_19_i2c_pin {
								pinctrl-single,pins = <0x17c 0x33>;
								phandle = <0x179>;
							};

							pinmux_P9_19_spi_cs_pin {
								pinctrl-single,pins = <0x17c 0x34>;
								phandle = <0x177>;
							};

							pinmux_P9_19_pru_uart_pin {
								pinctrl-single,pins = <0x17c 0x35>;
								phandle = <0x17a>;
							};

							pinmux_P9_20_default_pin {
								pinctrl-single,pins = <0x178 0x33>;
								phandle = <0x17c>;
							};

							pinmux_P9_20_gpio_pin {
								pinctrl-single,pins = <0x178 0x2f>;
								phandle = <0x17d>;
							};

							pinmux_P9_20_gpio_pu_pin {
								pinctrl-single,pins = <0x178 0x37>;
								phandle = <0x17e>;
							};

							pinmux_P9_20_gpio_pd_pin {
								pinctrl-single,pins = <0x178 0x27>;
								phandle = <0x17f>;
							};

							pinmux_P9_20_timer_pin {
								pinctrl-single,pins = <0x178 0x31>;
								phandle = <0x184>;
							};

							pinmux_P9_20_can_pin {
								pinctrl-single,pins = <0x178 0x12>;
								phandle = <0x181>;
							};

							pinmux_P9_20_i2c_pin {
								pinctrl-single,pins = <0x178 0x33>;
								phandle = <0x182>;
							};

							pinmux_P9_20_spi_cs_pin {
								pinctrl-single,pins = <0x178 0x34>;
								phandle = <0x180>;
							};

							pinmux_P9_20_pru_uart_pin {
								pinctrl-single,pins = <0x178 0x35>;
								phandle = <0x183>;
							};

							pinmux_P9_21_default_pin {
								pinctrl-single,pins = <0x154 0x37>;
								phandle = <0x185>;
							};

							pinmux_P9_21_gpio_pin {
								pinctrl-single,pins = <0x154 0x2f>;
								phandle = <0x186>;
							};

							pinmux_P9_21_gpio_pu_pin {
								pinctrl-single,pins = <0x154 0x37>;
								phandle = <0x187>;
							};

							pinmux_P9_21_gpio_pd_pin {
								pinctrl-single,pins = <0x154 0x27>;
								phandle = <0x188>;
							};

							pinmux_P9_21_spi_pin {
								pinctrl-single,pins = <0x154 0x30>;
								phandle = <0x189>;
							};

							pinmux_P9_21_uart_pin {
								pinctrl-single,pins = <0x154 0x31>;
								phandle = <0x18a>;
							};

							pinmux_P9_21_i2c_pin {
								pinctrl-single,pins = <0x154 0x32>;
								phandle = <0x18b>;
							};

							pinmux_P9_21_pwm_pin {
								pinctrl-single,pins = <0x154 0x23>;
								phandle = <0x18c>;
							};

							pinmux_P9_21_pru_uart_pin {
								pinctrl-single,pins = <0x154 0x34>;
								phandle = <0x18d>;
							};

							pinmux_P9_22_default_pin {
								pinctrl-single,pins = <0x150 0x37>;
								phandle = <0x18e>;
							};

							pinmux_P9_22_gpio_pin {
								pinctrl-single,pins = <0x150 0x2f>;
								phandle = <0x18f>;
							};

							pinmux_P9_22_gpio_pu_pin {
								pinctrl-single,pins = <0x150 0x37>;
								phandle = <0x190>;
							};

							pinmux_P9_22_gpio_pd_pin {
								pinctrl-single,pins = <0x150 0x27>;
								phandle = <0x191>;
							};

							pinmux_P9_22_spi_sclk_pin {
								pinctrl-single,pins = <0x150 0x30>;
								phandle = <0x192>;
							};

							pinmux_P9_22_uart_pin {
								pinctrl-single,pins = <0x150 0x31>;
								phandle = <0x193>;
							};

							pinmux_P9_22_i2c_pin {
								pinctrl-single,pins = <0x150 0x32>;
								phandle = <0x194>;
							};

							pinmux_P9_22_pwm_pin {
								pinctrl-single,pins = <0x150 0x23>;
								phandle = <0x195>;
							};

							pinmux_P9_22_pru_uart_pin {
								pinctrl-single,pins = <0x150 0x34>;
								phandle = <0x196>;
							};

							pinmux_P9_23_default_pin {
								pinctrl-single,pins = <0x44 0x27>;
								phandle = <0x197>;
							};

							pinmux_P9_23_gpio_pin {
								pinctrl-single,pins = <0x44 0x2f>;
								phandle = <0x198>;
							};

							pinmux_P9_23_gpio_pu_pin {
								pinctrl-single,pins = <0x44 0x37>;
								phandle = <0x199>;
							};

							pinmux_P9_23_gpio_pd_pin {
								pinctrl-single,pins = <0x44 0x27>;
								phandle = <0x19a>;
							};

							pinmux_P9_23_pwm_pin {
								pinctrl-single,pins = <0x44 0x26>;
								phandle = <0x19b>;
							};

							pinmux_P9_24_default_pin {
								pinctrl-single,pins = <0x184 0x37>;
								phandle = <0x19c>;
							};

							pinmux_P9_24_gpio_pin {
								pinctrl-single,pins = <0x184 0x2f>;
								phandle = <0x19d>;
							};

							pinmux_P9_24_gpio_pu_pin {
								pinctrl-single,pins = <0x184 0x37>;
								phandle = <0x19e>;
							};

							pinmux_P9_24_gpio_pd_pin {
								pinctrl-single,pins = <0x184 0x27>;
								phandle = <0x19f>;
							};

							pinmux_P9_24_uart_pin {
								pinctrl-single,pins = <0x184 0x30>;
								phandle = <0x1a0>;
							};

							pinmux_P9_24_can_pin {
								pinctrl-single,pins = <0x184 0x32>;
								phandle = <0x1a1>;
							};

							pinmux_P9_24_i2c_pin {
								pinctrl-single,pins = <0x184 0x33>;
								phandle = <0x1a2>;
							};

							pinmux_P9_24_pru_uart_pin {
								pinctrl-single,pins = <0x184 0x35>;
								phandle = <0x1a3>;
							};

							pinmux_P9_24_pruin_pin {
								pinctrl-single,pins = <0x184 0x2e>;
								phandle = <0x1a4>;
							};

							pinmux_P9_25_default_pin {
								pinctrl-single,pins = <0x1ac 0x27>;
								phandle = <0x1a5>;
							};

							pinmux_P9_25_gpio_pin {
								pinctrl-single,pins = <0x1ac 0x2f>;
								phandle = <0x1a6>;
							};

							pinmux_P9_25_gpio_pu_pin {
								pinctrl-single,pins = <0x1ac 0x37>;
								phandle = <0x1a7>;
							};

							pinmux_P9_25_gpio_pd_pin {
								pinctrl-single,pins = <0x1ac 0x27>;
								phandle = <0x1a8>;
							};

							pinmux_P9_25_eqep_pin {
								pinctrl-single,pins = <0x1ac 0x31>;
								phandle = <0x1a9>;
							};

							pinmux_P9_25_pruout_pin {
								pinctrl-single,pins = <0x1ac 0x25>;
								phandle = <0x1aa>;
							};

							pinmux_P9_25_pruin_pin {
								pinctrl-single,pins = <0x1ac 0x2e>;
								phandle = <0x1ab>;
							};

							pinmux_P9_26_default_pin {
								pinctrl-single,pins = <0x180 0x37>;
								phandle = <0x1ac>;
							};

							pinmux_P9_26_gpio_pin {
								pinctrl-single,pins = <0x180 0x2f>;
								phandle = <0x1ad>;
							};

							pinmux_P9_26_gpio_pu_pin {
								pinctrl-single,pins = <0x180 0x37>;
								phandle = <0x1ae>;
							};

							pinmux_P9_26_gpio_pd_pin {
								pinctrl-single,pins = <0x180 0x27>;
								phandle = <0x1af>;
							};

							pinmux_P9_26_uart_pin {
								pinctrl-single,pins = <0x180 0x30>;
								phandle = <0x1b0>;
							};

							pinmux_P9_26_can_pin {
								pinctrl-single,pins = <0x180 0x12>;
								phandle = <0x1b1>;
							};

							pinmux_P9_26_i2c_pin {
								pinctrl-single,pins = <0x180 0x33>;
								phandle = <0x1b2>;
							};

							pinmux_P9_26_pru_uart_pin {
								pinctrl-single,pins = <0x180 0x35>;
								phandle = <0x1b3>;
							};

							pinmux_P9_26_pruin_pin {
								pinctrl-single,pins = <0x180 0x2e>;
								phandle = <0x1b4>;
							};

							pinmux_P9_27_default_pin {
								pinctrl-single,pins = <0x1a4 0x27>;
								phandle = <0x1b5>;
							};

							pinmux_P9_27_gpio_pin {
								pinctrl-single,pins = <0x1a4 0x2f>;
								phandle = <0x1b6>;
							};

							pinmux_P9_27_gpio_pu_pin {
								pinctrl-single,pins = <0x1a4 0x37>;
								phandle = <0x1b7>;
							};

							pinmux_P9_27_gpio_pd_pin {
								pinctrl-single,pins = <0x1a4 0x27>;
								phandle = <0x1b8>;
							};

							pinmux_P9_27_eqep_pin {
								pinctrl-single,pins = <0x1a4 0x31>;
								phandle = <0x1b9>;
							};

							pinmux_P9_27_pruout_pin {
								pinctrl-single,pins = <0x1a4 0x25>;
								phandle = <0x1ba>;
							};

							pinmux_P9_27_pruin_pin {
								pinctrl-single,pins = <0x1a4 0x2e>;
								phandle = <0x1bb>;
							};

							pinmux_P9_28_default_pin {
								pinctrl-single,pins = <0x19c 0x27>;
								phandle = <0x1bc>;
							};

							pinmux_P9_28_gpio_pin {
								pinctrl-single,pins = <0x19c 0x2f>;
								phandle = <0x1bd>;
							};

							pinmux_P9_28_gpio_pu_pin {
								pinctrl-single,pins = <0x19c 0x37>;
								phandle = <0x1be>;
							};

							pinmux_P9_28_gpio_pd_pin {
								pinctrl-single,pins = <0x19c 0x27>;
								phandle = <0x1bf>;
							};

							pinmux_P9_28_pwm_pin {
								pinctrl-single,pins = <0x19c 0x21>;
								phandle = <0x1c1>;
							};

							pinmux_P9_28_spi_cs_pin {
								pinctrl-single,pins = <0x19c 0x33>;
								phandle = <0x1c0>;
							};

							pinmux_P9_28_pwm2_pin {
								pinctrl-single,pins = <0x19c 0x24>;
								phandle = <0x1c2>;
							};

							pinmux_P9_28_pruout_pin {
								pinctrl-single,pins = <0x19c 0x25>;
								phandle = <0x1c3>;
							};

							pinmux_P9_28_pruin_pin {
								pinctrl-single,pins = <0x19c 0x2e>;
								phandle = <0x1c4>;
							};

							pinmux_P9_29_default_pin {
								pinctrl-single,pins = <0x194 0x27>;
								phandle = <0x1c5>;
							};

							pinmux_P9_29_gpio_pin {
								pinctrl-single,pins = <0x194 0x2f>;
								phandle = <0x1c6>;
							};

							pinmux_P9_29_gpio_pu_pin {
								pinctrl-single,pins = <0x194 0x37>;
								phandle = <0x1c7>;
							};

							pinmux_P9_29_gpio_pd_pin {
								pinctrl-single,pins = <0x194 0x27>;
								phandle = <0x1c8>;
							};

							pinmux_P9_29_pwm_pin {
								pinctrl-single,pins = <0x194 0x21>;
								phandle = <0x1ca>;
							};

							pinmux_P9_29_spi_pin {
								pinctrl-single,pins = <0x194 0x33>;
								phandle = <0x1c9>;
							};

							pinmux_P9_29_pruout_pin {
								pinctrl-single,pins = <0x194 0x25>;
								phandle = <0x1cb>;
							};

							pinmux_P9_29_pruin_pin {
								pinctrl-single,pins = <0x194 0x2e>;
								phandle = <0x1cc>;
							};

							pinmux_P9_30_default_pin {
								pinctrl-single,pins = <0x198 0x27>;
								phandle = <0x1cd>;
							};

							pinmux_P9_30_gpio_pin {
								pinctrl-single,pins = <0x198 0x2f>;
								phandle = <0x1ce>;
							};

							pinmux_P9_30_gpio_pu_pin {
								pinctrl-single,pins = <0x198 0x37>;
								phandle = <0x1cf>;
							};

							pinmux_P9_30_gpio_pd_pin {
								pinctrl-single,pins = <0x198 0x27>;
								phandle = <0x1d0>;
							};

							pinmux_P9_30_pwm_pin {
								pinctrl-single,pins = <0x198 0x21>;
								phandle = <0x1d2>;
							};

							pinmux_P9_30_spi_pin {
								pinctrl-single,pins = <0x198 0x33>;
								phandle = <0x1d1>;
							};

							pinmux_P9_30_pruout_pin {
								pinctrl-single,pins = <0x198 0x25>;
								phandle = <0x1d3>;
							};

							pinmux_P9_30_pruin_pin {
								pinctrl-single,pins = <0x198 0x2e>;
								phandle = <0x1d4>;
							};

							pinmux_P9_31_default_pin {
								pinctrl-single,pins = <0x190 0x27>;
								phandle = <0x1d5>;
							};

							pinmux_P9_31_gpio_pin {
								pinctrl-single,pins = <0x190 0x2f>;
								phandle = <0x1d6>;
							};

							pinmux_P9_31_gpio_pu_pin {
								pinctrl-single,pins = <0x190 0x37>;
								phandle = <0x1d7>;
							};

							pinmux_P9_31_gpio_pd_pin {
								pinctrl-single,pins = <0x190 0x27>;
								phandle = <0x1d8>;
							};

							pinmux_P9_31_pwm_pin {
								pinctrl-single,pins = <0x190 0x21>;
								phandle = <0x1da>;
							};

							pinmux_P9_31_spi_sclk_pin {
								pinctrl-single,pins = <0x190 0x33>;
								phandle = <0x1d9>;
							};

							pinmux_P9_31_pruout_pin {
								pinctrl-single,pins = <0x190 0x25>;
								phandle = <0x1db>;
							};

							pinmux_P9_31_pruin_pin {
								pinctrl-single,pins = <0x190 0x2e>;
								phandle = <0x1dc>;
							};

							pinmux_P9_41_default_pin {
								pinctrl-single,pins = <0x1b4 0x27>;
								phandle = <0x1dd>;
							};

							pinmux_P9_41_gpio_pin {
								pinctrl-single,pins = <0x1b4 0x2f>;
								phandle = <0x1de>;
							};

							pinmux_P9_41_gpio_pu_pin {
								pinctrl-single,pins = <0x1b4 0x37>;
								phandle = <0x1df>;
							};

							pinmux_P9_41_gpio_pd_pin {
								pinctrl-single,pins = <0x1b4 0x27>;
								phandle = <0x1e0>;
							};

							pinmux_P9_41_timer_pin {
								pinctrl-single,pins = <0x1b4 0x34>;
								phandle = <0x1e1>;
							};

							pinmux_P9_41_pruin_pin {
								pinctrl-single,pins = <0x1b4 0x2d>;
								phandle = <0x1e2>;
							};

							pinmux_P9_91_default_pin {
								pinctrl-single,pins = <0x1a8 0x27>;
								phandle = <0x1e3>;
							};

							pinmux_P9_91_gpio_pin {
								pinctrl-single,pins = <0x1a8 0x2f>;
								phandle = <0x1e4>;
							};

							pinmux_P9_91_gpio_pu_pin {
								pinctrl-single,pins = <0x1a8 0x37>;
								phandle = <0x1e5>;
							};

							pinmux_P9_91_gpio_pd_pin {
								pinctrl-single,pins = <0x1a8 0x27>;
								phandle = <0x1e6>;
							};

							pinmux_P9_91_eqep_pin {
								pinctrl-single,pins = <0x1a8 0x31>;
								phandle = <0x1e7>;
							};

							pinmux_P9_91_pruout_pin {
								pinctrl-single,pins = <0x1a8 0x25>;
								phandle = <0x1e8>;
							};

							pinmux_P9_91_pruin_pin {
								pinctrl-single,pins = <0x1a8 0x2e>;
								phandle = <0x1e9>;
							};

							pinmux_P9_42_default_pin {
								pinctrl-single,pins = <0x164 0x27>;
								phandle = <0x1ea>;
							};

							pinmux_P9_42_gpio_pin {
								pinctrl-single,pins = <0x164 0x2f>;
								phandle = <0x1eb>;
							};

							pinmux_P9_42_gpio_pu_pin {
								pinctrl-single,pins = <0x164 0x37>;
								phandle = <0x1ec>;
							};

							pinmux_P9_42_gpio_pd_pin {
								pinctrl-single,pins = <0x164 0x27>;
								phandle = <0x1ed>;
							};

							pinmux_P9_42_pwm_pin {
								pinctrl-single,pins = <0x164 0x20>;
								phandle = <0x1f1>;
							};

							pinmux_P9_42_uart_pin {
								pinctrl-single,pins = <0x164 0x31>;
								phandle = <0x1f0>;
							};

							pinmux_P9_42_spi_cs_pin {
								pinctrl-single,pins = <0x164 0x32>;
								phandle = <0x1ee>;
							};

							pinmux_P9_42_pru_ecap_pwm_pin {
								pinctrl-single,pins = <0x164 0x23>;
								phandle = <0x1f2>;
							};

							pinmux_P9_42_spi_sclk_pin {
								pinctrl-single,pins = <0x164 0x34>;
								phandle = <0x1ef>;
							};

							pinmux_P9_92_default_pin {
								pinctrl-single,pins = <0x1a0 0x27>;
								phandle = <0x1f3>;
							};

							pinmux_P9_92_gpio_pin {
								pinctrl-single,pins = <0x1a0 0x2f>;
								phandle = <0x1f4>;
							};

							pinmux_P9_92_gpio_pu_pin {
								pinctrl-single,pins = <0x1a0 0x37>;
								phandle = <0x1f5>;
							};

							pinmux_P9_92_gpio_pd_pin {
								pinctrl-single,pins = <0x1a0 0x27>;
								phandle = <0x1f6>;
							};

							pinmux_P9_92_eqep_pin {
								pinctrl-single,pins = <0x1a0 0x31>;
								phandle = <0x1f7>;
							};

							pinmux_P9_92_pruout_pin {
								pinctrl-single,pins = <0x1a0 0x25>;
								phandle = <0x1f8>;
							};

							pinmux_P9_92_pruin_pin {
								pinctrl-single,pins = <0x1a0 0x2e>;
								phandle = <0x1f9>;
							};

							nxp_hdmi_bonelt_pins {
								pinctrl-single,pins = <0x1b0 0x03 0xa0 0x08 0xa4 0x08 0xa8 0x08 0xac 0x08 0xb0 0x08 0xb4 0x08 0xb8 0x08 0xbc 0x08 0xc0 0x08 0xc4 0x08 0xc8 0x08 0xcc 0x08 0xd0 0x08 0xd4 0x08 0xd8 0x08 0xdc 0x08 0xe0 0x00 0xe4 0x00 0xe8 0x00 0xec 0x00>;
								phandle = <0x235>;
							};

							nxp_hdmi_bonelt_off_pins {
								pinctrl-single,pins = <0x1b0 0x03>;
								phandle = <0x236>;
							};

							mcasp0_pins {
								pinctrl-single,pins = <0x1ac 0x30 0x19c 0x02 0x194 0x10 0x190 0x00 0x6c 0x07>;
								phandle = <0x237>;
							};
						};

						scm_conf@0 {
							compatible = "syscon\0simple-bus";
							reg = <0x00 0x800>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x00 0x800>;
							phandle = <0x06>;

							phy-gmii-sel {
								compatible = "ti,am3352-phy-gmii-sel";
								reg = <0x650 0x04>;
								#phy-cells = <0x02>;
								phandle = <0x43>;
							};

							clocks {
								#address-cells = <0x01>;
								#size-cells = <0x00>;
								phandle = <0x238>;

								sys_clkin_ck@40 {
									#clock-cells = <0x00>;
									compatible = "ti,mux-clock";
									clocks = <0x25 0x26 0x27 0x28>;
									ti,bit-shift = <0x16>;
									reg = <0x40>;
									phandle = <0x09>;
								};

								adc_tsc_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x239>;
								};

								dcan0_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x35>;
								};

								dcan1_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x36>;
								};

								mcasp0_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23a>;
								};

								mcasp1_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23b>;
								};

								smartreflex0_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23c>;
								};

								smartreflex1_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23d>;
								};

								sha0_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23e>;
								};

								aes0_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x23f>;
								};

								rng_fck {
									#clock-cells = <0x00>;
									compatible = "fixed-factor-clock";
									clocks = <0x09>;
									clock-mult = <0x01>;
									clock-div = <0x01>;
									phandle = <0x240>;
								};

								ehrpwm0_tbclk@44e10664 {
									#clock-cells = <0x00>;
									compatible = "ti,gate-clock";
									clocks = <0x29>;
									ti,bit-shift = <0x00>;
									reg = <0x664>;
									phandle = <0x37>;
								};

								ehrpwm1_tbclk@44e10664 {
									#clock-cells = <0x00>;
									compatible = "ti,gate-clock";
									clocks = <0x29>;
									ti,bit-shift = <0x01>;
									reg = <0x664>;
									phandle = <0x38>;
								};

								ehrpwm2_tbclk@44e10664 {
									#clock-cells = <0x00>;
									compatible = "ti,gate-clock";
									clocks = <0x29>;
									ti,bit-shift = <0x02>;
									reg = <0x664>;
									phandle = <0x39>;
								};
							};
						};

						control@620 {
							compatible = "ti,am335x-usb-ctrl-module";
							reg = <0x620 0x10 0x648 0x04>;
							reg-names = "phy_ctrl\0wakeup";
							phandle = <0x4e>;
						};

						wkup_m3_ipc@1324 {
							compatible = "ti,am3352-wkup-m3-ipc";
							reg = <0x1324 0x24>;
							interrupts = <0x4e>;
							ti,rproc = <0x2a>;
							mboxes = <0x2b 0x2c>;
							ti,scale-data-fw = "am335x-bone-scale-data.bin";
							phandle = <0x241>;
						};

						dma-router@f90 {
							compatible = "ti,am335x-edma-crossbar";
							reg = <0xf90 0x40>;
							#dma-cells = <0x03>;
							dma-requests = <0x20>;
							dma-masters = <0x21>;
							phandle = <0x242>;
						};

						clockdomains {
							phandle = <0x243>;
						};
					};
				};

				target-module@31000 {
					compatible = "ti,sysc-omap2-timer\0ti,sysc";
					reg = <0x31000 0x04 0x31010 0x04 0x31014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x303>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x1f 0xc4 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x31000 0x1000>;
					ti,no-reset-on-init;
					ti,no-idle;
					phandle = <0x244>;

					timer@0 {
						compatible = "ti,am335x-timer-1ms";
						reg = <0x00 0x400>;
						interrupts = <0x43>;
						ti,timer-alwon;
						clocks = <0x2d>;
						clock-names = "fck";
						assigned-clocks = <0x2d>;
						assigned-clock-parents = <0x09>;
						phandle = <0x245>;
					};
				};

				target-module@33000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x33000 0x1000>;
				};

				target-module@35000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x35000 0x04 0x35010 0x04 0x35014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x22>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x1f 0xd4 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x35000 0x1000>;

					wdt@0 {
						compatible = "ti,omap3-wdt";
						reg = <0x00 0x1000>;
						interrupts = <0x5b>;
						phandle = <0x246>;
					};
				};

				target-module@37000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x37000 0x1000>;
				};

				target-module@39000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x39000 0x1000>;
				};

				target-module@3e000 {
					compatible = "ti,sysc-omap4-simple\0ti,sysc";
					reg = <0x3e074 0x04 0x3e078 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2e 0x00 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3e000 0x1000>;

					rtc@0 {
						compatible = "ti,am3352-rtc\0ti,da830-rtc";
						reg = <0x00 0x1000>;
						interrupts = <0x4b 0x4c>;
						clocks = <0x18 0x15 0x00 0x00>;
						clock-names = "ext-clk\0int-clk";
						system-power-controller;
						phandle = <0x247>;
					};
				};

				target-module@40000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x40000 0x40000>;
				};
			};
		};

		interconnect@48000000 {
			compatible = "ti,am33xx-l4-per\0simple-bus";
			reg = <0x48000000 0x800 0x48000800 0x800 0x48001000 0x400 0x48001400 0x400 0x48001800 0x400 0x48001c00 0x400>;
			reg-names = "ap\0la\0ia0\0ia1\0ia2\0ia3";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x48000000 0x100000 0x100000 0x48100000 0x100000 0x200000 0x48200000 0x100000 0x300000 0x48300000 0x100000 0x46000000 0x46000000 0x400000 0x46400000 0x46400000 0x400000>;
			phandle = <0x248>;

			segment@0 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x00 0x800 0x800 0x800 0x800 0x1000 0x1000 0x400 0x1400 0x1400 0x400 0x1800 0x1800 0x400 0x1c00 0x1c00 0x400 0x8000 0x8000 0x1000 0x9000 0x9000 0x1000 0x16000 0x16000 0x1000 0x17000 0x17000 0x1000 0x22000 0x22000 0x1000 0x23000 0x23000 0x1000 0x24000 0x24000 0x1000 0x25000 0x25000 0x1000 0x2a000 0x2a000 0x1000 0x2b000 0x2b000 0x1000 0x38000 0x38000 0x2000 0x3a000 0x3a000 0x1000 0x14000 0x14000 0x1000 0x15000 0x15000 0x1000 0x3c000 0x3c000 0x2000 0x3e000 0x3e000 0x1000 0x40000 0x40000 0x1000 0x41000 0x41000 0x1000 0x42000 0x42000 0x1000 0x43000 0x43000 0x1000 0x44000 0x44000 0x1000 0x45000 0x45000 0x1000 0x46000 0x46000 0x1000 0x47000 0x47000 0x1000 0x48000 0x48000 0x1000 0x49000 0x49000 0x1000 0x4c000 0x4c000 0x1000 0x4d000 0x4d000 0x1000 0x50000 0x50000 0x2000 0x52000 0x52000 0x1000 0x60000 0x60000 0x1000 0x61000 0x61000 0x1000 0x80000 0x80000 0x10000 0x90000 0x90000 0x1000 0xa0000 0xa0000 0x10000 0xb0000 0xb0000 0x1000 0x30000 0x30000 0x1000 0x31000 0x31000 0x1000 0x4a000 0x4a000 0x1000 0x4b000 0x4b000 0x1000 0xc8000 0xc8000 0x1000 0xc9000 0xc9000 0x1000 0xcc000 0xcc000 0x1000 0xcd000 0xcd000 0x1000 0xca000 0xca000 0x1000 0xcb000 0xcb000 0x1000 0x46000000 0x46000000 0x400000 0x46400000 0x46400000 0x400000>;

				target-module@8000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x8000 0x1000>;
				};

				target-module@14000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x14000 0x1000>;
				};

				target-module@16000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x16000 0x1000>;
				};

				target-module@22000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x22050 0x04 0x22054 0x04 0x22058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x34 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x22000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x49>;
						status = "okay";
						dmas = <0x21 0x1c 0x00 0x21 0x1d 0x00>;
						dma-names = "tx\0rx";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/uart/1";
						phandle = <0x249>;
					};
				};

				target-module@24000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x24050 0x04 0x24054 0x04 0x24058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x38 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x24000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x4a>;
						status = "okay";
						dmas = <0x21 0x1e 0x00 0x21 0x1f 0x00>;
						dma-names = "tx\0rx";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/uart/2";
						phandle = <0x24a>;
					};
				};

				target-module@2a000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x2a000 0x08 0x2a010 0x08 0x2a090 0x08>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x10 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x2a000 0x1000>;

					i2c@0 {
						compatible = "ti,omap4-i2c";
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						reg = <0x00 0x1000>;
						interrupts = <0x47>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						clock-frequency = <0x186a0>;
						symlink = "bone/i2c/1";
						phandle = <0x24b>;
					};
				};

				target-module@30000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x30000 0x04 0x30110 0x04 0x30114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x303>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x14 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x30000 0x1000>;

					spi@0 {
						compatible = "ti,omap4-mcspi";
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						reg = <0x00 0x400>;
						interrupts = <0x41>;
						ti,spi-num-cs = <0x02>;
						dmas = <0x21 0x10 0x00 0x21 0x11 0x00 0x21 0x12 0x00 0x21 0x13 0x00>;
						dma-names = "tx0\0rx0\0tx1\0rx1";
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						phandle = <0x24c>;

						channel@0 {
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							compatible = "spidev";
							symlink = "bone/spi/0.0";
							reg = <0x00>;
							spi-max-frequency = <0xf42400>;
							spi-cpha;
						};

						channel@1 {
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							compatible = "spidev";
							symlink = "bone/spi/0.1";
							reg = <0x01>;
							spi-max-frequency = <0xf42400>;
						};
					};
				};

				target-module@38000 {
					compatible = "ti,sysc-omap4-simple\0ti,sysc";
					reg = <0x38000 0x04 0x38004 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-sidle = <0x00 0x01 0x02>;
					clocks = <0x30 0x18 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x38000 0x2000 0x46000000 0x46000000 0x400000>;

					mcasp@0 {
						compatible = "ti,am33xx-mcasp-audio";
						reg = <0x00 0x2000 0x46000000 0x400000>;
						reg-names = "mpu\0dat";
						interrupts = <0x50 0x51>;
						interrupt-names = "tx\0rx";
						status = "disabled";
						dmas = <0x21 0x08 0x02 0x21 0x09 0x02>;
						dma-names = "tx\0rx";
						phandle = <0x24d>;
					};
				};

				target-module@3c000 {
					compatible = "ti,sysc-omap4-simple\0ti,sysc";
					reg = <0x3c000 0x04 0x3c004 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-sidle = <0x00 0x01 0x02>;
					clocks = <0x30 0x4c 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3c000 0x2000 0x46400000 0x46400000 0x400000>;

					mcasp@0 {
						compatible = "ti,am33xx-mcasp-audio";
						reg = <0x00 0x2000 0x46400000 0x400000>;
						reg-names = "mpu\0dat";
						interrupts = <0x52 0x53>;
						interrupt-names = "tx\0rx";
						status = "disabled";
						dmas = <0x21 0x0a 0x02 0x21 0x0b 0x02>;
						dma-names = "tx\0rx";
						phandle = <0x24e>;
					};
				};

				target-module@40000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x40000 0x04 0x40010 0x04 0x40014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x48 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x40000 0x1000>;
					ti,no-reset-on-init;
					ti,no-idle;
					phandle = <0x24f>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x44>;
						clocks = <0x31>;
						clock-names = "fck";
						assigned-clocks = <0x31>;
						assigned-clock-parents = <0x09>;
						phandle = <0x250>;
					};
				};

				target-module@42000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x42000 0x04 0x42010 0x04 0x42014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x4c 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x42000 0x1000>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x45>;
						phandle = <0x251>;
					};
				};

				target-module@44000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x44000 0x04 0x44010 0x04 0x44014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x50 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x44000 0x1000>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x5c>;
						ti,timer-pwm;
						phandle = <0x252>;
					};
				};

				target-module@46000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x46000 0x04 0x46010 0x04 0x46014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0xb4 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x46000 0x1000>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x5d>;
						ti,timer-pwm;
						phandle = <0x253>;
					};
				};

				target-module@48000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x48000 0x04 0x48010 0x04 0x48014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0xb8 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x48000 0x1000>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x5e>;
						ti,timer-pwm;
						phandle = <0x254>;
					};
				};

				target-module@4a000 {
					compatible = "ti,sysc-omap4-timer\0ti,sysc";
					reg = <0x4a000 0x04 0x4a010 0x04 0x4a014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x44 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x4a000 0x1000>;

					timer@0 {
						compatible = "ti,am335x-timer";
						reg = <0x00 0x400>;
						interrupts = <0x5f>;
						ti,timer-pwm;
						phandle = <0x255>;
					};
				};

				target-module@4c000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x4c000 0x04 0x4c010 0x04 0x4c114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x74 0x00 0x2f 0x74 0x12>;
					clock-names = "fck\0dbclk";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x4c000 0x1000>;

					gpio@0 {
						compatible = "ti,omap4-gpio";
						gpio-ranges = <0x20 0x00 0x00 0x08 0x20 0x08 0x5a 0x04 0x20 0x0c 0x0c 0x10 0x20 0x1c 0x1e 0x04>;
						gpio-controller;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						reg = <0x00 0x1000>;
						interrupts = <0x62>;
						gpio-line-names = "P8_25 [mmc1_dat0]\0[mmc1_dat1]\0P8_5 [mmc1_dat2]\0P8_6 [mmc1_dat3]\0P8_23 [mmc1_dat4]\0P8_22 [mmc1_dat5]\0P8_3 [mmc1_dat6]\0P8_4 [mmc1_dat7]\0NC\0NC\0NC\0NC\0P8_12\0P8_11\0P8_16\0P8_15\0P9_15A\0P9_23\0P9_14 [ehrpwm1a]\0P9_16 [ehrpwm1b]\0[emmc rst]\0[usr0 led]\0[usr1 led]\0[usr2 led]\0[usr3 led]\0[hdmi irq]\0[usb vbus oc]\0[hdmi audio]\0P9_12\0P8_26\0P8_21 [emmc]\0P8_20 [emmc]";
						phandle = <0x42>;
					};
				};

				target-module@50000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x50000 0x2000>;
				};

				target-module@60000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x602fc 0x04 0x60110 0x04 0x60114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x04 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x60000 0x1000>;

					mmc@0 {
						compatible = "ti,am335-sdhci";
						ti,needs-special-reset;
						dmas = <0x21 0x18 0x00 0x21 0x19 0x00>;
						dma-names = "tx\0rx";
						interrupts = <0x40>;
						reg = <0x00 0x1000>;
						status = "okay";
						bus-width = <0x04>;
						pinctrl-names = "default";
						pinctrl-0 = <0x32>;
						cd-gpios = <0x33 0x06 0x01>;
						vmmc-supply = <0x34>;
						phandle = <0x256>;
					};
				};

				target-module@80000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x80000 0x04 0x80010 0x04 0x80014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x303>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x08 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x80000 0x10000>;

					elm@0 {
						compatible = "ti,am3352-elm";
						reg = <0x00 0x2000>;
						interrupts = <0x04>;
						status = "disabled";
						phandle = <0x257>;
					};
				};

				target-module@a0000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa0000 0x10000>;
				};

				target-module@c8000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0xc8000 0x04 0xc8010 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					clocks = <0x2f 0xd8 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xc8000 0x1000>;

					mailbox@0 {
						compatible = "ti,omap4-mailbox";
						reg = <0x00 0x200>;
						interrupts = <0x4d>;
						#mbox-cells = <0x01>;
						ti,mbox-num-users = <0x04>;
						ti,mbox-num-fifos = <0x08>;
						phandle = <0x2b>;

						mbox-wkup-m3 {
							ti,mbox-send-noirq;
							ti,mbox-tx = <0x00 0x00 0x00>;
							ti,mbox-rx = <0x00 0x00 0x03>;
							phandle = <0x2c>;
						};
					};
				};

				target-module@ca000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xca000 0x04 0xca010 0x04 0xca014 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0xd4 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xca000 0x1000>;

					spinlock@0 {
						compatible = "ti,omap4-hwspinlock";
						reg = <0x00 0x1000>;
						#hwlock-cells = <0x01>;
						phandle = <0x258>;
					};
				};

				target-module@cc000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xcc000 0x1000>;
				};
			};

			segment@100000 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x8c000 0x18c000 0x1000 0x8d000 0x18d000 0x1000 0x8e000 0x18e000 0x1000 0x8f000 0x18f000 0x1000 0x9c000 0x19c000 0x1000 0x9d000 0x19d000 0x1000 0xa6000 0x1a6000 0x1000 0xa7000 0x1a7000 0x1000 0xa8000 0x1a8000 0x1000 0xa9000 0x1a9000 0x1000 0xaa000 0x1aa000 0x1000 0xab000 0x1ab000 0x1000 0xac000 0x1ac000 0x1000 0xad000 0x1ad000 0x1000 0xae000 0x1ae000 0x1000 0xaf000 0x1af000 0x1000 0xb0000 0x1b0000 0x10000 0xc0000 0x1c0000 0x1000 0xcc000 0x1cc000 0x2000 0xce000 0x1ce000 0x2000 0xd0000 0x1d0000 0x2000 0xd2000 0x1d2000 0x2000 0xd8000 0x1d8000 0x1000 0xd9000 0x1d9000 0x1000 0xa0000 0x1a0000 0x1000 0xa1000 0x1a1000 0x1000 0xa2000 0x1a2000 0x1000 0xa3000 0x1a3000 0x1000 0xa4000 0x1a4000 0x1000 0xa5000 0x1a5000 0x1000>;

				target-module@8c000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x8c000 0x1000>;
				};

				target-module@8e000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x8e000 0x1000>;
				};

				target-module@9c000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x9c000 0x08 0x9c010 0x08 0x9c090 0x08>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x0c 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x9c000 0x1000>;

					i2c@0 {
						compatible = "ti,omap4-i2c";
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						reg = <0x00 0x1000>;
						interrupts = <0x1e>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						clock-frequency = <0x186a0>;
						symlink = "bone/i2c/2";
						phandle = <0x259>;

						cape_eeprom0@54 {
							compatible = "atmel,24c256";
							reg = <0x54>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							phandle = <0x25a>;

							cape_data@0 {
								reg = <0x00 0x100>;
								phandle = <0x25b>;
							};
						};

						cape_eeprom1@55 {
							compatible = "atmel,24c256";
							reg = <0x55>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							phandle = <0x25c>;

							cape_data@0 {
								reg = <0x00 0x100>;
								phandle = <0x25d>;
							};
						};

						cape_eeprom2@56 {
							compatible = "atmel,24c256";
							reg = <0x56>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							phandle = <0x25e>;

							cape_data@0 {
								reg = <0x00 0x100>;
								phandle = <0x25f>;
							};
						};

						cape_eeprom3@57 {
							compatible = "atmel,24c256";
							reg = <0x57>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							phandle = <0x260>;

							cape_data@0 {
								reg = <0x00 0x100>;
								phandle = <0x261>;
							};
						};
					};
				};

				target-module@a0000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xa0000 0x04 0xa0110 0x04 0xa0114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x303>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x18 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa0000 0x1000>;

					spi@0 {
						compatible = "ti,omap4-mcspi";
						#address-cells = <0x01>;
						#size-cells = <0x00>;
						reg = <0x00 0x400>;
						interrupts = <0x7d>;
						ti,spi-num-cs = <0x02>;
						dmas = <0x21 0x2a 0x00 0x21 0x2b 0x00 0x21 0x2c 0x00 0x21 0x2d 0x00>;
						dma-names = "tx0\0rx0\0tx1\0rx1";
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						phandle = <0x262>;

						channel@0 {
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							compatible = "spidev";
							symlink = "bone/spi/1.0";
							reg = <0x00>;
							spi-max-frequency = <0xf42400>;
							spi-cpha;
						};

						channel@1 {
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							compatible = "spidev";
							symlink = "bone/spi/1.1";
							reg = <0x01>;
							spi-max-frequency = <0xf42400>;
						};
					};
				};

				target-module@a2000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa2000 0x1000>;
				};

				target-module@a4000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa4000 0x1000>;
				};

				target-module@a6000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xa6050 0x04 0xa6054 0x04 0xa6058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x3c 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa6000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x2c>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/uart/3";
						phandle = <0x263>;
					};
				};

				target-module@a8000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xa8050 0x04 0xa8054 0x04 0xa8058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x40 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xa8000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x2d>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/uart/4";
						phandle = <0x264>;
					};
				};

				target-module@aa000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xaa050 0x04 0xaa054 0x04 0xaa058 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x00 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xaa000 0x1000>;

					serial@0 {
						compatible = "ti,am3352-uart\0ti,omap3-uart";
						clock-frequency = <0x2dc6c00>;
						reg = <0x00 0x1000>;
						interrupts = <0x2e>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/uart/5";
						phandle = <0x265>;
					};
				};

				target-module@ac000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xac000 0x04 0xac010 0x04 0xac114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x78 0x00 0x2f 0x78 0x12>;
					clock-names = "fck\0dbclk";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xac000 0x1000>;

					gpio@0 {
						compatible = "ti,omap4-gpio";
						gpio-ranges = <0x20 0x00 0x22 0x12 0x20 0x12 0x4d 0x04 0x20 0x16 0x38 0x0a>;
						gpio-controller;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						reg = <0x00 0x1000>;
						interrupts = <0x20>;
						gpio-line-names = "P9_15B\0P8_18\0P8_7\0P8_8\0P8_10\0P8_9\0P8_45 [hdmi]\0P8_46 [hdmi]\0P8_43 [hdmi]\0P8_44 [hdmi]\0P8_41 [hdmi]\0P8_42 [hdmi]\0P8_39 [hdmi]\0P8_40 [hdmi]\0P8_37 [hdmi]\0P8_38 [hdmi]\0P8_36 [hdmi]\0P8_34 [hdmi]\0[rmii1_rxd3]\0[rmii1_rxd2]\0[rmii1_rxd1]\0[rmii1_rxd0]\0P8_27 [hdmi]\0P8_29 [hdmi]\0P8_28 [hdmi]\0P8_30 [hdmi]\0[mmc0_dat3]\0[mmc0_dat2]\0[mmc0_dat1]\0[mmc0_dat0]\0[mmc0_clk]\0[mmc0_cmd]";
						phandle = <0x1fa>;
					};
				};

				target-module@ae000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xae000 0x04 0xae010 0x04 0xae114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x07>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0x7c 0x00 0x2f 0x7c 0x12>;
					clock-names = "fck\0dbclk";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xae000 0x1000>;
					phandle = <0x266>;

					gpio@0 {
						compatible = "ti,omap4-gpio";
						gpio-ranges = <0x20 0x00 0x42 0x05 0x20 0x05 0x62 0x02 0x20 0x07 0x4b 0x02 0x20 0x0d 0x8d 0x01 0x20 0x0e 0x64 0x08>;
						gpio-controller;
						#gpio-cells = <0x02>;
						interrupt-controller;
						#interrupt-cells = <0x02>;
						reg = <0x00 0x1000>;
						interrupts = <0x3e>;
						gpio-line-names = "[mii col]\0[mii crs]\0[mii rx err]\0[mii tx en]\0[mii rx dv]\0[i2c0 sda]\0[i2c0 scl]\0[jtag emu0]\0[jtag emu1]\0[mii tx clk]\0[mii rx clk]\0NC\0NC\0[usb vbus en]\0P9_31 [spi1_sclk]\0P9_29 [spi1_d0]\0P9_30 [spi1_d1]\0P9_28 [spi1_cs0]\0P9_42B [ecappwm0]\0P9_27\0P9_41A\0P9_25\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC\0NC";
						phandle = <0x1fb>;
					};
				};

				target-module@b0000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xb0000 0x10000>;
				};

				target-module@cc000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0xcc020 0x04>;
					reg-names = "rev";
					clocks = <0x2f 0x88 0x00 0x35>;
					clock-names = "fck\0osc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xcc000 0x2000>;

					can@0 {
						compatible = "ti,am3352-d_can";
						reg = <0x00 0x2000>;
						clocks = <0x35>;
						clock-names = "fck";
						syscon-raminit = <0x06 0x644 0x00>;
						interrupts = <0x34>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/can/0";
						phandle = <0x267>;
					};
				};

				target-module@d0000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0xd0020 0x04>;
					reg-names = "rev";
					clocks = <0x2f 0x8c 0x00 0x36>;
					clock-names = "fck\0osc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xd0000 0x2000>;

					can@0 {
						compatible = "ti,am3352-d_can";
						reg = <0x00 0x2000>;
						clocks = <0x36>;
						clock-names = "fck";
						syscon-raminit = <0x06 0x644 0x01>;
						interrupts = <0x37>;
						status = "okay";
						pinctrl-names = "default";
						pinctrl-0;
						symlink = "bone/can/1";
						phandle = <0x268>;
					};
				};

				target-module@d8000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0xd82fc 0x04 0xd8110 0x04 0xd8114 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x307>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					ti,syss-mask = <0x01>;
					clocks = <0x2f 0xbc 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xd8000 0x1000>;

					mmc@0 {
						compatible = "ti,am335-sdhci";
						ti,needs-special-reset;
						dmas = <0x21 0x02 0x00 0x21 0x03 0x00>;
						dma-names = "tx\0rx";
						interrupts = <0x1c>;
						reg = <0x00 0x1000>;
						status = "disabled";
						phandle = <0x269>;
					};
				};
			};

			segment@200000 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
			};

			segment@300000 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x300000 0x1000 0x1000 0x301000 0x1000 0x2000 0x302000 0x1000 0x3000 0x303000 0x1000 0x4000 0x304000 0x1000 0x5000 0x305000 0x1000 0xe000 0x30e000 0x1000 0xf000 0x30f000 0x1000 0x18000 0x318000 0x4000 0x1c000 0x31c000 0x1000 0x10000 0x310000 0x2000 0x12000 0x312000 0x1000 0x15000 0x315000 0x1000 0x16000 0x316000 0x1000 0x17000 0x317000 0x1000 0x13000 0x313000 0x1000 0x14000 0x314000 0x1000 0x20000 0x320000 0x1000 0x21000 0x321000 0x1000 0x22000 0x322000 0x1000 0x23000 0x323000 0x1000 0x24000 0x324000 0x1000 0x25000 0x325000 0x1000>;

				target-module@0 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x00 0x04 0x04 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-midle = <0x00 0x01 0x02 0x03>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x9c 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x00 0x1000>;

					epwmss@0 {
						compatible = "ti,am33xx-pwmss";
						reg = <0x00 0x10>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						status = "okay";
						ranges = <0x00 0x00 0x1000>;
						phandle = <0x26a>;

						pwm@100 {
							compatible = "ti,am3352-ecap";
							#pwm-cells = <0x03>;
							reg = <0x100 0x80>;
							clocks = <0x29>;
							clock-names = "fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x26b>;
						};

						counter@180 {
							compatible = "ti,am3352-eqep";
							reg = <0x180 0x80>;
							clocks = <0x29>;
							clock-names = "sysclkout";
							interrupts = <0x4f>;
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							symlink = "bone/eqep/0";
							phandle = <0x26c>;
						};

						pwm@200 {
							compatible = "ti,am3352-ehrpwm";
							#pwm-cells = <0x03>;
							reg = <0x200 0x80>;
							clocks = <0x37 0x29>;
							clock-names = "tbclk\0fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x26d>;
						};
					};
				};

				target-module@2000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x2000 0x04 0x2004 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-midle = <0x00 0x01 0x02 0x03>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0x94 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x2000 0x1000>;

					epwmss@0 {
						compatible = "ti,am33xx-pwmss";
						reg = <0x00 0x10>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						status = "okay";
						ranges = <0x00 0x00 0x1000>;
						phandle = <0x26e>;

						pwm@100 {
							compatible = "ti,am3352-ecap";
							#pwm-cells = <0x03>;
							reg = <0x100 0x80>;
							clocks = <0x29>;
							clock-names = "fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x26f>;
						};

						counter@180 {
							compatible = "ti,am3352-eqep";
							reg = <0x180 0x80>;
							clocks = <0x29>;
							clock-names = "sysclkout";
							interrupts = <0x58>;
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							symlink = "bone/eqep/1";
							phandle = <0x270>;
						};

						pwm@200 {
							compatible = "ti,am3352-ehrpwm";
							#pwm-cells = <0x03>;
							reg = <0x200 0x80>;
							clocks = <0x38 0x29>;
							clock-names = "tbclk\0fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x271>;
						};
					};
				};

				target-module@4000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0x4000 0x04 0x4004 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-midle = <0x00 0x01 0x02 0x03>;
					ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
					clocks = <0x2f 0xa0 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x4000 0x1000>;

					epwmss@0 {
						compatible = "ti,am33xx-pwmss";
						reg = <0x00 0x10>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						status = "okay";
						ranges = <0x00 0x00 0x1000>;
						phandle = <0x272>;

						pwm@100 {
							compatible = "ti,am3352-ecap";
							#pwm-cells = <0x03>;
							reg = <0x100 0x80>;
							clocks = <0x29>;
							clock-names = "fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x273>;
						};

						counter@180 {
							compatible = "ti,am3352-eqep";
							reg = <0x180 0x80>;
							clocks = <0x29>;
							clock-names = "sysclkout";
							interrupts = <0x59>;
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							symlink = "bone/eqep/2";
							phandle = <0x274>;
						};

						pwm@200 {
							compatible = "ti,am3352-ehrpwm";
							#pwm-cells = <0x03>;
							reg = <0x200 0x80>;
							clocks = <0x39 0x29>;
							clock-names = "tbclk\0fck";
							status = "okay";
							pinctrl-names = "default";
							pinctrl-0;
							phandle = <0x275>;
						};
					};
				};

				target-module@e000 {
					compatible = "ti,sysc-omap4\0ti,sysc";
					reg = <0xe000 0x04 0xe054 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-midle = <0x00 0x01 0x02>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					clocks = <0x3a 0x00 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xe000 0x1000>;

					lcdc@0 {
						compatible = "ti,am33xx-tilcdc";
						reg = <0x00 0x1000>;
						interrupts = <0x24>;
						status = "disabled";
						phandle = <0x276>;
					};
				};

				target-module@10000 {
					compatible = "ti,sysc-omap2\0ti,sysc";
					reg = <0x11fe0 0x04 0x11fe4 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-mask = <0x01>;
					ti,sysc-sidle = <0x00 0x01>;
					clocks = <0x2f 0x58 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x10000 0x2000>;

					rng@0 {
						compatible = "ti,omap4-rng";
						reg = <0x00 0x2000>;
						interrupts = <0x6f>;
						phandle = <0x277>;
					};
				};

				target-module@13000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x13000 0x1000>;
				};

				target-module@15000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x15000 0x1000 0x1000 0x16000 0x1000>;
				};

				target-module@18000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x18000 0x4000>;
				};

				target-module@20000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x20000 0x1000>;
				};

				target-module@22000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x22000 0x1000>;
				};

				target-module@24000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x24000 0x1000>;
				};
			};
		};

		interconnect@47c00000 {
			compatible = "ti,am33xx-l4-fw\0simple-bus";
			reg = <0x47c00000 0x800 0x47c00800 0x800 0x47c01000 0x400>;
			reg-names = "ap\0la\0ia0";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x47c00000 0x1000000>;
			phandle = <0x278>;

			segment@0 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x00 0x800 0x800 0x800 0x800 0x1000 0x1000 0x400 0xc000 0xc000 0x1000 0xd000 0xd000 0x1000 0xe000 0xe000 0x1000 0xf000 0xf000 0x1000 0x10000 0x10000 0x1000 0x11000 0x11000 0x1000 0x1a000 0x1a000 0x1000 0x1b000 0x1b000 0x1000 0x24000 0x24000 0x1000 0x25000 0x25000 0x1000 0x26000 0x26000 0x1000 0x27000 0x27000 0x1000 0x30000 0x30000 0x1000 0x31000 0x31000 0x1000 0x38000 0x38000 0x1000 0x39000 0x39000 0x1000 0x3a000 0x3a000 0x1000 0x3b000 0x3b000 0x1000 0x3e000 0x3e000 0x1000 0x3f000 0x3f000 0x1000 0x3c000 0x3c000 0x1000 0x40000 0x40000 0x1000 0x46000 0x46000 0x1000 0x47000 0x47000 0x1000 0x44000 0x44000 0x1000 0x45000 0x45000 0x1000 0x28000 0x28000 0x1000 0x29000 0x29000 0x1000 0x32000 0x32000 0x1000 0x33000 0x33000 0x1000 0x3d000 0x3d000 0x1000 0x41000 0x41000 0x1000 0x42000 0x42000 0x1000 0x43000 0x43000 0x1000 0x14000 0x14000 0x1000 0x15000 0x15000 0x1000>;

				target-module@c000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xc000 0x1000>;
				};

				target-module@e000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0xe000 0x1000>;
				};

				target-module@10000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x10000 0x1000>;
				};

				target-module@14000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x14000 0x1000>;
				};

				target-module@1a000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x1a000 0x1000>;
				};

				target-module@24000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x24000 0x1000>;
				};

				target-module@26000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x26000 0x1000>;
				};

				target-module@28000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x28000 0x1000>;
				};

				target-module@30000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x30000 0x1000>;
				};

				target-module@32000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x32000 0x1000>;
				};

				target-module@38000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x38000 0x1000>;
				};

				target-module@3a000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3a000 0x1000>;
				};

				target-module@3c000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3c000 0x1000>;
				};

				target-module@3e000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3e000 0x1000>;
				};

				target-module@40000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x40000 0x1000>;
				};

				target-module@42000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x42000 0x1000>;
				};

				target-module@44000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x44000 0x1000>;
				};

				target-module@46000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x46000 0x1000>;
				};
			};
		};

		interconnect@4a000000 {
			compatible = "ti,am33xx-l4-fast\0simple-bus";
			reg = <0x4a000000 0x800 0x4a000800 0x800 0x4a001000 0x400>;
			reg-names = "ap\0la\0ia0";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x4a000000 0x1000000>;
			phandle = <0x279>;

			segment@0 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x00 0x00 0x800 0x800 0x800 0x800 0x1000 0x1000 0x400 0x100000 0x100000 0x8000 0x108000 0x108000 0x1000 0x180000 0x180000 0x20000 0x1a0000 0x1a0000 0x1000 0x200000 0x200000 0x80000 0x280000 0x280000 0x1000 0x300000 0x300000 0x80000 0x380000 0x380000 0x1000>;

				target-module@100000 {
					compatible = "ti,sysc-omap4-simple\0ti,sysc";
					reg = <0x101200 0x04 0x101208 0x04 0x101204 0x04>;
					reg-names = "rev\0sysc\0syss";
					ti,sysc-mask = <0x00>;
					ti,sysc-midle = <0x00 0x01>;
					ti,sysc-sidle = <0x00 0x01>;
					ti,syss-mask = <0x01>;
					clocks = <0x3b 0x14 0x00>;
					clock-names = "fck";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x100000 0x8000>;

					ethernet@0 {
						compatible = "ti,am335x-cpsw\0ti,cpsw";
						clocks = <0x3c 0x3d>;
						clock-names = "fck\0cpts";
						cpdma_channels = <0x08>;
						ale_entries = <0x400>;
						bd_ram_size = <0x2000>;
						mac_control = <0x20>;
						slaves = <0x01>;
						active_slave = <0x00>;
						cpts_clock_mult = <0x80000000>;
						cpts_clock_shift = <0x1d>;
						reg = <0x00 0x800 0x1200 0x100>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						interrupts = <0x28 0x29 0x2a 0x2b>;
						ranges = <0x00 0x00 0x8000>;
						syscon = <0x06>;
						status = "okay";
						pinctrl-names = "default\0sleep";
						pinctrl-0 = <0x3e>;
						pinctrl-1 = <0x3f>;
						phandle = <0x27a>;

						mdio@1000 {
							compatible = "ti,cpsw-mdio\0ti,davinci_mdio";
							clocks = <0x3b 0x14 0x00>;
							clock-names = "fck";
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							bus_freq = <0xf4240>;
							reg = <0x1000 0x100>;
							status = "okay";
							pinctrl-names = "default\0sleep";
							pinctrl-0 = <0x40>;
							pinctrl-1 = <0x41>;
							reset-gpios = <0x42 0x08 0x01>;
							reset-assert-us = <0x12c>;
							reset-deassert-us = <0x1964>;
							phandle = <0x27b>;

							ethernet-phy@0 {
								reg = <0x00>;
								phandle = <0x44>;
							};
						};

						slave@200 {
							mac-address = [00 00 00 00 00 00];
							phys = <0x43 0x01 0x01>;
							phy-handle = <0x44>;
							phy-mode = "mii";
							phandle = <0x27c>;
						};

						slave@300 {
							mac-address = [00 00 00 00 00 00];
							phys = <0x43 0x02 0x01>;
							phandle = <0x27d>;
						};
					};

					switch@0 {
						compatible = "ti,am335x-cpsw-switch\0ti,cpsw-switch";
						reg = <0x00 0x4000>;
						ranges = <0x00 0x00 0x4000>;
						clocks = <0x3c>;
						clock-names = "fck";
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						syscon = <0x06>;
						status = "disabled";
						interrupts = <0x28 0x29 0x2a 0x2b>;
						interrupt-names = "rx_thresh\0rx\0tx\0misc";
						phandle = <0x27e>;

						ethernet-ports {
							#address-cells = <0x01>;
							#size-cells = <0x00>;

							port@1 {
								reg = <0x01>;
								label = "port1";
								mac-address = [00 00 00 00 00 00];
								phys = <0x43 0x01 0x01>;
								phandle = <0x27f>;
							};

							port@2 {
								reg = <0x02>;
								label = "port2";
								mac-address = [00 00 00 00 00 00];
								phys = <0x43 0x02 0x01>;
								phandle = <0x280>;
							};
						};

						mdio@1000 {
							compatible = "ti,cpsw-mdio\0ti,davinci_mdio";
							clocks = <0x3c>;
							clock-names = "fck";
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							bus_freq = <0xf4240>;
							reg = <0x1000 0x100>;
							phandle = <0x281>;
						};

						cpts {
							clocks = <0x3d>;
							clock-names = "cpts";
						};
					};
				};

				target-module@180000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x180000 0x20000>;
				};

				target-module@200000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x200000 0x80000>;
				};

				target-module@300000 {
					compatible = "ti,sysc-pruss\0ti,sysc";
					reg = <0x326000 0x04 0x326004 0x04>;
					reg-names = "rev\0sysc";
					ti,sysc-mask = <0x30>;
					ti,sysc-midle = <0x00 0x01 0x02>;
					ti,sysc-sidle = <0x00 0x01 0x02>;
					clocks = <0x45 0x00 0x00>;
					clock-names = "fck";
					resets = <0x46 0x01>;
					reset-names = "rstctrl";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x300000 0x80000>;
					status = "okay";
					phandle = <0x282>;

					pruss@0 {
						compatible = "ti,am3356-pruss";
						reg = <0x00 0x80000>;
						#address-cells = <0x01>;
						#size-cells = <0x01>;
						ranges;
						phandle = <0x283>;

						memories@0 {
							reg = <0x00 0x2000 0x2000 0x2000 0x10000 0x3000>;
							reg-names = "dram0\0dram1\0shrdram2";
							phandle = <0x284>;
						};

						cfg@26000 {
							compatible = "ti,pruss-cfg\0syscon";
							reg = <0x26000 0x2000>;
							#address-cells = <0x01>;
							#size-cells = <0x01>;
							ranges = <0x00 0x26000 0x2000>;
							phandle = <0x285>;

							clocks {
								#address-cells = <0x01>;
								#size-cells = <0x00>;

								iepclk-mux@30 {
									reg = <0x30>;
									#clock-cells = <0x00>;
									clocks = <0x13 0x47>;
									phandle = <0x49>;
								};
							};
						};

						serial@28000 {
							compatible = "ti,pruss-uart";
							reg = <0x28000 0x38>;
							clocks = <0x10>;
							interrupt-parent = <0x48>;
							status = "disabled";
							phandle = <0x286>;
						};

						iep@2e000 {
							compatible = "ti,am3356-icss-iep";
							reg = <0x2e000 0x31c>;
							clocks = <0x49>;
							phandle = <0x287>;
						};

						ecap@30000 {
							compatible = "ti,pruss-ecap";
							reg = <0x30000 0x60>;
							phandle = <0x288>;
						};

						mii-rt@32000 {
							compatible = "ti,pruss-mii\0syscon";
							reg = <0x32000 0x58>;
							phandle = <0x289>;
						};

						interrupt-controller@20000 {
							compatible = "ti,pruss-intc";
							reg = <0x20000 0x2000>;
							interrupts = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
							interrupt-names = "host_intr0\0host_intr1\0host_intr2\0host_intr3\0host_intr4\0host_intr5\0host_intr6\0host_intr7";
							interrupt-controller;
							#interrupt-cells = <0x03>;
							phandle = <0x48>;
						};

						pru@34000 {
							compatible = "ti,am3356-pru";
							reg = <0x34000 0x2000 0x22000 0x400 0x22400 0x100>;
							reg-names = "iram\0control\0debug";
							firmware-name = "am335x-pru0-fw";
							interrupt-parent = <0x48>;
							interrupts = <0x10 0x02 0x02>;
							interrupt-names = "vring";
							phandle = <0x28a>;
						};

						pru@38000 {
							compatible = "ti,am3356-pru";
							reg = <0x38000 0x2000 0x24000 0x400 0x24400 0x100>;
							reg-names = "iram\0control\0debug";
							firmware-name = "am335x-pru1-fw";
							interrupt-parent = <0x48>;
							interrupts = <0x12 0x03 0x03>;
							interrupt-names = "vring";
							phandle = <0x28b>;
						};

						mdio@32400 {
							compatible = "ti,davinci_mdio";
							reg = <0x32400 0x90>;
							clocks = <0x12>;
							clock-names = "fck";
							bus_freq = <0xf4240>;
							#address-cells = <0x01>;
							#size-cells = <0x00>;
							status = "disabled";
							phandle = <0x28c>;
						};
					};
				};
			};
		};

		interconnect@4b140000 {
			compatible = "ti,am33xx-l4-mpuss\0simple-bus";
			reg = <0x4b144400 0x100 0x4b144800 0x400>;
			reg-names = "la\0ap";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x4b140000 0x8000>;
			phandle = <0x28d>;

			segment@0 {
				compatible = "simple-bus";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				ranges = <0x4800 0x4800 0x400 0x1000 0x1000 0x1000 0x2000 0x2000 0x1000 0x4000 0x4000 0x400 0x5000 0x5000 0x400 0x00 0x00 0x1000 0x3000 0x3000 0x1000 0x800 0x800 0x800>;

				target-module@0 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x00 0x1000 0x1000 0x1000 0x1000 0x2000 0x2000 0x1000>;
				};

				target-module@3000 {
					compatible = "ti,sysc";
					status = "disabled";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					ranges = <0x00 0x3000 0x1000>;
				};
			};
		};

		interrupt-controller@48200000 {
			compatible = "ti,am33xx-intc";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			reg = <0x48200000 0x1000>;
			phandle = <0x01>;
		};

		target-module@49000000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x49000000 0x04>;
			reg-names = "rev";
			clocks = <0x4a 0x98 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x49000000 0x10000>;

			dma@0 {
				compatible = "ti,edma3-tpcc";
				reg = <0x00 0x10000>;
				reg-names = "edma3_cc";
				interrupts = <0x0c 0x0d 0x0e>;
				interrupt-names = "edma3_ccint\0edma3_mperr\0edma3_ccerrint";
				dma-requests = <0x40>;
				#dma-cells = <0x02>;
				ti,tptcs = <0x4b 0x07 0x4c 0x05 0x4d 0x00>;
				ti,edma-memcpy-channels = <0x14 0x15>;
				phandle = <0x21>;
			};
		};

		target-module@49800000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x49800000 0x04 0x49800010 0x04>;
			reg-names = "rev\0sysc";
			ti,sysc-mask = <0x01>;
			ti,sysc-midle = <0x00>;
			ti,sysc-sidle = <0x00 0x02>;
			clocks = <0x4a 0x00 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x49800000 0x100000>;

			dma@0 {
				compatible = "ti,edma3-tptc";
				reg = <0x00 0x100000>;
				interrupts = <0x70>;
				interrupt-names = "edma3_tcerrint";
				phandle = <0x4b>;
			};
		};

		target-module@49900000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x49900000 0x04 0x49900010 0x04>;
			reg-names = "rev\0sysc";
			ti,sysc-mask = <0x01>;
			ti,sysc-midle = <0x00>;
			ti,sysc-sidle = <0x00 0x02>;
			clocks = <0x4a 0xd8 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x49900000 0x100000>;

			dma@0 {
				compatible = "ti,edma3-tptc";
				reg = <0x00 0x100000>;
				interrupts = <0x71>;
				interrupt-names = "edma3_tcerrint";
				phandle = <0x4c>;
			};
		};

		target-module@49a00000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x49a00000 0x04 0x49a00010 0x04>;
			reg-names = "rev\0sysc";
			ti,sysc-mask = <0x01>;
			ti,sysc-midle = <0x00>;
			ti,sysc-sidle = <0x00 0x02>;
			clocks = <0x4a 0xdc 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x49a00000 0x100000>;

			dma@0 {
				compatible = "ti,edma3-tptc";
				reg = <0x00 0x100000>;
				interrupts = <0x72>;
				interrupt-names = "edma3_tcerrint";
				phandle = <0x4d>;
			};
		};

		target-module@47810000 {
			compatible = "ti,sysc-omap2\0ti,sysc";
			reg = <0x478102fc 0x04 0x47810110 0x04 0x47810114 0x04>;
			reg-names = "rev\0sysc\0syss";
			ti,sysc-mask = <0x307>;
			ti,sysc-sidle = <0x00 0x01 0x02>;
			ti,syss-mask = <0x01>;
			clocks = <0x30 0xdc 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x47810000 0x1000>;

			mmc@0 {
				compatible = "ti,am335-sdhci";
				ti,needs-special-reset;
				interrupts = <0x1d>;
				reg = <0x00 0x1000>;
				status = "disabled";
				phandle = <0x28e>;
			};
		};

		target-module@47400000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x47400000 0x04 0x47400010 0x04>;
			reg-names = "rev\0sysc";
			ti,sysc-mask = <0x03>;
			ti,sysc-midle = <0x00 0x01 0x02>;
			ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
			clocks = <0x30 0x00 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x47400000 0x8000>;
			phandle = <0x28f>;

			usb-phy@1300 {
				compatible = "ti,am335x-usb-phy";
				reg = <0x1300 0x100>;
				reg-names = "phy";
				ti,ctrl_mod = <0x4e>;
				#phy-cells = <0x00>;
				phandle = <0x4f>;
			};

			usb@1400 {
				compatible = "ti,musb-am33xx";
				reg = <0x1400 0x400 0x1000 0x200>;
				reg-names = "mc\0control";
				interrupts = <0x12>;
				interrupt-names = "mc\0vbus";
				dr_mode = "peripheral";
				mentor,multipoint = <0x01>;
				mentor,num-eps = <0x10>;
				mentor,ram-bits = <0x0c>;
				mentor,power = <0x1f4>;
				phys = <0x4f>;
				dmas = <0x50 0x00 0x00 0x50 0x01 0x00 0x50 0x02 0x00 0x50 0x03 0x00 0x50 0x04 0x00 0x50 0x05 0x00 0x50 0x06 0x00 0x50 0x07 0x00 0x50 0x08 0x00 0x50 0x09 0x00 0x50 0x0a 0x00 0x50 0x0b 0x00 0x50 0x0c 0x00 0x50 0x0d 0x00 0x50 0x0e 0x00 0x50 0x00 0x01 0x50 0x01 0x01 0x50 0x02 0x01 0x50 0x03 0x01 0x50 0x04 0x01 0x50 0x05 0x01 0x50 0x06 0x01 0x50 0x07 0x01 0x50 0x08 0x01 0x50 0x09 0x01 0x50 0x0a 0x01 0x50 0x0b 0x01 0x50 0x0c 0x01 0x50 0x0d 0x01 0x50 0x0e 0x01>;
				dma-names = "rx1\0rx2\0rx3\0rx4\0rx5\0rx6\0rx7\0rx8\0rx9\0rx10\0rx11\0rx12\0rx13\0rx14\0rx15\0tx1\0tx2\0tx3\0tx4\0tx5\0tx6\0tx7\0tx8\0tx9\0tx10\0tx11\0tx12\0tx13\0tx14\0tx15";
				interrupts-extended = <0x01 0x12 0x51 0x00>;
				phandle = <0x290>;
			};

			usb-phy@1b00 {
				compatible = "ti,am335x-usb-phy";
				reg = <0x1b00 0x100>;
				reg-names = "phy";
				ti,ctrl_mod = <0x4e>;
				#phy-cells = <0x00>;
				phandle = <0x52>;
			};

			usb@1800 {
				compatible = "ti,musb-am33xx";
				reg = <0x1c00 0x400 0x1800 0x200>;
				reg-names = "mc\0control";
				interrupts = <0x13>;
				interrupt-names = "mc";
				dr_mode = "host";
				mentor,multipoint = <0x01>;
				mentor,num-eps = <0x10>;
				mentor,ram-bits = <0x0c>;
				mentor,power = <0x1f4>;
				phys = <0x52>;
				dmas = <0x50 0x0f 0x00 0x50 0x10 0x00 0x50 0x11 0x00 0x50 0x12 0x00 0x50 0x13 0x00 0x50 0x14 0x00 0x50 0x15 0x00 0x50 0x16 0x00 0x50 0x17 0x00 0x50 0x18 0x00 0x50 0x19 0x00 0x50 0x1a 0x00 0x50 0x1b 0x00 0x50 0x1c 0x00 0x50 0x1d 0x00 0x50 0x0f 0x01 0x50 0x10 0x01 0x50 0x11 0x01 0x50 0x12 0x01 0x50 0x13 0x01 0x50 0x14 0x01 0x50 0x15 0x01 0x50 0x16 0x01 0x50 0x17 0x01 0x50 0x18 0x01 0x50 0x19 0x01 0x50 0x1a 0x01 0x50 0x1b 0x01 0x50 0x1c 0x01 0x50 0x1d 0x01>;
				dma-names = "rx1\0rx2\0rx3\0rx4\0rx5\0rx6\0rx7\0rx8\0rx9\0rx10\0rx11\0rx12\0rx13\0rx14\0rx15\0tx1\0tx2\0tx3\0tx4\0tx5\0tx6\0tx7\0tx8\0tx9\0tx10\0tx11\0tx12\0tx13\0tx14\0tx15";
				phandle = <0x291>;
			};

			dma-controller@2000 {
				compatible = "ti,am3359-cppi41";
				reg = <0x00 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0x4000>;
				reg-names = "glue\0controller\0scheduler\0queuemgr";
				interrupts = <0x11>;
				interrupt-names = "glue";
				#dma-cells = <0x02>;
				#dma-channels = <0x1e>;
				#dma-requests = <0x100>;
				phandle = <0x50>;
			};
		};

		sram@40300000 {
			compatible = "mmio-sram";
			reg = <0x40300000 0x10000>;
			ranges = <0x00 0x40300000 0x10000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x292>;

			pm-code-sram@0 {
				compatible = "ti,sram";
				reg = <0x00 0x1000>;
				protect-exec;
				phandle = <0x07>;
			};

			pm-data-sram@1000 {
				compatible = "ti,sram";
				reg = <0x1000 0x1000>;
				pool;
				phandle = <0x08>;
			};
		};

		emif@4c000000 {
			compatible = "ti,emif-am3352";
			reg = <0x4c000000 0x1000000>;
			ti,hwmods = "emif";
			interrupts = <0x65>;
			sram = <0x07 0x08>;
			ti,no-idle;
			phandle = <0x293>;
		};

		gpmc@50000000 {
			compatible = "ti,am3352-gpmc";
			ti,hwmods = "gpmc";
			ti,no-idle-on-init;
			reg = <0x50000000 0x2000>;
			interrupts = <0x64>;
			dmas = <0x21 0x34 0x00>;
			dma-names = "rxtx";
			gpmc,num-cs = <0x07>;
			gpmc,num-waitpins = <0x02>;
			#address-cells = <0x02>;
			#size-cells = <0x01>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			gpio-controller;
			#gpio-cells = <0x02>;
			status = "disabled";
			phandle = <0x294>;
		};

		target-module@53100000 {
			compatible = "ti,sysc-omap3-sham\0ti,sysc";
			reg = <0x53100100 0x04 0x53100110 0x04 0x53100114 0x04>;
			reg-names = "rev\0sysc\0syss";
			ti,sysc-mask = <0x03>;
			ti,sysc-sidle = <0x00 0x01 0x02>;
			ti,syss-mask = <0x01>;
			clocks = <0x4a 0x7c 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x53100000 0x1000>;
			phandle = <0x295>;

			sham@0 {
				compatible = "ti,omap4-sham";
				reg = <0x00 0x200>;
				interrupts = <0x6d>;
				dmas = <0x21 0x24 0x00>;
				dma-names = "rx";
				status = "okay";
				phandle = <0x296>;
			};
		};

		target-module@53500000 {
			compatible = "ti,sysc-omap2\0ti,sysc";
			reg = <0x53500080 0x04 0x53500084 0x04 0x53500088 0x04>;
			reg-names = "rev\0sysc\0syss";
			ti,sysc-mask = <0x03>;
			ti,sysc-sidle = <0x00 0x01 0x02 0x03>;
			ti,syss-mask = <0x01>;
			clocks = <0x4a 0x70 0x00>;
			clock-names = "fck";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x53500000 0x1000>;
			phandle = <0x297>;

			aes@0 {
				compatible = "ti,omap4-aes";
				reg = <0x00 0xa0>;
				interrupts = <0x67>;
				dmas = <0x21 0x06 0x00 0x21 0x05 0x00>;
				dma-names = "tx\0rx";
				status = "okay";
				phandle = <0x298>;
			};
		};

		target-module@56000000 {
			compatible = "ti,sysc-omap4\0ti,sysc";
			reg = <0x5600fe00 0x04 0x5600fe10 0x04>;
			reg-names = "rev\0sysc";
			ti,sysc-midle = <0x00 0x01 0x02>;
			ti,sysc-sidle = <0x00 0x01 0x02>;
			clocks = <0x53 0x04 0x00>;
			clock-names = "fck";
			power-domains = <0x54>;
			resets = <0x54 0x00>;
			reset-names = "rstctrl";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges = <0x00 0x56000000 0x1000000>;

			gpu@0 {
				compatible = "ti,am3352-sgx530\0img,sgx530";
				reg = <0x00 0x10000>;
				interrupts = <0x25>;
				clocks = <0x55>;
				clock-names = "fclk";
				phandle = <0x299>;
			};
		};

		P8_03_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0x56>;
			pinctrl-1 = <0x57>;
			pinctrl-2 = <0x58>;
			pinctrl-3 = <0x59>;
		};

		P8_04_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0x5a>;
			pinctrl-1 = <0x5b>;
			pinctrl-2 = <0x5c>;
			pinctrl-3 = <0x5d>;
		};

		P8_05_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0x5e>;
			pinctrl-1 = <0x5f>;
			pinctrl-2 = <0x60>;
			pinctrl-3 = <0x61>;
		};

		P8_06_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0x62>;
			pinctrl-1 = <0x63>;
			pinctrl-2 = <0x64>;
			pinctrl-3 = <0x65>;
		};

		P8_07_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0timer";
			pinctrl-0 = <0x66>;
			pinctrl-1 = <0x67>;
			pinctrl-2 = <0x68>;
			pinctrl-3 = <0x69>;
			pinctrl-4 = <0x6a>;
		};

		P8_08_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0timer";
			pinctrl-0 = <0x6b>;
			pinctrl-1 = <0x6c>;
			pinctrl-2 = <0x6d>;
			pinctrl-3 = <0x6e>;
			pinctrl-4 = <0x6f>;
		};

		P8_09_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0timer";
			pinctrl-0 = <0x70>;
			pinctrl-1 = <0x71>;
			pinctrl-2 = <0x72>;
			pinctrl-3 = <0x73>;
			pinctrl-4 = <0x74>;
		};

		P8_10_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0timer";
			pinctrl-0 = <0x75>;
			pinctrl-1 = <0x76>;
			pinctrl-2 = <0x77>;
			pinctrl-3 = <0x78>;
			pinctrl-4 = <0x79>;
		};

		P8_11_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout";
			pinctrl-0 = <0x7a>;
			pinctrl-1 = <0x7b>;
			pinctrl-2 = <0x7c>;
			pinctrl-3 = <0x7d>;
			pinctrl-4 = <0x7e>;
			pinctrl-5 = <0x7f>;
		};

		P8_12_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout";
			pinctrl-0 = <0x80>;
			pinctrl-1 = <0x81>;
			pinctrl-2 = <0x82>;
			pinctrl-3 = <0x83>;
			pinctrl-4 = <0x84>;
			pinctrl-5 = <0x85>;
		};

		P8_13_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x86>;
			pinctrl-1 = <0x87>;
			pinctrl-2 = <0x88>;
			pinctrl-3 = <0x89>;
			pinctrl-4 = <0x8a>;
		};

		P8_14_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x8b>;
			pinctrl-1 = <0x8c>;
			pinctrl-2 = <0x8d>;
			pinctrl-3 = <0x8e>;
			pinctrl-4 = <0x8f>;
		};

		P8_15_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pru_ecap_pwm\0pruin";
			pinctrl-0 = <0x90>;
			pinctrl-1 = <0x91>;
			pinctrl-2 = <0x92>;
			pinctrl-3 = <0x93>;
			pinctrl-4 = <0x94>;
			pinctrl-5 = <0x95>;
			pinctrl-6 = <0x96>;
		};

		P8_16_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruin";
			pinctrl-0 = <0x97>;
			pinctrl-1 = <0x98>;
			pinctrl-2 = <0x99>;
			pinctrl-3 = <0x9a>;
			pinctrl-4 = <0x9b>;
			pinctrl-5 = <0x9c>;
		};

		P8_17_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x9d>;
			pinctrl-1 = <0x9e>;
			pinctrl-2 = <0x9f>;
			pinctrl-3 = <0xa0>;
			pinctrl-4 = <0xa1>;
		};

		P8_18_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xa2>;
			pinctrl-1 = <0xa3>;
			pinctrl-2 = <0xa4>;
			pinctrl-3 = <0xa5>;
		};

		P8_19_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0xa6>;
			pinctrl-1 = <0xa7>;
			pinctrl-2 = <0xa8>;
			pinctrl-3 = <0xa9>;
			pinctrl-4 = <0xaa>;
		};

		P8_20_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xab>;
			pinctrl-1 = <0xac>;
			pinctrl-2 = <0xad>;
			pinctrl-3 = <0xae>;
			pinctrl-4 = <0xaf>;
			pinctrl-5 = <0xb0>;
		};

		P8_21_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xb1>;
			pinctrl-1 = <0xb2>;
			pinctrl-2 = <0xb3>;
			pinctrl-3 = <0xb4>;
			pinctrl-4 = <0xb5>;
			pinctrl-5 = <0xb6>;
		};

		P8_22_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xb7>;
			pinctrl-1 = <0xb8>;
			pinctrl-2 = <0xb9>;
			pinctrl-3 = <0xba>;
		};

		P8_23_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xbb>;
			pinctrl-1 = <0xbc>;
			pinctrl-2 = <0xbd>;
			pinctrl-3 = <0xbe>;
		};

		P8_24_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xbf>;
			pinctrl-1 = <0xc0>;
			pinctrl-2 = <0xc1>;
			pinctrl-3 = <0xc2>;
		};

		P8_25_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xc3>;
			pinctrl-1 = <0xc4>;
			pinctrl-2 = <0xc5>;
			pinctrl-3 = <0xc6>;
		};

		P8_26_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0xc7>;
			pinctrl-1 = <0xc8>;
			pinctrl-2 = <0xc9>;
			pinctrl-3 = <0xca>;
		};

		P8_27_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			pinctrl-2 = <0xcd>;
			pinctrl-3 = <0xce>;
			pinctrl-4 = <0xcf>;
			pinctrl-5 = <0xd0>;
		};

		P8_28_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xd1>;
			pinctrl-1 = <0xd2>;
			pinctrl-2 = <0xd3>;
			pinctrl-3 = <0xd4>;
			pinctrl-4 = <0xd5>;
			pinctrl-5 = <0xd6>;
		};

		P8_29_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xd7>;
			pinctrl-1 = <0xd8>;
			pinctrl-2 = <0xd9>;
			pinctrl-3 = <0xda>;
			pinctrl-4 = <0xdb>;
			pinctrl-5 = <0xdc>;
		};

		P8_30_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pruout\0pruin";
			pinctrl-0 = <0xdd>;
			pinctrl-1 = <0xde>;
			pinctrl-2 = <0xdf>;
			pinctrl-3 = <0xe0>;
			pinctrl-4 = <0xe1>;
			pinctrl-5 = <0xe2>;
		};

		P8_31_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart\0eqep";
			pinctrl-0 = <0xe3>;
			pinctrl-1 = <0xe4>;
			pinctrl-2 = <0xe5>;
			pinctrl-3 = <0xe6>;
			pinctrl-4 = <0xe7>;
			pinctrl-5 = <0xe8>;
		};

		P8_32_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep";
			pinctrl-0 = <0xe9>;
			pinctrl-1 = <0xea>;
			pinctrl-2 = <0xeb>;
			pinctrl-3 = <0xec>;
			pinctrl-4 = <0xed>;
		};

		P8_33_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep";
			pinctrl-0 = <0xee>;
			pinctrl-1 = <0xef>;
			pinctrl-2 = <0xf0>;
			pinctrl-3 = <0xf1>;
			pinctrl-4 = <0xf2>;
		};

		P8_34_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0xf3>;
			pinctrl-1 = <0xf4>;
			pinctrl-2 = <0xf5>;
			pinctrl-3 = <0xf6>;
			pinctrl-4 = <0xf7>;
		};

		P8_35_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep";
			pinctrl-0 = <0xf8>;
			pinctrl-1 = <0xf9>;
			pinctrl-2 = <0xfa>;
			pinctrl-3 = <0xfb>;
			pinctrl-4 = <0xfc>;
		};

		P8_36_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0xfd>;
			pinctrl-1 = <0xfe>;
			pinctrl-2 = <0xff>;
			pinctrl-3 = <0x100>;
			pinctrl-4 = <0x101>;
		};

		P8_37_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart\0pwm";
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			pinctrl-2 = <0x104>;
			pinctrl-3 = <0x105>;
			pinctrl-4 = <0x106>;
			pinctrl-5 = <0x107>;
		};

		P8_38_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart\0pwm";
			pinctrl-0 = <0x108>;
			pinctrl-1 = <0x109>;
			pinctrl-2 = <0x10a>;
			pinctrl-3 = <0x10b>;
			pinctrl-4 = <0x10c>;
			pinctrl-5 = <0x10d>;
		};

		P8_39_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x10e>;
			pinctrl-1 = <0x10f>;
			pinctrl-2 = <0x110>;
			pinctrl-3 = <0x111>;
			pinctrl-4 = <0x112>;
			pinctrl-5 = <0x113>;
			pinctrl-6 = <0x114>;
		};

		P8_40_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x115>;
			pinctrl-1 = <0x116>;
			pinctrl-2 = <0x117>;
			pinctrl-3 = <0x118>;
			pinctrl-4 = <0x119>;
			pinctrl-5 = <0x11a>;
			pinctrl-6 = <0x11b>;
		};

		P8_41_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x11c>;
			pinctrl-1 = <0x11d>;
			pinctrl-2 = <0x11e>;
			pinctrl-3 = <0x11f>;
			pinctrl-4 = <0x120>;
			pinctrl-5 = <0x121>;
			pinctrl-6 = <0x122>;
		};

		P8_42_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x123>;
			pinctrl-1 = <0x124>;
			pinctrl-2 = <0x125>;
			pinctrl-3 = <0x126>;
			pinctrl-4 = <0x127>;
			pinctrl-5 = <0x128>;
			pinctrl-6 = <0x129>;
		};

		P8_43_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x12a>;
			pinctrl-1 = <0x12b>;
			pinctrl-2 = <0x12c>;
			pinctrl-3 = <0x12d>;
			pinctrl-4 = <0x12e>;
			pinctrl-5 = <0x12f>;
			pinctrl-6 = <0x130>;
		};

		P8_44_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x131>;
			pinctrl-1 = <0x132>;
			pinctrl-2 = <0x133>;
			pinctrl-3 = <0x134>;
			pinctrl-4 = <0x135>;
			pinctrl-5 = <0x136>;
			pinctrl-6 = <0x137>;
		};

		P8_45_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x138>;
			pinctrl-1 = <0x139>;
			pinctrl-2 = <0x13a>;
			pinctrl-3 = <0x13b>;
			pinctrl-4 = <0x13c>;
			pinctrl-5 = <0x13d>;
			pinctrl-6 = <0x13e>;
		};

		P8_46_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x13f>;
			pinctrl-1 = <0x140>;
			pinctrl-2 = <0x141>;
			pinctrl-3 = <0x142>;
			pinctrl-4 = <0x143>;
			pinctrl-5 = <0x144>;
			pinctrl-6 = <0x145>;
		};

		P9_11_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart";
			pinctrl-0 = <0x146>;
			pinctrl-1 = <0x147>;
			pinctrl-2 = <0x148>;
			pinctrl-3 = <0x149>;
			pinctrl-4 = <0x14a>;
		};

		P9_12_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd";
			pinctrl-0 = <0x14b>;
			pinctrl-1 = <0x14c>;
			pinctrl-2 = <0x14d>;
			pinctrl-3 = <0x14e>;
		};

		P9_13_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart";
			pinctrl-0 = <0x14f>;
			pinctrl-1 = <0x150>;
			pinctrl-2 = <0x151>;
			pinctrl-3 = <0x152>;
			pinctrl-4 = <0x153>;
		};

		P9_14_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x154>;
			pinctrl-1 = <0x155>;
			pinctrl-2 = <0x156>;
			pinctrl-3 = <0x157>;
			pinctrl-4 = <0x158>;
		};

		P9_15_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x159>;
			pinctrl-1 = <0x15a>;
			pinctrl-2 = <0x15b>;
			pinctrl-3 = <0x15c>;
			pinctrl-4 = <0x15d>;
		};

		P9_16_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x15e>;
			pinctrl-1 = <0x15f>;
			pinctrl-2 = <0x160>;
			pinctrl-3 = <0x161>;
			pinctrl-4 = <0x162>;
		};

		P9_17_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_cs\0i2c\0pwm\0pru_uart";
			pinctrl-0 = <0x163>;
			pinctrl-1 = <0x164>;
			pinctrl-2 = <0x165>;
			pinctrl-3 = <0x166>;
			pinctrl-4 = <0x167>;
			pinctrl-5 = <0x168>;
			pinctrl-6 = <0x169>;
			pinctrl-7 = <0x16a>;
		};

		P9_18_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi\0i2c\0pwm\0pru_uart";
			pinctrl-0 = <0x16b>;
			pinctrl-1 = <0x16c>;
			pinctrl-2 = <0x16d>;
			pinctrl-3 = <0x16e>;
			pinctrl-4 = <0x16f>;
			pinctrl-5 = <0x170>;
			pinctrl-6 = <0x171>;
			pinctrl-7 = <0x172>;
		};

		P9_19_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_cs\0can\0i2c\0pru_uart\0timer";
			pinctrl-0 = <0x173>;
			pinctrl-1 = <0x174>;
			pinctrl-2 = <0x175>;
			pinctrl-3 = <0x176>;
			pinctrl-4 = <0x177>;
			pinctrl-5 = <0x178>;
			pinctrl-6 = <0x179>;
			pinctrl-7 = <0x17a>;
			pinctrl-8 = <0x17b>;
		};

		P9_20_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_cs\0can\0i2c\0pru_uart\0timer";
			pinctrl-0 = <0x17c>;
			pinctrl-1 = <0x17d>;
			pinctrl-2 = <0x17e>;
			pinctrl-3 = <0x17f>;
			pinctrl-4 = <0x180>;
			pinctrl-5 = <0x181>;
			pinctrl-6 = <0x182>;
			pinctrl-7 = <0x183>;
			pinctrl-8 = <0x184>;
		};

		P9_21_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi\0uart\0i2c\0pwm\0pru_uart";
			pinctrl-0 = <0x185>;
			pinctrl-1 = <0x186>;
			pinctrl-2 = <0x187>;
			pinctrl-3 = <0x188>;
			pinctrl-4 = <0x189>;
			pinctrl-5 = <0x18a>;
			pinctrl-6 = <0x18b>;
			pinctrl-7 = <0x18c>;
			pinctrl-8 = <0x18d>;
		};

		P9_22_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_sclk\0uart\0i2c\0pwm\0pru_uart";
			pinctrl-0 = <0x18e>;
			pinctrl-1 = <0x18f>;
			pinctrl-2 = <0x190>;
			pinctrl-3 = <0x191>;
			pinctrl-4 = <0x192>;
			pinctrl-5 = <0x193>;
			pinctrl-6 = <0x194>;
			pinctrl-7 = <0x195>;
			pinctrl-8 = <0x196>;
		};

		P9_23_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0pwm";
			pinctrl-0 = <0x197>;
			pinctrl-1 = <0x198>;
			pinctrl-2 = <0x199>;
			pinctrl-3 = <0x19a>;
			pinctrl-4 = <0x19b>;
		};

		P9_24_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart\0can\0i2c\0pru_uart\0pruin";
			pinctrl-0 = <0x19c>;
			pinctrl-1 = <0x19d>;
			pinctrl-2 = <0x19e>;
			pinctrl-3 = <0x19f>;
			pinctrl-4 = <0x1a0>;
			pinctrl-5 = <0x1a1>;
			pinctrl-6 = <0x1a2>;
			pinctrl-7 = <0x1a3>;
			pinctrl-8 = <0x1a4>;
		};

		P9_25_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x1a5>;
			pinctrl-1 = <0x1a6>;
			pinctrl-2 = <0x1a7>;
			pinctrl-3 = <0x1a8>;
			pinctrl-4 = <0x1a9>;
			pinctrl-5 = <0x1aa>;
			pinctrl-6 = <0x1ab>;
		};

		P9_26_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0uart\0can\0i2c\0pru_uart\0pruin";
			pinctrl-0 = <0x1ac>;
			pinctrl-1 = <0x1ad>;
			pinctrl-2 = <0x1ae>;
			pinctrl-3 = <0x1af>;
			pinctrl-4 = <0x1b0>;
			pinctrl-5 = <0x1b1>;
			pinctrl-6 = <0x1b2>;
			pinctrl-7 = <0x1b3>;
			pinctrl-8 = <0x1b4>;
		};

		P9_27_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x1b5>;
			pinctrl-1 = <0x1b6>;
			pinctrl-2 = <0x1b7>;
			pinctrl-3 = <0x1b8>;
			pinctrl-4 = <0x1b9>;
			pinctrl-5 = <0x1ba>;
			pinctrl-6 = <0x1bb>;
		};

		P9_28_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_cs\0pwm\0pwm2\0pruout\0pruin";
			pinctrl-0 = <0x1bc>;
			pinctrl-1 = <0x1bd>;
			pinctrl-2 = <0x1be>;
			pinctrl-3 = <0x1bf>;
			pinctrl-4 = <0x1c0>;
			pinctrl-5 = <0x1c1>;
			pinctrl-6 = <0x1c2>;
			pinctrl-7 = <0x1c3>;
			pinctrl-8 = <0x1c4>;
		};

		P9_29_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x1c5>;
			pinctrl-1 = <0x1c6>;
			pinctrl-2 = <0x1c7>;
			pinctrl-3 = <0x1c8>;
			pinctrl-4 = <0x1c9>;
			pinctrl-5 = <0x1ca>;
			pinctrl-6 = <0x1cb>;
			pinctrl-7 = <0x1cc>;
		};

		P9_30_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x1cd>;
			pinctrl-1 = <0x1ce>;
			pinctrl-2 = <0x1cf>;
			pinctrl-3 = <0x1d0>;
			pinctrl-4 = <0x1d1>;
			pinctrl-5 = <0x1d2>;
			pinctrl-6 = <0x1d3>;
			pinctrl-7 = <0x1d4>;
		};

		P9_31_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_sclk\0pwm\0pruout\0pruin";
			pinctrl-0 = <0x1d5>;
			pinctrl-1 = <0x1d6>;
			pinctrl-2 = <0x1d7>;
			pinctrl-3 = <0x1d8>;
			pinctrl-4 = <0x1d9>;
			pinctrl-5 = <0x1da>;
			pinctrl-6 = <0x1db>;
			pinctrl-7 = <0x1dc>;
		};

		P9_41_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0timer\0pruin";
			pinctrl-0 = <0x1dd>;
			pinctrl-1 = <0x1de>;
			pinctrl-2 = <0x1df>;
			pinctrl-3 = <0x1e0>;
			pinctrl-4 = <0x1e1>;
			pinctrl-5 = <0x1e2>;
		};

		P9_91_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x1e3>;
			pinctrl-1 = <0x1e4>;
			pinctrl-2 = <0x1e5>;
			pinctrl-3 = <0x1e6>;
			pinctrl-4 = <0x1e7>;
			pinctrl-5 = <0x1e8>;
			pinctrl-6 = <0x1e9>;
		};

		P9_42_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0spi_cs\0spi_sclk\0uart\0pwm\0pru_ecap_pwm";
			pinctrl-0 = <0x1ea>;
			pinctrl-1 = <0x1eb>;
			pinctrl-2 = <0x1ec>;
			pinctrl-3 = <0x1ed>;
			pinctrl-4 = <0x1ee>;
			pinctrl-5 = <0x1ef>;
			pinctrl-6 = <0x1f0>;
			pinctrl-7 = <0x1f1>;
			pinctrl-8 = <0x1f2>;
		};

		P9_92_pinmux {
			compatible = "bone-pinmux-helper";
			status = "okay";
			pinctrl-names = "default\0gpio\0gpio_pu\0gpio_pd\0eqep\0pruout\0pruin";
			pinctrl-0 = <0x1f3>;
			pinctrl-1 = <0x1f4>;
			pinctrl-2 = <0x1f5>;
			pinctrl-3 = <0x1f6>;
			pinctrl-4 = <0x1f7>;
			pinctrl-5 = <0x1f8>;
			pinctrl-6 = <0x1f9>;
		};

		cape-universal {
			compatible = "gpio-of-helper";
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0;

			P8_03 {
				gpio-name = "P8_03";
				gpio = <0x42 0x06 0x00>;
				input;
				dir-changeable;
			};

			P8_04 {
				gpio-name = "P8_04";
				gpio = <0x42 0x07 0x00>;
				input;
				dir-changeable;
			};

			P8_05 {
				gpio-name = "P8_05";
				gpio = <0x42 0x02 0x00>;
				input;
				dir-changeable;
			};

			P8_06 {
				gpio-name = "P8_06";
				gpio = <0x42 0x03 0x00>;
				input;
				dir-changeable;
			};

			P8_07 {
				gpio-name = "P8_07";
				gpio = <0x1fa 0x02 0x00>;
				input;
				dir-changeable;
			};

			P8_08 {
				gpio-name = "P8_08";
				gpio = <0x1fa 0x03 0x00>;
				input;
				dir-changeable;
			};

			P8_09 {
				gpio-name = "P8_09";
				gpio = <0x1fa 0x05 0x00>;
				input;
				dir-changeable;
			};

			P8_10 {
				gpio-name = "P8_10";
				gpio = <0x1fa 0x04 0x00>;
				input;
				dir-changeable;
			};

			P8_11 {
				gpio-name = "P8_11";
				gpio = <0x42 0x0d 0x00>;
				input;
				dir-changeable;
			};

			P8_12 {
				gpio-name = "P8_12";
				gpio = <0x42 0x0c 0x00>;
				input;
				dir-changeable;
			};

			P8_13 {
				gpio-name = "P8_13";
				gpio = <0x33 0x17 0x00>;
				input;
				dir-changeable;
			};

			P8_14 {
				gpio-name = "P8_14";
				gpio = <0x33 0x1a 0x00>;
				input;
				dir-changeable;
			};

			P8_15 {
				gpio-name = "P8_15";
				gpio = <0x42 0x0f 0x00>;
				input;
				dir-changeable;
			};

			P8_16 {
				gpio-name = "P8_16";
				gpio = <0x42 0x0e 0x00>;
				input;
				dir-changeable;
			};

			P8_17 {
				gpio-name = "P8_17";
				gpio = <0x33 0x1b 0x00>;
				input;
				dir-changeable;
			};

			P8_18 {
				gpio-name = "P8_18";
				gpio = <0x1fa 0x01 0x00>;
				input;
				dir-changeable;
			};

			P8_19 {
				gpio-name = "P8_19";
				gpio = <0x33 0x16 0x00>;
				input;
				dir-changeable;
			};

			P8_20 {
				gpio-name = "P8_20";
				gpio = <0x42 0x1f 0x00>;
				input;
				dir-changeable;
			};

			P8_21 {
				gpio-name = "P8_21";
				gpio = <0x42 0x1e 0x00>;
				input;
				dir-changeable;
			};

			P8_22 {
				gpio-name = "P8_22";
				gpio = <0x42 0x05 0x00>;
				input;
				dir-changeable;
			};

			P8_23 {
				gpio-name = "P8_23";
				gpio = <0x42 0x04 0x00>;
				input;
				dir-changeable;
			};

			P8_24 {
				gpio-name = "P8_24";
				gpio = <0x42 0x01 0x00>;
				input;
				dir-changeable;
			};

			P8_25 {
				gpio-name = "P8_25";
				gpio = <0x42 0x00 0x00>;
				input;
				dir-changeable;
			};

			P8_26 {
				gpio-name = "P8_26";
				gpio = <0x42 0x1d 0x00>;
				input;
				dir-changeable;
			};

			P8_27 {
				gpio-name = "P8_27";
				gpio = <0x1fa 0x16 0x00>;
				input;
				dir-changeable;
			};

			P8_28 {
				gpio-name = "P8_28";
				gpio = <0x1fa 0x18 0x00>;
				input;
				dir-changeable;
			};

			P8_29 {
				gpio-name = "P8_29";
				gpio = <0x1fa 0x17 0x00>;
				input;
				dir-changeable;
			};

			P8_30 {
				gpio-name = "P8_30";
				gpio = <0x1fa 0x19 0x00>;
				input;
				dir-changeable;
			};

			P8_31 {
				gpio-name = "P8_31";
				gpio = <0x33 0x0a 0x00>;
				input;
				dir-changeable;
			};

			P8_32 {
				gpio-name = "P8_32";
				gpio = <0x33 0x0b 0x00>;
				input;
				dir-changeable;
			};

			P8_33 {
				gpio-name = "P8_33";
				gpio = <0x33 0x09 0x00>;
				input;
				dir-changeable;
			};

			P8_34 {
				gpio-name = "P8_34";
				gpio = <0x1fa 0x11 0x00>;
				input;
				dir-changeable;
			};

			P8_35 {
				gpio-name = "P8_35";
				gpio = <0x33 0x08 0x00>;
				input;
				dir-changeable;
			};

			P8_36 {
				gpio-name = "P8_36";
				gpio = <0x1fa 0x10 0x00>;
				input;
				dir-changeable;
			};

			P8_37 {
				gpio-name = "P8_37";
				gpio = <0x1fa 0x0e 0x00>;
				input;
				dir-changeable;
			};

			P8_38 {
				gpio-name = "P8_38";
				gpio = <0x1fa 0x0f 0x00>;
				input;
				dir-changeable;
			};

			P8_39 {
				gpio-name = "P8_39";
				gpio = <0x1fa 0x0c 0x00>;
				input;
				dir-changeable;
			};

			P8_40 {
				gpio-name = "P8_40";
				gpio = <0x1fa 0x0d 0x00>;
				input;
				dir-changeable;
			};

			P8_41 {
				gpio-name = "P8_41";
				gpio = <0x1fa 0x0a 0x00>;
				input;
				dir-changeable;
			};

			P8_42 {
				gpio-name = "P8_42";
				gpio = <0x1fa 0x0b 0x00>;
				input;
				dir-changeable;
			};

			P8_43 {
				gpio-name = "P8_43";
				gpio = <0x1fa 0x08 0x00>;
				input;
				dir-changeable;
			};

			P8_44 {
				gpio-name = "P8_44";
				gpio = <0x1fa 0x09 0x00>;
				input;
				dir-changeable;
			};

			P8_45 {
				gpio-name = "P8_45";
				gpio = <0x1fa 0x06 0x00>;
				input;
				dir-changeable;
			};

			P8_46 {
				gpio-name = "P8_46";
				gpio = <0x1fa 0x07 0x00>;
				input;
				dir-changeable;
			};

			P9_11 {
				gpio-name = "P9_11";
				gpio = <0x33 0x1e 0x00>;
				input;
				dir-changeable;
			};

			P9_12 {
				gpio-name = "P9_12";
				gpio = <0x42 0x1c 0x00>;
				input;
				dir-changeable;
			};

			P9_13 {
				gpio-name = "P9_13";
				gpio = <0x33 0x1f 0x00>;
				input;
				dir-changeable;
			};

			P9_14 {
				gpio-name = "P9_14";
				gpio = <0x42 0x12 0x00>;
				input;
				dir-changeable;
			};

			P9_15 {
				gpio-name = "P9_15";
				gpio = <0x42 0x10 0x00>;
				input;
				dir-changeable;
			};

			P9_16 {
				gpio-name = "P9_16";
				gpio = <0x42 0x13 0x00>;
				input;
				dir-changeable;
			};

			P9_17 {
				gpio-name = "P9_17";
				gpio = <0x33 0x05 0x00>;
				input;
				dir-changeable;
			};

			P9_18 {
				gpio-name = "P9_18";
				gpio = <0x33 0x04 0x00>;
				input;
				dir-changeable;
			};

			P9_19 {
				gpio-name = "P9_19";
				gpio = <0x33 0x0d 0x00>;
				input;
				dir-changeable;
			};

			P9_20 {
				gpio-name = "P9_20";
				gpio = <0x33 0x0c 0x00>;
				input;
				dir-changeable;
			};

			P9_21 {
				gpio-name = "P9_21";
				gpio = <0x33 0x03 0x00>;
				input;
				dir-changeable;
			};

			P9_22 {
				gpio-name = "P9_22";
				gpio = <0x33 0x02 0x00>;
				input;
				dir-changeable;
			};

			P9_23 {
				gpio-name = "P9_23";
				gpio = <0x42 0x11 0x00>;
				input;
				dir-changeable;
			};

			P9_24 {
				gpio-name = "P9_24";
				gpio = <0x33 0x0f 0x00>;
				input;
				dir-changeable;
			};

			P9_25 {
				gpio-name = "P9_25";
				gpio = <0x1fb 0x15 0x00>;
				input;
				dir-changeable;
			};

			P9_26 {
				gpio-name = "P9_26";
				gpio = <0x33 0x0e 0x00>;
				input;
				dir-changeable;
			};

			P9_27 {
				gpio-name = "P9_27";
				gpio = <0x1fb 0x13 0x00>;
				input;
				dir-changeable;
			};

			P9_28 {
				gpio-name = "P9_28";
				gpio = <0x1fb 0x11 0x00>;
				input;
				dir-changeable;
			};

			P9_29 {
				gpio-name = "P9_29";
				gpio = <0x1fb 0x0f 0x00>;
				input;
				dir-changeable;
			};

			P9_30 {
				gpio-name = "P9_30";
				gpio = <0x1fb 0x10 0x00>;
				input;
				dir-changeable;
			};

			P9_31 {
				gpio-name = "P9_31";
				gpio = <0x1fb 0x0e 0x00>;
				input;
				dir-changeable;
			};

			P9_41 {
				gpio-name = "P9_41";
				gpio = <0x33 0x14 0x00>;
				input;
				dir-changeable;
			};

			P9_91 {
				gpio-name = "P9_91";
				gpio = <0x1fb 0x14 0x00>;
				input;
				dir-changeable;
			};

			P9_42 {
				gpio-name = "P9_42";
				gpio = <0x33 0x07 0x00>;
				input;
				dir-changeable;
			};

			P9_92 {
				gpio-name = "P9_92";
				gpio = <0x1fb 0x12 0x00>;
				input;
				dir-changeable;
			};
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x10000000>;
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = <0x1fc>;
		compatible = "gpio-leds";

		led2 {
			label = "beaglebone:green:usr0";
			gpios = <0x42 0x15 0x00>;
			linux,default-trigger = "heartbeat";
			default-state = "off";
		};

		led3 {
			label = "beaglebone:green:usr1";
			gpios = <0x42 0x16 0x00>;
			linux,default-trigger = "mmc0";
			default-state = "off";
		};

		led4 {
			label = "beaglebone:green:usr2";
			gpios = <0x42 0x17 0x00>;
			linux,default-trigger = "cpu0";
			default-state = "off";
		};

		led5 {
			label = "beaglebone:green:usr3";
			gpios = <0x42 0x18 0x00>;
			linux,default-trigger = "mmc1";
			default-state = "off";
		};

		led_P8_03 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x06 0x00>;
			phandle = <0x29a>;
		};

		led_P8_04 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x07 0x00>;
			phandle = <0x29b>;
		};

		led_P8_05 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x02 0x00>;
			phandle = <0x29c>;
		};

		led_P8_06 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x03 0x00>;
			phandle = <0x29d>;
		};

		led_P8_07 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x02 0x00>;
			phandle = <0x29e>;
		};

		led_P8_08 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x03 0x00>;
			phandle = <0x29f>;
		};

		led_P8_09 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x05 0x00>;
			phandle = <0x2a0>;
		};

		led_P8_10 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x04 0x00>;
			phandle = <0x2a1>;
		};

		led_P8_11 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x0d 0x00>;
			phandle = <0x2a2>;
		};

		led_P8_12 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x0c 0x00>;
			phandle = <0x2a3>;
		};

		led_P8_13 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x17 0x00>;
			phandle = <0x2a4>;
		};

		led_P8_14 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x1a 0x00>;
			phandle = <0x2a5>;
		};

		led_P8_15 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x0f 0x00>;
			phandle = <0x2a6>;
		};

		led_P8_16 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x0e 0x00>;
			phandle = <0x2a7>;
		};

		led_P8_17 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x1b 0x00>;
			phandle = <0x2a8>;
		};

		led_P8_18 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x01 0x00>;
			phandle = <0x2a9>;
		};

		led_P8_19 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x16 0x00>;
			phandle = <0x2aa>;
		};

		led_P8_20 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x1f 0x00>;
			phandle = <0x2ab>;
		};

		led_P8_21 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x1e 0x00>;
			phandle = <0x2ac>;
		};

		led_P8_22 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x05 0x00>;
			phandle = <0x2ad>;
		};

		led_P8_23 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x04 0x00>;
			phandle = <0x2ae>;
		};

		led_P8_24 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x01 0x00>;
			phandle = <0x2af>;
		};

		led_P8_25 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x00 0x00>;
			phandle = <0x2b0>;
		};

		led_P8_26 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x1d 0x00>;
			phandle = <0x2b1>;
		};

		led_P8_27 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x16 0x00>;
			phandle = <0x2b2>;
		};

		led_P8_28 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x18 0x00>;
			phandle = <0x2b3>;
		};

		led_P8_29 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x17 0x00>;
			phandle = <0x2b4>;
		};

		led_P8_30 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x19 0x00>;
			phandle = <0x2b5>;
		};

		led_P8_31 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0a 0x00>;
			phandle = <0x2b6>;
		};

		led_P8_32 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0b 0x00>;
			phandle = <0x2b7>;
		};

		led_P8_33 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x09 0x00>;
			phandle = <0x2b8>;
		};

		led_P8_34 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x11 0x00>;
			phandle = <0x2b9>;
		};

		led_P8_35 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x08 0x00>;
			phandle = <0x2ba>;
		};

		led_P8_36 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x10 0x00>;
			phandle = <0x2bb>;
		};

		led_P8_37 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0e 0x00>;
			phandle = <0x2bc>;
		};

		led_P8_38 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0f 0x00>;
			phandle = <0x2bd>;
		};

		led_P8_39 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0c 0x00>;
			phandle = <0x2be>;
		};

		led_P8_40 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0d 0x00>;
			phandle = <0x2bf>;
		};

		led_P8_41 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0a 0x00>;
			phandle = <0x2c0>;
		};

		led_P8_42 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x0b 0x00>;
			phandle = <0x2c1>;
		};

		led_P8_43 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x08 0x00>;
			phandle = <0x2c2>;
		};

		led_P8_44 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x09 0x00>;
			phandle = <0x2c3>;
		};

		led_P8_45 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x06 0x00>;
			phandle = <0x2c4>;
		};

		led_P8_46 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fa 0x07 0x00>;
			phandle = <0x2c5>;
		};

		led_P9_11 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x1e 0x00>;
			phandle = <0x2c6>;
		};

		led_P9_12 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x1c 0x00>;
			phandle = <0x2c7>;
		};

		led_P9_13 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x1f 0x00>;
			phandle = <0x2c8>;
		};

		led_P9_14 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x12 0x00>;
			phandle = <0x2c9>;
		};

		led_P9_15 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x10 0x00>;
			phandle = <0x2ca>;
		};

		led_P9_16 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x13 0x00>;
			phandle = <0x2cb>;
		};

		led_P9_17 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x05 0x00>;
			phandle = <0x2cc>;
		};

		led_P9_18 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x04 0x00>;
			phandle = <0x2cd>;
		};

		led_P9_19 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0d 0x00>;
			phandle = <0x2ce>;
		};

		led_P9_20 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0c 0x00>;
			phandle = <0x2cf>;
		};

		led_P9_21 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x03 0x00>;
			phandle = <0x2d0>;
		};

		led_P9_22 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x02 0x00>;
			phandle = <0x2d1>;
		};

		led_P9_23 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x42 0x11 0x00>;
			phandle = <0x2d2>;
		};

		led_P9_24 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0f 0x00>;
			phandle = <0x2d3>;
		};

		led_P9_25 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x15 0x00>;
			phandle = <0x2d4>;
		};

		led_P9_26 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x0e 0x00>;
			phandle = <0x2d5>;
		};

		led_P9_27 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x13 0x00>;
			phandle = <0x2d6>;
		};

		led_P9_28 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x11 0x00>;
			phandle = <0x2d7>;
		};

		led_P9_29 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x0f 0x00>;
			phandle = <0x2d8>;
		};

		led_P9_30 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x10 0x00>;
			phandle = <0x2d9>;
		};

		led_P9_31 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x0e 0x00>;
			phandle = <0x2da>;
		};

		led_P9_41 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x14 0x00>;
			phandle = <0x2db>;
		};

		led_P9_91 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x14 0x00>;
			phandle = <0x2dc>;
		};

		led_P9_42 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x07 0x00>;
			phandle = <0x2dd>;
		};

		led_P9_92 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x1fb 0x12 0x00>;
			phandle = <0x2de>;
		};

		led_A15 {
			status = "disabled";
			linux,default-trigger = "default-off";
			gpios = <0x33 0x13 0x00>;
			phandle = <0x2df>;
		};
	};

	fixedregulator0 {
		compatible = "regulator-fixed";
		regulator-name = "vmmcsd_fixed";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		phandle = <0x34>;
	};

	not_available {
		phandle = <0x2e0>;
	};

	__symbols__ {
		mpu_gate = "/cpus/idle-states/mpu_gate";
		cpu0_opp_table = "/opp-table";
		ocp = "/ocp";
		l4_wkup = "/ocp/interconnect@44c00000";
		wkup_m3 = "/ocp/interconnect@44c00000/wkup_m3@100000";
		prcm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0";
		prcm_clocks = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks";
		clk_32768_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clk_32768_ck";
		clk_rc32k_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clk_rc32k_ck";
		virt_19200000_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/virt_19200000_ck";
		virt_24000000_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/virt_24000000_ck";
		virt_25000000_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/virt_25000000_ck";
		virt_26000000_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/virt_26000000_ck";
		tclkin_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/tclkin_ck";
		dpll_core_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_ck@490";
		dpll_core_x2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_x2_ck";
		dpll_core_m4_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_m4_ck@480";
		dpll_core_m5_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_m5_ck@484";
		dpll_core_m6_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_m6_ck@4d8";
		dpll_mpu_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_mpu_ck@488";
		dpll_mpu_m2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_mpu_m2_ck@4a8";
		dpll_ddr_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_ddr_ck@494";
		dpll_ddr_m2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_ddr_m2_ck@4a0";
		dpll_ddr_m2_div2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_ddr_m2_div2_ck";
		dpll_disp_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_disp_ck@498";
		dpll_disp_m2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_disp_m2_ck@4a4";
		dpll_per_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_per_ck@48c";
		dpll_per_m2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_per_m2_ck@4ac";
		dpll_per_m2_div4_wkupdm_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_per_m2_div4_wkupdm_ck";
		dpll_per_m2_div4_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_per_m2_div4_ck";
		clk_24mhz = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clk_24mhz";
		clkdiv32k_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clkdiv32k_ck";
		l3_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l3_gclk";
		pruss_ocp_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/pruss_ocp_gclk@530";
		mmu_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/mmu_fck@914";
		timer1_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer1_fck@528";
		timer2_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer2_fck@508";
		timer3_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer3_fck@50c";
		timer4_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer4_fck@510";
		timer5_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer5_fck@518";
		timer6_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer6_fck@51c";
		timer7_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/timer7_fck@504";
		usbotg_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/usbotg_fck@47c";
		dpll_core_m4_div2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/dpll_core_m4_div2_ck";
		ieee5000_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/ieee5000_fck@e4";
		wdt1_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/wdt1_fck@538";
		l4_rtc_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l4_rtc_gclk";
		l4hs_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l4hs_gclk";
		l3s_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l3s_gclk";
		l4fw_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l4fw_gclk";
		l4ls_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/l4ls_gclk";
		sysclk_div_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/sysclk_div_ck";
		cpsw_125mhz_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/cpsw_125mhz_gclk";
		cpsw_cpts_rft_clk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/cpsw_cpts_rft_clk@520";
		gpio0_dbclk_mux_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/gpio0_dbclk_mux_ck@53c";
		lcd_gclk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/lcd_gclk@534";
		mmc_clk = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/mmc_clk";
		gfx_fclk_clksel_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/gfx_fclk_clksel_ck@52c";
		gfx_fck_div_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/gfx_fck_div_ck@52c";
		sysclkout_pre_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/sysclkout_pre_ck@700";
		clkout2_div_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clkout2_div_ck@700";
		clkout2_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clocks/clkout2_ck@700";
		prcm_clockdomains = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/clockdomains";
		per_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0";
		l4ls_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/l4ls-clkctrl@38";
		l3s_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/l3s-clkctrl@1c";
		l3_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/l3-clkctrl@24";
		l4hs_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/l4hs-clkctrl@120";
		pruss_ocp_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/pruss-ocp-clkctrl@e8";
		cpsw_125mhz_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/cpsw-125mhz-clkctrl@0";
		lcdc_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/lcdc-clkctrl@18";
		clk_24mhz_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/per-cm@0/clk-24mhz-clkctrl@14c";
		wkup_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/wkup-cm@400";
		l4_wkup_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/wkup-cm@400/l4-wkup-clkctrl@0";
		l3_aon_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/wkup-cm@400/l3-aon-clkctrl@14";
		l4_wkup_aon_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/wkup-cm@400/l4-wkup-aon-clkctrl@b0";
		mpu_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/mpu-cm@600";
		mpu_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/mpu-cm@600/mpu-clkctrl@0";
		l4_rtc_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/l4-rtc-cm@800";
		l4_rtc_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/l4-rtc-cm@800/l4-rtc-clkctrl@0";
		gfx_l3_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/gfx-l3-cm@900";
		gfx_l3_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/gfx-l3-cm@900/gfx-l3-clkctrl@0";
		l4_cefuse_cm = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/l4-cefuse-cm@a00";
		l4_cefuse_clkctrl = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/l4-cefuse-cm@a00/l4-cefuse-clkctrl@0";
		prm_per = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/prm@c00";
		prm_wkup = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/prm@d00";
		prm_device = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/prm@f00";
		prm_gfx = "/ocp/interconnect@44c00000/segment@200000/target-module@0/prcm@0/prm@1100";
		gpio0_target = "/ocp/interconnect@44c00000/segment@200000/target-module@7000";
		gpio0 = "/ocp/interconnect@44c00000/segment@200000/target-module@7000/gpio@0";
		uart0 = "/ocp/interconnect@44c00000/segment@200000/target-module@9000/serial@0";
		i2c0 = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0";
		tps = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24";
		dcdc1_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@0";
		dcdc2_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@1";
		dcdc3_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@2";
		ldo1_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@3";
		ldo2_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@4";
		ldo3_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@5";
		ldo4_reg = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/tps@24/regulators/regulator@6";
		baseboard_eeprom = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/baseboard_eeprom@50";
		baseboard_data = "/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0/baseboard_eeprom@50/baseboard_data@0";
		bone_adc = "/ocp/interconnect@44c00000/segment@200000/target-module@d000/tscadc@0";
		tscadc = "/ocp/interconnect@44c00000/segment@200000/target-module@d000/tscadc@0";
		am335x_adc = "/ocp/interconnect@44c00000/segment@200000/target-module@d000/tscadc@0/adc";
		scm = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0";
		bone_pinmux = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800";
		am33xx_pinmux = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800";
		user_leds_s0 = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/user_leds_s0";
		i2c0_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_i2c0_pins";
		i2c2_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_i2c2_pins";
		uart0_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_uart0_pins";
		cpsw_default = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/cpsw_default";
		cpsw_sleep = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/cpsw_sleep";
		davinci_mdio_default = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/davinci_mdio_default";
		davinci_mdio_sleep = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/davinci_mdio_sleep";
		mmc1_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_mmc1_pins";
		emmc_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_emmc_pins";
		P8_03_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_03_default_pin";
		P8_03_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_03_gpio_pin";
		P8_03_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_03_gpio_pu_pin";
		P8_03_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_03_gpio_pd_pin";
		P8_04_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_04_default_pin";
		P8_04_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_04_gpio_pin";
		P8_04_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_04_gpio_pu_pin";
		P8_04_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_04_gpio_pd_pin";
		P8_05_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_05_default_pin";
		P8_05_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_05_gpio_pin";
		P8_05_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_05_gpio_pu_pin";
		P8_05_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_05_gpio_pd_pin";
		P8_06_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_06_default_pin";
		P8_06_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_06_gpio_pin";
		P8_06_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_06_gpio_pu_pin";
		P8_06_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_06_gpio_pd_pin";
		P8_07_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_07_default_pin";
		P8_07_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_07_gpio_pin";
		P8_07_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_07_gpio_pu_pin";
		P8_07_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_07_gpio_pd_pin";
		P8_07_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_07_timer_pin";
		P8_08_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_08_default_pin";
		P8_08_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_08_gpio_pin";
		P8_08_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_08_gpio_pu_pin";
		P8_08_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_08_gpio_pd_pin";
		P8_08_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_08_timer_pin";
		P8_09_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_09_default_pin";
		P8_09_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_09_gpio_pin";
		P8_09_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_09_gpio_pu_pin";
		P8_09_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_09_gpio_pd_pin";
		P8_09_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_09_timer_pin";
		P8_10_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_10_default_pin";
		P8_10_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_10_gpio_pin";
		P8_10_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_10_gpio_pu_pin";
		P8_10_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_10_gpio_pd_pin";
		P8_10_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_10_timer_pin";
		P8_11_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_default_pin";
		P8_11_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_gpio_pin";
		P8_11_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_gpio_pu_pin";
		P8_11_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_gpio_pd_pin";
		P8_11_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_eqep_pin";
		P8_11_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_11_pruout_pin";
		P8_12_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_default_pin";
		P8_12_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_gpio_pin";
		P8_12_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_gpio_pu_pin";
		P8_12_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_gpio_pd_pin";
		P8_12_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_eqep_pin";
		P8_12_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_12_pruout_pin";
		P8_13_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_13_default_pin";
		P8_13_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_13_gpio_pin";
		P8_13_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_13_gpio_pu_pin";
		P8_13_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_13_gpio_pd_pin";
		P8_13_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_13_pwm_pin";
		P8_14_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_14_default_pin";
		P8_14_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_14_gpio_pin";
		P8_14_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_14_gpio_pu_pin";
		P8_14_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_14_gpio_pd_pin";
		P8_14_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_14_pwm_pin";
		P8_15_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_default_pin";
		P8_15_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_gpio_pin";
		P8_15_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_gpio_pu_pin";
		P8_15_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_gpio_pd_pin";
		P8_15_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_eqep_pin";
		P8_15_pru_ecap_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_pru_ecap_pwm_pin";
		P8_15_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_15_pruin_pin";
		P8_16_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_default_pin";
		P8_16_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_gpio_pin";
		P8_16_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_gpio_pu_pin";
		P8_16_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_gpio_pd_pin";
		P8_16_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_eqep_pin";
		P8_16_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_16_pruin_pin";
		P8_17_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_17_default_pin";
		P8_17_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_17_gpio_pin";
		P8_17_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_17_gpio_pu_pin";
		P8_17_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_17_gpio_pd_pin";
		P8_17_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_17_pwm_pin";
		P8_18_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_18_default_pin";
		P8_18_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_18_gpio_pin";
		P8_18_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_18_gpio_pu_pin";
		P8_18_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_18_gpio_pd_pin";
		P8_19_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_19_default_pin";
		P8_19_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_19_gpio_pin";
		P8_19_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_19_gpio_pu_pin";
		P8_19_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_19_gpio_pd_pin";
		P8_19_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_19_pwm_pin";
		P8_20_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_default_pin";
		P8_20_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_gpio_pin";
		P8_20_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_gpio_pu_pin";
		P8_20_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_gpio_pd_pin";
		P8_20_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_pruout_pin";
		P8_20_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_20_pruin_pin";
		P8_21_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_default_pin";
		P8_21_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_gpio_pin";
		P8_21_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_gpio_pu_pin";
		P8_21_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_gpio_pd_pin";
		P8_21_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_pruout_pin";
		P8_21_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_21_pruin_pin";
		P8_22_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_22_default_pin";
		P8_22_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_22_gpio_pin";
		P8_22_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_22_gpio_pu_pin";
		P8_22_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_22_gpio_pd_pin";
		P8_23_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_23_default_pin";
		P8_23_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_23_gpio_pin";
		P8_23_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_23_gpio_pu_pin";
		P8_23_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_23_gpio_pd_pin";
		P8_24_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_24_default_pin";
		P8_24_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_24_gpio_pin";
		P8_24_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_24_gpio_pu_pin";
		P8_24_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_24_gpio_pd_pin";
		P8_25_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_25_default_pin";
		P8_25_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_25_gpio_pin";
		P8_25_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_25_gpio_pu_pin";
		P8_25_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_25_gpio_pd_pin";
		P8_26_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_26_default_pin";
		P8_26_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_26_gpio_pin";
		P8_26_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_26_gpio_pu_pin";
		P8_26_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_26_gpio_pd_pin";
		P8_27_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_default_pin";
		P8_27_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_gpio_pin";
		P8_27_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_gpio_pu_pin";
		P8_27_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_gpio_pd_pin";
		P8_27_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_pruout_pin";
		P8_27_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_27_pruin_pin";
		P8_28_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_default_pin";
		P8_28_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_gpio_pin";
		P8_28_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_gpio_pu_pin";
		P8_28_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_gpio_pd_pin";
		P8_28_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_pruout_pin";
		P8_28_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_28_pruin_pin";
		P8_29_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_default_pin";
		P8_29_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_gpio_pin";
		P8_29_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_gpio_pu_pin";
		P8_29_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_gpio_pd_pin";
		P8_29_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_pruout_pin";
		P8_29_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_29_pruin_pin";
		P8_30_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_default_pin";
		P8_30_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_gpio_pin";
		P8_30_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_gpio_pu_pin";
		P8_30_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_gpio_pd_pin";
		P8_30_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_pruout_pin";
		P8_30_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_30_pruin_pin";
		P8_31_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_default_pin";
		P8_31_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_gpio_pin";
		P8_31_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_gpio_pu_pin";
		P8_31_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_gpio_pd_pin";
		P8_31_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_eqep_pin";
		P8_31_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_31_uart_pin";
		P8_32_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_32_default_pin";
		P8_32_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_32_gpio_pin";
		P8_32_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_32_gpio_pu_pin";
		P8_32_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_32_gpio_pd_pin";
		P8_32_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_32_eqep_pin";
		P8_33_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_33_default_pin";
		P8_33_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_33_gpio_pin";
		P8_33_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_33_gpio_pu_pin";
		P8_33_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_33_gpio_pd_pin";
		P8_33_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_33_eqep_pin";
		P8_34_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_34_default_pin";
		P8_34_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_34_gpio_pin";
		P8_34_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_34_gpio_pu_pin";
		P8_34_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_34_gpio_pd_pin";
		P8_34_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_34_pwm_pin";
		P8_35_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_35_default_pin";
		P8_35_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_35_gpio_pin";
		P8_35_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_35_gpio_pu_pin";
		P8_35_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_35_gpio_pd_pin";
		P8_35_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_35_eqep_pin";
		P8_36_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_36_default_pin";
		P8_36_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_36_gpio_pin";
		P8_36_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_36_gpio_pu_pin";
		P8_36_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_36_gpio_pd_pin";
		P8_36_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_36_pwm_pin";
		P8_37_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_default_pin";
		P8_37_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_gpio_pin";
		P8_37_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_gpio_pu_pin";
		P8_37_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_gpio_pd_pin";
		P8_37_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_pwm_pin";
		P8_37_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_37_uart_pin";
		P8_38_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_default_pin";
		P8_38_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_gpio_pin";
		P8_38_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_gpio_pu_pin";
		P8_38_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_gpio_pd_pin";
		P8_38_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_pwm_pin";
		P8_38_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_38_uart_pin";
		P8_39_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_default_pin";
		P8_39_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_gpio_pin";
		P8_39_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_gpio_pu_pin";
		P8_39_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_gpio_pd_pin";
		P8_39_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_eqep_pin";
		P8_39_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_pruout_pin";
		P8_39_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_39_pruin_pin";
		P8_40_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_default_pin";
		P8_40_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_gpio_pin";
		P8_40_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_gpio_pu_pin";
		P8_40_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_gpio_pd_pin";
		P8_40_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_eqep_pin";
		P8_40_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_pruout_pin";
		P8_40_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_40_pruin_pin";
		P8_41_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_default_pin";
		P8_41_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_gpio_pin";
		P8_41_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_gpio_pu_pin";
		P8_41_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_gpio_pd_pin";
		P8_41_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_eqep_pin";
		P8_41_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_pruout_pin";
		P8_41_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_41_pruin_pin";
		P8_42_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_default_pin";
		P8_42_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_gpio_pin";
		P8_42_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_gpio_pu_pin";
		P8_42_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_gpio_pd_pin";
		P8_42_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_eqep_pin";
		P8_42_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_pruout_pin";
		P8_42_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_42_pruin_pin";
		P8_43_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_default_pin";
		P8_43_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_gpio_pin";
		P8_43_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_gpio_pu_pin";
		P8_43_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_gpio_pd_pin";
		P8_43_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_pwm_pin";
		P8_43_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_pruout_pin";
		P8_43_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_43_pruin_pin";
		P8_44_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_default_pin";
		P8_44_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_gpio_pin";
		P8_44_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_gpio_pu_pin";
		P8_44_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_gpio_pd_pin";
		P8_44_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_pwm_pin";
		P8_44_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_pruout_pin";
		P8_44_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_44_pruin_pin";
		P8_45_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_default_pin";
		P8_45_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_gpio_pin";
		P8_45_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_gpio_pu_pin";
		P8_45_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_gpio_pd_pin";
		P8_45_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_pwm_pin";
		P8_45_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_pruout_pin";
		P8_45_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_45_pruin_pin";
		P8_46_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_default_pin";
		P8_46_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_gpio_pin";
		P8_46_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_gpio_pu_pin";
		P8_46_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_gpio_pd_pin";
		P8_46_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_pwm_pin";
		P8_46_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_pruout_pin";
		P8_46_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P8_46_pruin_pin";
		P9_11_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_11_default_pin";
		P9_11_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_11_gpio_pin";
		P9_11_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_11_gpio_pu_pin";
		P9_11_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_11_gpio_pd_pin";
		P9_11_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_11_uart_pin";
		P9_12_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_12_default_pin";
		P9_12_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_12_gpio_pin";
		P9_12_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_12_gpio_pu_pin";
		P9_12_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_12_gpio_pd_pin";
		P9_13_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_13_default_pin";
		P9_13_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_13_gpio_pin";
		P9_13_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_13_gpio_pu_pin";
		P9_13_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_13_gpio_pd_pin";
		P9_13_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_13_uart_pin";
		P9_14_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_14_default_pin";
		P9_14_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_14_gpio_pin";
		P9_14_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_14_gpio_pu_pin";
		P9_14_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_14_gpio_pd_pin";
		P9_14_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_14_pwm_pin";
		P9_15_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_15_default_pin";
		P9_15_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_15_gpio_pin";
		P9_15_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_15_gpio_pu_pin";
		P9_15_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_15_gpio_pd_pin";
		P9_15_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_15_pwm_pin";
		P9_16_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_16_default_pin";
		P9_16_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_16_gpio_pin";
		P9_16_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_16_gpio_pu_pin";
		P9_16_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_16_gpio_pd_pin";
		P9_16_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_16_pwm_pin";
		P9_17_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_default_pin";
		P9_17_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_gpio_pin";
		P9_17_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_gpio_pu_pin";
		P9_17_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_gpio_pd_pin";
		P9_17_spi_cs_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_spi_cs_pin";
		P9_17_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_i2c_pin";
		P9_17_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_pwm_pin";
		P9_17_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_17_pru_uart_pin";
		P9_18_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_default_pin";
		P9_18_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_gpio_pin";
		P9_18_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_gpio_pu_pin";
		P9_18_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_gpio_pd_pin";
		P9_18_spi_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_spi_pin";
		P9_18_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_i2c_pin";
		P9_18_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_pwm_pin";
		P9_18_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_18_pru_uart_pin";
		P9_19_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_default_pin";
		P9_19_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_gpio_pin";
		P9_19_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_gpio_pu_pin";
		P9_19_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_gpio_pd_pin";
		P9_19_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_timer_pin";
		P9_19_can_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_can_pin";
		P9_19_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_i2c_pin";
		P9_19_spi_cs_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_spi_cs_pin";
		P9_19_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_19_pru_uart_pin";
		P9_20_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_default_pin";
		P9_20_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_gpio_pin";
		P9_20_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_gpio_pu_pin";
		P9_20_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_gpio_pd_pin";
		P9_20_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_timer_pin";
		P9_20_can_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_can_pin";
		P9_20_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_i2c_pin";
		P9_20_spi_cs_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_spi_cs_pin";
		P9_20_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_20_pru_uart_pin";
		P9_21_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_default_pin";
		P9_21_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_gpio_pin";
		P9_21_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_gpio_pu_pin";
		P9_21_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_gpio_pd_pin";
		P9_21_spi_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_spi_pin";
		P9_21_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_uart_pin";
		P9_21_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_i2c_pin";
		P9_21_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_pwm_pin";
		P9_21_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_21_pru_uart_pin";
		P9_22_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_default_pin";
		P9_22_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_gpio_pin";
		P9_22_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_gpio_pu_pin";
		P9_22_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_gpio_pd_pin";
		P9_22_spi_sclk_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_spi_sclk_pin";
		P9_22_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_uart_pin";
		P9_22_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_i2c_pin";
		P9_22_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_pwm_pin";
		P9_22_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_22_pru_uart_pin";
		P9_23_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_23_default_pin";
		P9_23_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_23_gpio_pin";
		P9_23_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_23_gpio_pu_pin";
		P9_23_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_23_gpio_pd_pin";
		P9_23_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_23_pwm_pin";
		P9_24_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_default_pin";
		P9_24_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_gpio_pin";
		P9_24_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_gpio_pu_pin";
		P9_24_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_gpio_pd_pin";
		P9_24_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_uart_pin";
		P9_24_can_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_can_pin";
		P9_24_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_i2c_pin";
		P9_24_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_pru_uart_pin";
		P9_24_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_24_pruin_pin";
		P9_25_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_default_pin";
		P9_25_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_gpio_pin";
		P9_25_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_gpio_pu_pin";
		P9_25_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_gpio_pd_pin";
		P9_25_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_eqep_pin";
		P9_25_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_pruout_pin";
		P9_25_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_25_pruin_pin";
		P9_26_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_default_pin";
		P9_26_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_gpio_pin";
		P9_26_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_gpio_pu_pin";
		P9_26_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_gpio_pd_pin";
		P9_26_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_uart_pin";
		P9_26_can_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_can_pin";
		P9_26_i2c_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_i2c_pin";
		P9_26_pru_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_pru_uart_pin";
		P9_26_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_26_pruin_pin";
		P9_27_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_default_pin";
		P9_27_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_gpio_pin";
		P9_27_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_gpio_pu_pin";
		P9_27_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_gpio_pd_pin";
		P9_27_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_eqep_pin";
		P9_27_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_pruout_pin";
		P9_27_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_27_pruin_pin";
		P9_28_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_default_pin";
		P9_28_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_gpio_pin";
		P9_28_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_gpio_pu_pin";
		P9_28_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_gpio_pd_pin";
		P9_28_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_pwm_pin";
		P9_28_spi_cs_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_spi_cs_pin";
		P9_28_pwm2_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_pwm2_pin";
		P9_28_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_pruout_pin";
		P9_28_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_28_pruin_pin";
		P9_29_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_default_pin";
		P9_29_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_gpio_pin";
		P9_29_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_gpio_pu_pin";
		P9_29_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_gpio_pd_pin";
		P9_29_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_pwm_pin";
		P9_29_spi_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_spi_pin";
		P9_29_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_pruout_pin";
		P9_29_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_29_pruin_pin";
		P9_30_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_default_pin";
		P9_30_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_gpio_pin";
		P9_30_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_gpio_pu_pin";
		P9_30_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_gpio_pd_pin";
		P9_30_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_pwm_pin";
		P9_30_spi_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_spi_pin";
		P9_30_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_pruout_pin";
		P9_30_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_30_pruin_pin";
		P9_31_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_default_pin";
		P9_31_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_gpio_pin";
		P9_31_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_gpio_pu_pin";
		P9_31_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_gpio_pd_pin";
		P9_31_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_pwm_pin";
		P9_31_spi_sclk_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_spi_sclk_pin";
		P9_31_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_pruout_pin";
		P9_31_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_31_pruin_pin";
		P9_41_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_default_pin";
		P9_41_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_gpio_pin";
		P9_41_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_gpio_pu_pin";
		P9_41_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_gpio_pd_pin";
		P9_41_timer_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_timer_pin";
		P9_41_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_41_pruin_pin";
		P9_91_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_default_pin";
		P9_91_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_gpio_pin";
		P9_91_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_gpio_pu_pin";
		P9_91_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_gpio_pd_pin";
		P9_91_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_eqep_pin";
		P9_91_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_pruout_pin";
		P9_91_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_91_pruin_pin";
		P9_42_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_default_pin";
		P9_42_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_gpio_pin";
		P9_42_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_gpio_pu_pin";
		P9_42_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_gpio_pd_pin";
		P9_42_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_pwm_pin";
		P9_42_uart_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_uart_pin";
		P9_42_spi_cs_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_spi_cs_pin";
		P9_42_pru_ecap_pwm_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_pru_ecap_pwm_pin";
		P9_42_spi_sclk_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_42_spi_sclk_pin";
		P9_92_default_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_default_pin";
		P9_92_gpio_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_gpio_pin";
		P9_92_gpio_pu_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_gpio_pu_pin";
		P9_92_gpio_pd_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_gpio_pd_pin";
		P9_92_eqep_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_eqep_pin";
		P9_92_pruout_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_pruout_pin";
		P9_92_pruin_pin = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/pinmux_P9_92_pruin_pin";
		nxp_hdmi_bonelt_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/nxp_hdmi_bonelt_pins";
		nxp_hdmi_bonelt_off_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/nxp_hdmi_bonelt_off_pins";
		mcasp0_pins = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/pinmux@800/mcasp0_pins";
		scm_conf = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0";
		phy_gmii_sel = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/phy-gmii-sel";
		scm_clocks = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks";
		sys_clkin_ck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/sys_clkin_ck@40";
		adc_tsc_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/adc_tsc_fck";
		dcan0_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/dcan0_fck";
		dcan1_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/dcan1_fck";
		mcasp0_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/mcasp0_fck";
		mcasp1_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/mcasp1_fck";
		smartreflex0_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/smartreflex0_fck";
		smartreflex1_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/smartreflex1_fck";
		sha0_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/sha0_fck";
		aes0_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/aes0_fck";
		rng_fck = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/rng_fck";
		ehrpwm0_tbclk = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/ehrpwm0_tbclk@44e10664";
		ehrpwm1_tbclk = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/ehrpwm1_tbclk@44e10664";
		ehrpwm2_tbclk = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/scm_conf@0/clocks/ehrpwm2_tbclk@44e10664";
		usb_ctrl_mod = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/control@620";
		wkup_m3_ipc = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/wkup_m3_ipc@1324";
		edma_xbar = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/dma-router@f90";
		scm_clockdomains = "/ocp/interconnect@44c00000/segment@200000/target-module@10000/scm@0/clockdomains";
		timer1_target = "/ocp/interconnect@44c00000/segment@200000/target-module@31000";
		timer1 = "/ocp/interconnect@44c00000/segment@200000/target-module@31000/timer@0";
		wdt2 = "/ocp/interconnect@44c00000/segment@200000/target-module@35000/wdt@0";
		rtc = "/ocp/interconnect@44c00000/segment@200000/target-module@3e000/rtc@0";
		l4_per = "/ocp/interconnect@48000000";
		uart1 = "/ocp/interconnect@48000000/segment@0/target-module@22000/serial@0";
		uart2 = "/ocp/interconnect@48000000/segment@0/target-module@24000/serial@0";
		i2c1 = "/ocp/interconnect@48000000/segment@0/target-module@2a000/i2c@0";
		spi0 = "/ocp/interconnect@48000000/segment@0/target-module@30000/spi@0";
		mcasp0 = "/ocp/interconnect@48000000/segment@0/target-module@38000/mcasp@0";
		mcasp1 = "/ocp/interconnect@48000000/segment@0/target-module@3c000/mcasp@0";
		timer2_target = "/ocp/interconnect@48000000/segment@0/target-module@40000";
		timer2 = "/ocp/interconnect@48000000/segment@0/target-module@40000/timer@0";
		timer3 = "/ocp/interconnect@48000000/segment@0/target-module@42000/timer@0";
		timer4 = "/ocp/interconnect@48000000/segment@0/target-module@44000/timer@0";
		timer5 = "/ocp/interconnect@48000000/segment@0/target-module@46000/timer@0";
		timer6 = "/ocp/interconnect@48000000/segment@0/target-module@48000/timer@0";
		timer7 = "/ocp/interconnect@48000000/segment@0/target-module@4a000/timer@0";
		gpio1 = "/ocp/interconnect@48000000/segment@0/target-module@4c000/gpio@0";
		mmc1 = "/ocp/interconnect@48000000/segment@0/target-module@60000/mmc@0";
		elm = "/ocp/interconnect@48000000/segment@0/target-module@80000/elm@0";
		mailbox = "/ocp/interconnect@48000000/segment@0/target-module@c8000/mailbox@0";
		mbox_wkupm3 = "/ocp/interconnect@48000000/segment@0/target-module@c8000/mailbox@0/mbox-wkup-m3";
		hwspinlock = "/ocp/interconnect@48000000/segment@0/target-module@ca000/spinlock@0";
		i2c2 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0";
		cape_eeprom0 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom0@54";
		cape0_data = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom0@54/cape_data@0";
		cape_eeprom1 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom1@55";
		cape1_data = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom1@55/cape_data@0";
		cape_eeprom2 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom2@56";
		cape2_data = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom2@56/cape_data@0";
		cape_eeprom3 = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom3@57";
		cape3_data = "/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0/cape_eeprom3@57/cape_data@0";
		spi1 = "/ocp/interconnect@48000000/segment@100000/target-module@a0000/spi@0";
		uart3 = "/ocp/interconnect@48000000/segment@100000/target-module@a6000/serial@0";
		uart4 = "/ocp/interconnect@48000000/segment@100000/target-module@a8000/serial@0";
		uart5 = "/ocp/interconnect@48000000/segment@100000/target-module@aa000/serial@0";
		gpio2 = "/ocp/interconnect@48000000/segment@100000/target-module@ac000/gpio@0";
		gpio3_target = "/ocp/interconnect@48000000/segment@100000/target-module@ae000";
		gpio3 = "/ocp/interconnect@48000000/segment@100000/target-module@ae000/gpio@0";
		dcan0 = "/ocp/interconnect@48000000/segment@100000/target-module@cc000/can@0";
		dcan1 = "/ocp/interconnect@48000000/segment@100000/target-module@d0000/can@0";
		mmc2 = "/ocp/interconnect@48000000/segment@100000/target-module@d8000/mmc@0";
		epwmss0 = "/ocp/interconnect@48000000/segment@300000/target-module@0/epwmss@0";
		ecap0 = "/ocp/interconnect@48000000/segment@300000/target-module@0/epwmss@0/pwm@100";
		eqep0 = "/ocp/interconnect@48000000/segment@300000/target-module@0/epwmss@0/counter@180";
		ehrpwm0 = "/ocp/interconnect@48000000/segment@300000/target-module@0/epwmss@0/pwm@200";
		epwmss1 = "/ocp/interconnect@48000000/segment@300000/target-module@2000/epwmss@0";
		ecap1 = "/ocp/interconnect@48000000/segment@300000/target-module@2000/epwmss@0/pwm@100";
		eqep1 = "/ocp/interconnect@48000000/segment@300000/target-module@2000/epwmss@0/counter@180";
		ehrpwm1 = "/ocp/interconnect@48000000/segment@300000/target-module@2000/epwmss@0/pwm@200";
		epwmss2 = "/ocp/interconnect@48000000/segment@300000/target-module@4000/epwmss@0";
		ecap2 = "/ocp/interconnect@48000000/segment@300000/target-module@4000/epwmss@0/pwm@100";
		eqep2 = "/ocp/interconnect@48000000/segment@300000/target-module@4000/epwmss@0/counter@180";
		ehrpwm2 = "/ocp/interconnect@48000000/segment@300000/target-module@4000/epwmss@0/pwm@200";
		lcdc = "/ocp/interconnect@48000000/segment@300000/target-module@e000/lcdc@0";
		rng = "/ocp/interconnect@48000000/segment@300000/target-module@10000/rng@0";
		l4_fw = "/ocp/interconnect@47c00000";
		l4_fast = "/ocp/interconnect@4a000000";
		mac = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0";
		davinci_mdio = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/mdio@1000";
		ethphy0 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/mdio@1000/ethernet-phy@0";
		cpsw_emac0 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/slave@200";
		cpsw_emac1 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/ethernet@0/slave@300";
		mac_sw = "/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0";
		cpsw_port1 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0/ethernet-ports/port@1";
		cpsw_port2 = "/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0/ethernet-ports/port@2";
		davinci_mdio_sw = "/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0/mdio@1000";
		pruss_tm = "/ocp/interconnect@4a000000/segment@0/target-module@300000";
		pruss = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0";
		pruss_mem = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/memories@0";
		pruss_cfg = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/cfg@26000";
		pruss_iepclk_mux = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/cfg@26000/clocks/iepclk-mux@30";
		pruss_uart = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/serial@28000";
		pruss_iep = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/iep@2e000";
		pruss_ecap = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/ecap@30000";
		pruss_mii_rt = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/mii-rt@32000";
		pruss_intc = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/interrupt-controller@20000";
		pru0 = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/pru@34000";
		pru1 = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/pru@38000";
		pruss_mdio = "/ocp/interconnect@4a000000/segment@0/target-module@300000/pruss@0/mdio@32400";
		l4_mpuss = "/ocp/interconnect@4b140000";
		intc = "/ocp/interrupt-controller@48200000";
		edma = "/ocp/target-module@49000000/dma@0";
		edma_tptc0 = "/ocp/target-module@49800000/dma@0";
		edma_tptc1 = "/ocp/target-module@49900000/dma@0";
		edma_tptc2 = "/ocp/target-module@49a00000/dma@0";
		mmc3 = "/ocp/target-module@47810000/mmc@0";
		usb = "/ocp/target-module@47400000";
		usb0_phy = "/ocp/target-module@47400000/usb-phy@1300";
		usb0 = "/ocp/target-module@47400000/usb@1400";
		usb1_phy = "/ocp/target-module@47400000/usb-phy@1b00";
		usb1 = "/ocp/target-module@47400000/usb@1800";
		cppi41dma = "/ocp/target-module@47400000/dma-controller@2000";
		ocmcram = "/ocp/sram@40300000";
		pm_sram_code = "/ocp/sram@40300000/pm-code-sram@0";
		pm_sram_data = "/ocp/sram@40300000/pm-data-sram@1000";
		emif = "/ocp/emif@4c000000";
		gpmc = "/ocp/gpmc@50000000";
		sham_target = "/ocp/target-module@53100000";
		sham = "/ocp/target-module@53100000/sham@0";
		aes_target = "/ocp/target-module@53500000";
		aes = "/ocp/target-module@53500000/aes@0";
		gpu = "/ocp/target-module@56000000/gpu@0";
		bone_led_P8_03 = "/leds/led_P8_03";
		bone_led_P8_04 = "/leds/led_P8_04";
		bone_led_P8_05 = "/leds/led_P8_05";
		bone_led_P8_06 = "/leds/led_P8_06";
		bone_led_P8_07 = "/leds/led_P8_07";
		bone_led_P8_08 = "/leds/led_P8_08";
		bone_led_P8_09 = "/leds/led_P8_09";
		bone_led_P8_10 = "/leds/led_P8_10";
		bone_led_P8_11 = "/leds/led_P8_11";
		bone_led_P8_12 = "/leds/led_P8_12";
		bone_led_P8_13 = "/leds/led_P8_13";
		bone_led_P8_14 = "/leds/led_P8_14";
		bone_led_P8_15 = "/leds/led_P8_15";
		bone_led_P8_16 = "/leds/led_P8_16";
		bone_led_P8_17 = "/leds/led_P8_17";
		bone_led_P8_18 = "/leds/led_P8_18";
		bone_led_P8_19 = "/leds/led_P8_19";
		bone_led_P8_20 = "/leds/led_P8_20";
		bone_led_P8_21 = "/leds/led_P8_21";
		bone_led_P8_22 = "/leds/led_P8_22";
		bone_led_P8_23 = "/leds/led_P8_23";
		bone_led_P8_24 = "/leds/led_P8_24";
		bone_led_P8_25 = "/leds/led_P8_25";
		bone_led_P8_26 = "/leds/led_P8_26";
		bone_led_P8_27 = "/leds/led_P8_27";
		bone_led_P8_28 = "/leds/led_P8_28";
		bone_led_P8_29 = "/leds/led_P8_29";
		bone_led_P8_30 = "/leds/led_P8_30";
		bone_led_P8_31 = "/leds/led_P8_31";
		bone_led_P8_32 = "/leds/led_P8_32";
		bone_led_P8_33 = "/leds/led_P8_33";
		bone_led_P8_34 = "/leds/led_P8_34";
		bone_led_P8_35 = "/leds/led_P8_35";
		bone_led_P8_36 = "/leds/led_P8_36";
		bone_led_P8_37 = "/leds/led_P8_37";
		bone_led_P8_38 = "/leds/led_P8_38";
		bone_led_P8_39 = "/leds/led_P8_39";
		bone_led_P8_40 = "/leds/led_P8_40";
		bone_led_P8_41 = "/leds/led_P8_41";
		bone_led_P8_42 = "/leds/led_P8_42";
		bone_led_P8_43 = "/leds/led_P8_43";
		bone_led_P8_44 = "/leds/led_P8_44";
		bone_led_P8_45 = "/leds/led_P8_45";
		bone_led_P8_46 = "/leds/led_P8_46";
		bone_led_P9_11 = "/leds/led_P9_11";
		bone_led_P9_12 = "/leds/led_P9_12";
		bone_led_P9_13 = "/leds/led_P9_13";
		bone_led_P9_14 = "/leds/led_P9_14";
		bone_led_P9_15 = "/leds/led_P9_15";
		bone_led_P9_16 = "/leds/led_P9_16";
		bone_led_P9_17 = "/leds/led_P9_17";
		bone_led_P9_18 = "/leds/led_P9_18";
		bone_led_P9_19 = "/leds/led_P9_19";
		bone_led_P9_20 = "/leds/led_P9_20";
		bone_led_P9_21 = "/leds/led_P9_21";
		bone_led_P9_22 = "/leds/led_P9_22";
		bone_led_P9_23 = "/leds/led_P9_23";
		bone_led_P9_24 = "/leds/led_P9_24";
		bone_led_P9_25 = "/leds/led_P9_25";
		bone_led_P9_26 = "/leds/led_P9_26";
		bone_led_P9_27 = "/leds/led_P9_27";
		bone_led_P9_28 = "/leds/led_P9_28";
		bone_led_P9_29 = "/leds/led_P9_29";
		bone_led_P9_30 = "/leds/led_P9_30";
		bone_led_P9_31 = "/leds/led_P9_31";
		bone_led_P9_41 = "/leds/led_P9_41";
		bone_led_P9_91 = "/leds/led_P9_91";
		bone_led_P9_42 = "/leds/led_P9_42";
		bone_led_P9_92 = "/leds/led_P9_92";
		bone_led_A15 = "/leds/led_A15";
		vmmcsd_fixed = "/fixedregulator0";
		not_available = "/not_available";
	};
};
