Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Feb 11 14:45:03 2025
| Host         : bhashini-laptop running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_synth_timing_summary.rpt
| Design       : sp7_cal3_wrapper
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3663)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5260)
5. checking no_input_delay (41)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3663)
---------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: AFE_VCXO_SP7_122M88_CLK_LVDS_P (HIGH)

 There are 395 register/latch pins with no clock driven by root clock pin: SP7_10MHZ_LVDS_CLK_IN_P (HIGH)

 There are 253 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport1_o[1] (HIGH)

 There are 455 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport2_o[1] (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport3_o[1] (HIGH)

 There are 460 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport4_o[1] (HIGH)

 There are 275 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport5_o[1] (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport6_o[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/M_spi_clk_r2_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/M_spi_clk_r2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axil_dac82002_0/U0/axil_dac82002_v1_0_S00_AXI_inst/dac_82002_ctrl_0/tsclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5260)
---------------------------------------------------
 There are 5260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.947        0.000                      0                21398       -0.165       -8.449                     54                21192        7.000        0.000                       0                  9725  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                  ------------         ----------      --------------
SP7_50MHZ_OSC_INPUT                                                                    {0.000 10.000}       20.000          50.000          
  clk100_1                                                                             {0.000 5.000}        10.000          100.000         
  clk_10_sp7_cal3_mmcm_50Mhz_0                                                         {0.000 50.000}       100.000         10.000          
  clk_50_sp7_cal3_mmcm_50Mhz_0                                                         {0.000 10.000}       20.000          50.000          
  clk_6p4_sp7_cal3_mmcm_50Mhz_0                                                        {0.000 78.125}       156.250         6.400           
  mmcm_50Mhz_clkfb_out                                                                 {0.000 10.000}       20.000          50.000          
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP7_50MHZ_OSC_INPUT                                                                                                                                                                                                                      7.000        0.000                       0                     1  
  clk100_1                                                                                                                                                                                                                               8.408        0.000                       0                     2  
  clk_10_sp7_cal3_mmcm_50Mhz_0                                                              94.452        0.000                      0                 8458        0.037        0.000                      0                 8458       49.146        0.000                       0                  3819  
  clk_50_sp7_cal3_mmcm_50Mhz_0                                                               6.218        0.000                      0                11764       -0.100       -0.200                      2                11764        8.870        0.000                       0                  5197  
  clk_6p4_sp7_cal3_mmcm_50Mhz_0                                                            153.812        0.000                      0                  645        0.017        0.000                      0                  645       57.110        0.000                       0                   418  
  mmcm_50Mhz_clkfb_out                                                                                                                                                                                                                  18.751        0.000                       0                     2  
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.081        0.000                      0                  223        0.065        0.000                      0                  223       15.812        0.000                       0                   242  
sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.669        0.000                      0                   49        0.149        0.000                      0                   49       16.167        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50_sp7_cal3_mmcm_50Mhz_0   clk100_1                             7.526        0.000                      0                    1        0.405        0.000                      0                    1  
clk_50_sp7_cal3_mmcm_50Mhz_0   clk_10_sp7_cal3_mmcm_50Mhz_0        17.312        0.000                      0                  146       -0.083       -0.317                      4                   12  
clk_10_sp7_cal3_mmcm_50Mhz_0   clk_50_sp7_cal3_mmcm_50Mhz_0        59.178        0.000                      0                   72                                                                        
clk_10_sp7_cal3_mmcm_50Mhz_0   clk_6p4_sp7_cal3_mmcm_50Mhz_0        4.947        0.000                      0                   48       -0.165       -7.933                     48                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP7_50MHZ_OSC_INPUT
  To Clock:  SP7_50MHZ_OSC_INPUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP7_50MHZ_OSC_INPUT
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SP7_50MHZ_OSC_INPUT }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751               sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000               sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_1
  To Clock:  clk100_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCTRL/I0         n/a            1.592         10.000      8.408                sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360              sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.452ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@100.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.259ns (26.273%)  route 3.533ns (73.727%))
  Logic Levels:           7  (LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 102.375 - 100.000 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646     2.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081     2.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.584     2.836    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/ap_clk
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     3.233 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg[1]/Q
                         net (fo=4, unplaced)         0.623     3.856    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/conservative_gen.throttl_cnt_reg__0[1]
                         LUT4 (Prop_lut4_I1_O)        0.232     4.088 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf[31]_i_5/O
                         net (fo=4, unplaced)         0.371     4.459    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/could_multi_bursts.awaddr_buf[31]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.105     4.564 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/wreq_throttl/m_axi_gmem_WVALID_INST_0_i_1/O
                         net (fo=3, unplaced)         0.365     4.929    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.105     5.034 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/m_axi_gmem_WVALID_INST_0/O
                         net (fo=4, unplaced)         0.371     5.405    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
                         LUT4 (Prop_lut4_I2_O)        0.105     5.510 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=11, unplaced)        0.393     5.903    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
                         LUT2 (Prop_lut2_I0_O)        0.105     6.008 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_3/O
                         net (fo=2, unplaced)         0.358     6.366    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]_1
                         LUT6 (Prop_lut6_I5_O)        0.105     6.471 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_4/O
                         net (fo=2, unplaced)         0.358     6.829    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_reg
                         LUT6 (Prop_lut6_I4_O)        0.105     6.934 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_1/O
                         net (fo=13, unplaced)        0.694     7.628    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_36
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   100.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   100.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   101.173    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.246 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613   101.859    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.077   101.936 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.439   102.375    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.316   102.691    
                         clock uncertainty           -0.159   102.532    
                         FDRE (Setup_fdre_C_R)       -0.452   102.080    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                        102.080    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 94.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.114     0.786    sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.933 r  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.073     1.006    sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
                         FDRE                                         r  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.999    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.028 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.259     1.287    sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
                         FDRE                                         r  sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.356     0.931    
                         FDRE (Hold_fdre_C_D)         0.038     0.969    sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528               sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360              sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         50.000      49.146               sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146               sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.218ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.200ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/D2
                            (falling edge-triggered cell ODDR clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 fall@10.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.839ns (29.820%)  route 1.975ns (70.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 12.437 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081     2.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.646     2.898    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     3.295 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/Q
                         net (fo=3, unplaced)         0.617     3.912    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clockDiv[12]
                         LUT4 (Prop_lut4_I1_O)        0.232     4.144 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_5/O
                         net (fo=1, unplaced)         0.347     4.491    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.105     4.596 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_3/O
                         net (fo=3, unplaced)         0.365     4.961    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1_n_14
                         LUT3 (Prop_lut3_I1_O)        0.105     5.066 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF_i_2/O
                         net (fo=1, unplaced)         0.646     5.711    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/D2
                         ODDR                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 fall edge)
                                                     10.000    10.000 f  
    N15                                               0.000    10.000 f  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    10.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734    10.734 f  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.173    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.246 f  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    11.859    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.077    11.936 f  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.501    12.437    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
                         ODDR                                         f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/C
                         clock pessimism              0.316    12.753    
                         clock uncertainty           -0.117    12.636    
                         ODDR (Setup_oddr_C_D2)      -0.707    11.929    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF
  -------------------------------------------------------------------
                         required time                         11.929    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  6.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/R
                            (rising edge-triggered cell ODDR clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.147ns (31.468%)  route 0.320ns (68.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.192     0.864    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.011 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=191, unplaced)       0.320     1.331    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/bus2ip_reset_int_core
                         ODDR                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.999    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.028 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.337     1.365    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
                         ODDR                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF/C
                         clock pessimism             -0.356     1.009    
                         ODDR (Hold_oddr_C_R)         0.422     1.431    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                 -0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360              sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870                sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack      153.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       57.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             153.812ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@156.250ns - clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.629ns (37.687%)  route 1.040ns (62.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 158.625 - 156.250 ) 
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.646     2.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081     2.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.584     2.836    sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/slowest_sync_clk
                         FDRE                                         r  sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     3.233 f  sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, unplaced)         0.272     3.505    sp7_cal3_i/hier_pwm/SignalDelay_4/peripheral_aresetn[0]
                         LUT1 (Prop_lut1_I0_O)        0.232     3.737 r  sp7_cal3_i/hier_pwm/SignalDelay_4/shift_register[0]_i_1/O
                         net (fo=261, unplaced)       0.768     4.505    sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[0]_1
                         FDSE                                         r  sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    156.250   156.250 r  
    N15                                               0.000   156.250 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   156.250    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   156.984 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   157.423    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073   157.496 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.613   158.109    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.077   158.186 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.439   158.625    sp7_cal3_i/hier_pwm/SignalDelay_0/clk_6p4
                         FDSE                                         r  sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[0]/C
                         clock pessimism              0.316   158.941    
                         clock uncertainty           -0.172   158.769    
                         FDSE (Setup_fdse_C_S)       -0.452   158.317    sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[0]
  -------------------------------------------------------------------
                         required time                        158.317    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                153.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_pwm/PWM_Generator_2/pwm_signal_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[96]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_30_s/D
                            (rising edge-triggered cell SRLC32E clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.376%)  route 0.145ns (49.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.114     0.786    sp7_cal3_i/hier_pwm/PWM_Generator_2/clk_6p4
                         FDSE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_2/pwm_signal_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.933 r  sp7_cal3_i/hier_pwm/PWM_Generator_2/pwm_signal_reg/Q
                         net (fo=1, unplaced)         0.145     1.078    sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[64]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_62_s_0
                         SRLC32E                                      r  sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[96]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_30_s/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.999    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.028 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.259     1.287    sp7_cal3_i/hier_pwm/SignalDelay_1/clk_6p4
                         SRLC32E                                      r  sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[96]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_30_s/CLK
                         clock pessimism             -0.356     0.931    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.061    sp7_cal3_i/hier_pwm/SignalDelay_1/shift_register_reg[96]_srl32____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_30_s
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6p4_sp7_cal3_mmcm_50Mhz_0
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            1.592         156.250     154.658              sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       156.250     57.110               sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         78.125      77.271               sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[2]_srl30____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_60_s/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         78.125      77.271               sp7_cal3_i/hier_pwm/SignalDelay_0/shift_register_reg[2]_srl30____sp7_cal3_i_hier_pwm_SignalDelay_4_shift_register_reg_s_60_s/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_50Mhz_clkfb_out
  To Clock:  mmcm_50Mhz_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_50Mhz_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000               sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.734ns (32.709%)  route 1.510ns (67.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 17.796 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         0.646     0.646    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFG (Prop_bufg_I_O)         0.081     0.727 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, unplaced)       0.584     1.311    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397     1.708 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, unplaced)         0.797     2.505    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.737 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, unplaced)         0.347     3.084    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.105     3.189 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, unplaced)         0.366     3.555    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         0.613    17.280    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFG (Prop_bufg_I_O)         0.077    17.357 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, unplaced)       0.439    17.796    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.036    17.832    
                         clock uncertainty           -0.035    17.797    
                         FDRE (Setup_fdre_C_CE)      -0.161    17.636    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         17.636    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                 14.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_334/D
                            (rising edge-triggered cell SRL16E clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.147ns (53.659%)  route 0.127ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         0.320     0.320    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, unplaced)       0.114     0.460    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                         FDPE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.607 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, unplaced)         0.127     0.734    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
                         SRL16E                                       r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_334/D
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, unplaced)         0.337     0.337    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=241, unplaced)       0.259     0.625    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
                         SRL16E                                       r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_334/CLK
                         clock pessimism             -0.020     0.605    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.669    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_334
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.812               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.812               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.669ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.652ns  (logic 0.844ns (31.825%)  route 1.808ns (68.175%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 34.462 - 33.333 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.977 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         0.646    17.312    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
                         BUFG (Prop_bufg_I_O)         0.081    17.393 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, unplaced)        0.584    17.977    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.402    18.379 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, unplaced)        0.418    18.797    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
                         LUT3 (Prop_lut3_I1_O)        0.232    19.029 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, unplaced)         0.606    19.635    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
                         LUT4 (Prop_lut4_I1_O)        0.105    19.740 f  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, unplaced)         0.375    20.115    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
                         LUT5 (Prop_lut5_I0_O)        0.105    20.220 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, unplaced)        0.409    20.629    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
                         BSCANE2                      0.000    33.333 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         0.613    33.946    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
                         BUFG (Prop_bufg_I_O)         0.077    34.023 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, unplaced)        0.439    34.462    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.036    34.499    
                         clock uncertainty           -0.035    34.463    
                         FDCE (Setup_fdce_C_CE)      -0.165    34.298    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.298    
                         arrival time                         -20.629    
  -------------------------------------------------------------------
                         slack                                 13.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.400ns  (logic 0.253ns (63.284%)  route 0.147ns (36.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 17.291 - 16.667 ) 
    Source Clock Delay      (SCD):    0.460ns = ( 17.127 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         0.320    16.987    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
                         BUFG (Prop_bufg_I_O)         0.026    17.013 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, unplaced)        0.114    17.127    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    17.279 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, unplaced)        0.147    17.425    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
                         LUT1 (Prop_lut1_I0_O)        0.101    17.526 r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, unplaced)         0.000    17.526    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
                         BSCANE2                      0.000    16.667 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, unplaced)         0.337    17.003    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE__0
                         BUFG (Prop_bufg_I_O)         0.029    17.032 f  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=42, unplaced)        0.259    17.291    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
                         FDCE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.020    17.272    
                         FDCE (Hold_fdce_C_D)         0.106    17.378    sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.378    
                         arrival time                          17.526    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167               sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk100_1

Setup :            0  Failing Endpoints,  Worst Slack        7.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_1 rise@10.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081     2.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.646     2.898    sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/clk_50
                         FDRE                                         r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     3.295 r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/Q
                         net (fo=3, unplaced)         0.646     3.940    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_CE[0]
                         BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk100_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    10.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734    10.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.173    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.246 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.439    11.685    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_I[0]
                         BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
                         clock pessimism              0.280    11.965    
                         clock uncertainty           -0.237    11.728    
                         BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.262    11.466    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_1 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.147ns (31.468%)  route 0.320ns (68.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.192     0.864    sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/clk_50
                         FDRE                                         r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.011 r  sp7_cal3_i/hier_BOARD_POWER_DONE/utility_dff_1/FDRE_inst/Q
                         net (fo=3, unplaced)         0.320     1.331    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_CE[0]
                         BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk100_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.259     0.921    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/BUFGCE_I[0]
                         BUFGCTRL                                     r  sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U/I0
                         clock pessimism             -0.337     0.585    
                         clock uncertainty            0.237     0.822    
                         BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.105     0.927    sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.312ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -0.317ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/PLL1_3V3_PG_rr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@100.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@80.000ns)
  Data Path Delay:        2.209ns  (logic 0.734ns (33.228%)  route 1.475ns (66.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 102.375 - 100.000 ) 
    Source Clock Delay      (SCD):    2.898ns = ( 82.898 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                     80.000    80.000 r  
    N15                                               0.000    80.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000    80.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865    80.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    81.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    81.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    82.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081    82.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.646    82.898    sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/clk_50
                         FDRE                                         r  sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/PLL1_3V3_PG_rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397    83.295 r  sp7_cal3_i/hier_CLK_PG/ClockPowerGood_0/PLL1_3V3_PG_rr_reg/Q
                         net (fo=2, unplaced)         0.537    83.832    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/P1_P2_P3_P4_O_V_OLD_VLD_1[0]
                         LUT6 (Prop_lut6_I2_O)        0.232    84.064 r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[0]_i_2/O
                         net (fo=1, unplaced)         0.938    85.002    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[0]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105    85.107 r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_slv/spi_rdata[0]_i_1/O
                         net (fo=1, unplaced)         0.000    85.107    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/cs_reg[0]_11[0]
                         FDRE                                         r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                    100.000   100.000 r  
    N15                                               0.000   100.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000   100.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734   100.734 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   101.173    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.246 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613   101.859    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.077   101.936 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.439   102.375    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/clk_10
                         FDRE                                         r  sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[0]/C
                         clock pessimism              0.280   102.655    
                         clock uncertainty           -0.279   102.376    
                         FDRE (Setup_fdre_C_D)        0.043   102.419    sp7_cal3_i/hier_LS_SPI/spi_ls_regbank/spi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        102.419    
                         arrival time                         -85.107    
  -------------------------------------------------------------------
                         slack                                 17.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_50_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.147ns (53.659%)  route 0.127ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.279ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_50_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout1_buf/O
                         net (fo=5208, unplaced)      0.192     0.864    sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDSE                                         r  sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     1.011 r  sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, unplaced)         0.127     1.138    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/D
                         FDRE                                         r  sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.999    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.028 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.259     1.287    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/C
                         FDRE                                         r  sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/FDRE_inst/C
                         clock pessimism             -0.337     0.951    
                         clock uncertainty            0.279     1.230    
                         FDRE (Hold_fdre_C_D)        -0.009     1.221    sp7_cal3_i/hier_ldo/hier_synchronizers/hier_sync1/utility_dff_1/FDRE_inst
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                 -0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_50_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       59.178ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.178ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        0.664ns  (logic 0.397ns (59.789%)  route 0.267ns (40.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.397     0.397 r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=2, unplaced)         0.267     0.664    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
                         FDRE                                         r  sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         FDRE (Setup_fdre_C_D)       -0.158    59.842    sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         59.842    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 59.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10_sp7_cal3_mmcm_50Mhz_0
  To Clock:  clk_6p4_sp7_cal3_mmcm_50Mhz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.165ns,  Total Violation       -7.933ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@1406.250ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@1400.000ns)
  Data Path Delay:        0.671ns  (logic 0.397ns (59.165%)  route 0.274ns (40.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 1408.625 - 1406.250 ) 
    Source Clock Delay      (SCD):    2.836ns = ( 1402.836 - 1400.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                   1400.000  1400.000 r  
    N15                                               0.000  1400.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000  1400.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.865  1400.865 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584  1401.449    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077  1401.526 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646  1402.171    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.081  1402.252 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.584  1402.836    sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/clk_10Mhz
                         FDRE                                         r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397  1403.233 r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/Q
                         net (fo=3, unplaced)         0.274  1403.507    sp7_cal3_i/hier_pwm/PWM_Generator_0/D[0]
                         FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                   1406.250  1406.250 r  
    N15                                               0.000  1406.250 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000  1406.250    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.734  1406.984 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439  1407.423    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073  1407.496 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.613  1408.109    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.077  1408.186 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.439  1408.625    sp7_cal3_i/hier_pwm/PWM_Generator_0/clk_6p4
                         FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/C
                         clock pessimism              0.280  1408.905    
                         clock uncertainty           -0.292  1408.613    
                         FDRE (Setup_fdre_C_D)       -0.158  1408.455    sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]
  -------------------------------------------------------------------
                         required time                       1408.455    
                         arrival time                       -1403.507    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.165ns  (arrival time - required time)
  Source:                 sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_6p4_sp7_cal3_mmcm_50Mhz_0  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_6p4_sp7_cal3_mmcm_50Mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns - clk_10_sp7_cal3_mmcm_50Mhz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.147ns (51.966%)  route 0.136ns (48.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.276    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.326 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320     0.646    sp7_cal3_i/mmcm_50Mhz/inst/clk_10_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.026     0.672 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout2_buf/O
                         net (fo=3829, unplaced)      0.114     0.786    sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/clk_10Mhz
                         FDRE                                         r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.933 r  sp7_cal3_i/hier_SPI_regbank/spi_regbank_0/cs_reg_reg[1][0]/Q
                         net (fo=3, unplaced)         0.136     1.069    sp7_cal3_i/hier_pwm/PWM_Generator_0/D[0]
                         FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6p4_sp7_cal3_mmcm_50Mhz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  SP7_50MHZ_OSC_INPUT (IN)
                         net (fo=0)                   0.000     0.000    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.609    sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.662 r  sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.999    sp7_cal3_i/mmcm_50Mhz/inst/clk_6p4_sp7_cal3_mmcm_50Mhz_0
                         BUFG (Prop_bufg_I_O)         0.029     1.028 r  sp7_cal3_i/mmcm_50Mhz/inst/clkout4_buf/O
                         net (fo=416, unplaced)       0.259     1.287    sp7_cal3_i/hier_pwm/PWM_Generator_0/clk_6p4
                         FDRE                                         r  sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]/C
                         clock pessimism             -0.337     0.951    
                         clock uncertainty            0.292     1.243    
                         FDRE (Hold_fdre_C_D)        -0.009     1.234    sp7_cal3_i/hier_pwm/PWM_Generator_0/threshold_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                 -0.165    





