Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 29 00:32:56 2021
| Host         : ece1373-2021-dev-1 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file NeuralNetHandWritten_v1_0_control_sets_placed.rpt
| Design       : NeuralNetHandWritten_v1_0
| Device       : xc7a200t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   433 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      9 |            2 |
|    16+ |          429 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           89 |
| Yes          | No                    | No                     |           12544 |        11488 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           14655 |         6815 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|       Clock Signal       |                         Enable Signal                        |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+--------------------------+--------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  m00_axis_aclk_IBUF_BUFG |                                                              |                                                     |                1 |              1 |
|  m00_axis_aclk_IBUF_BUFG | LogicFunc_v1_M00_AXIS_inst/count[4]_i_1_n_0                  | LogicFunc_v1_M00_AXIS_inst/p_0_in__0                |                3 |              5 |
|  m00_axis_aclk_IBUF_BUFG |                                                              | LogicFunc_v1_M00_AXIS_inst/p_0_in__0                |                7 |              9 |
|  s00_axis_aclk_IBUF_BUFG |                                                              | LogicFunc_v1_S00_AXIS_inst/write_pointer[8]_i_1_n_0 |                6 |              9 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m12/ext_done                                         | n1/en_mult1_reg_n_0                                 |                5 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m3/ext_done                                          | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m13/ext_done                                         | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m14/ext_done                                         | n1/en_mult1_reg_n_0                                 |                5 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m15/ext_done                                         | n1/en_mult1_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m16/ext_done                                         | n1/en_mult1_reg_n_0                                 |                9 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m2/ext_done                                          | n1/en_mult1_reg_n_0                                 |                8 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m4/ext_done                                          | n1/en_mult1_reg_n_0                                 |                9 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m2/ext_done                                          | n1/en_mult2_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m3/ext_done                                          | n1/en_mult2_reg_n_0                                 |                8 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m4/ext_done                                          | n1/en_mult2_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m5/ext_done                                          | n1/en_mult2_reg_n_0                                 |                8 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m6/ext_done                                          | n1/en_mult2_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m7/ext_done                                          | n1/en_mult2_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m8/ext_done                                          | n1/en_mult2_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m9/ext_done                                          | n1/en_mult2_reg_n_0                                 |                5 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m10/ext_done                                         | n1/en_mult2_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m1/ext_done                                          | n1/en_mult1_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m8/ext_done                                          | n1/en_mult1_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m10/ext_done                                         | n1/en_mult1_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m11/ext_done                                         | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m5/ext_done                                          | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m7/ext_done                                          | n1/en_mult1_reg_n_0                                 |                7 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m6/ext_done                                          | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m1/ext_done                                          | n1/en_mult2_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m9/ext_done                                          | n1/en_mult1_reg_n_0                                 |                6 |             16 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[328][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[329][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[32][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[330][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[331][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[332][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[333][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[334][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[335][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[336][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[337][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[339][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[338][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[327][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[326][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[325][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[324][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[361][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[318][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[319][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[31][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[320][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[321][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[323][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[317][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[322][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[350][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[272][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[360][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[35][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[359][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[358][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[357][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[356][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[355][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[354][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[353][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[352][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[351][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[33][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[34][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[349][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[348][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[347][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[346][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[345][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[344][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[343][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[342][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[341][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[340][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[282][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[293][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[292][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[291][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[290][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[28][31]_i_1_n_0  |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[289][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[288][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[287][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[286][31]_i_1_n_0 |                                                     |               25 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[285][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[284][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[283][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[294][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[281][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[280][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[27][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[279][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[278][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[277][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[276][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[275][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[274][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[273][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[9][31]_i_1_n_0   |                                                     |               25 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[304][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[315][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[314][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[313][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[312][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[311][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[310][31]_i_1_n_0 |                                                     |               25 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[30][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[309][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[308][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[307][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[306][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[305][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[316][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[303][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[302][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[301][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[300][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[2][31]_i_1_n_0   |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[29][31]_i_1_n_0  |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[299][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[298][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[297][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[296][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[295][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[65][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[76][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[75][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[74][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[73][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[72][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[71][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[70][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[6][31]_i_1_n_0   |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[69][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[68][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[67][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[66][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[77][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[64][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[63][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[62][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[61][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[60][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[5][31]_i_1_n_0   |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[59][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[58][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[57][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[56][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[55][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[88][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[99][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[98][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[97][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[96][31]_i_1_n_0  |                                                     |               24 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[95][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[94][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[93][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[92][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[91][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[90][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[8][31]_i_1_n_0   |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[89][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[54][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[87][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[86][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[85][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[84][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[83][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[82][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[81][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[80][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[7][31]_i_1_n_0   |                                                     |               25 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[79][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[78][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[373][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[384][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[383][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[382][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[381][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[380][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[37][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[379][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[378][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[377][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[376][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[375][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[374][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[385][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[372][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[371][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[370][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[36][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[369][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[368][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[367][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[366][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[365][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[364][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[363][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[42][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[53][31]_i_1_n_0  |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[52][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[51][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[50][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[4][31]_i_1_n_0   |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[49][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[48][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[47][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[46][31]_i_1_n_0  |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[45][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[44][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[43][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[362][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[41][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[40][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[3][31]_i_1_n_0   |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[39][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[391][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[390][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[38][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[389][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[388][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[387][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[386][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[152][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[162][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[161][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[160][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[15][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[159][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[158][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[157][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[156][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[155][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[154][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[153][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[163][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[151][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[150][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[14][31]_i_1_n_0  |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[149][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[148][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[147][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[146][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[145][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[144][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[143][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[142][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[174][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[184][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[183][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[182][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[181][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[180][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[17][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[179][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[178][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[177][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[176][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[175][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[141][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[173][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[172][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[171][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[170][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[16][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[169][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[168][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[167][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[166][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[165][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[164][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[109][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[119][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[118][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[117][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[116][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[115][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[114][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[113][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[112][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[111][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[110][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[10][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[11][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[108][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[107][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[106][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[105][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[104][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[103][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[102][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[101][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[100][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[0][31]_i_1_n_0   |                                                     |               29 |             32 |
|  m00_axis_aclk_IBUF_BUFG | LogicFunc_v1_M00_AXIS_inst/tx_en                             | LogicFunc_v1_M00_AXIS_inst/p_0_in__0                |               14 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[130][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[140][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[13][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[139][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[138][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[137][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[136][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[135][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[134][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[133][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[132][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[131][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[270][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[12][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[129][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[128][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[127][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[126][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[125][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[124][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[123][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[122][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[121][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[120][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[239][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[249][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[248][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[247][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[246][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[245][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[244][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[243][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[242][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[241][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[240][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[23][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[24][31]_i_1_n_0  |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[238][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[237][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[236][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[235][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[234][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[233][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[232][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[231][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[230][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[22][31]_i_1_n_0  |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[229][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[260][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[271][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[26][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[269][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[268][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[267][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[266][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[265][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[264][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[263][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[262][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[261][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[186][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[25][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[259][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[258][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[257][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[256][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[255][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[254][31]_i_1_n_0 |                                                     |               32 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[253][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[252][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[251][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[250][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[196][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[205][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[204][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[203][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[202][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[201][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[200][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[1][31]_i_1_n_0   |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[19][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[199][31]_i_1_n_0 |                                                     |               26 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[198][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[197][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[227][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[195][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[194][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[193][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[192][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[191][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[190][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[18][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[189][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[188][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[187][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[185][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[207][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[228][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[226][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[225][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[224][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[223][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[222][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[221][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[220][31]_i_1_n_0 |                                                     |               27 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[21][31]_i_1_n_0  |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[219][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[218][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[216][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[215][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[214][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[213][31]_i_1_n_0 |                                                     |               31 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[212][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[211][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[210][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[20][31]_i_1_n_0  |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[209][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[208][31]_i_1_n_0 |                                                     |               30 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[217][31]_i_1_n_0 |                                                     |               29 |             32 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/stream_data_fifo[206][31]_i_1_n_0 |                                                     |               28 |             32 |
|  s00_axis_aclk_IBUF_BUFG |                                                              |                                                     |               42 |             77 |
|  s00_axis_aclk_IBUF_BUFG |                                                              | n1/s1/p_0_in__0                                     |               76 |            138 |
|  m00_axis_aclk_IBUF_BUFG | n1/OUT_VALID                                                 | LogicFunc_v1_M00_AXIS_inst/p_0_in__0                |               64 |            160 |
|  s00_axis_aclk_IBUF_BUFG | n1/s1/OUT_VALID                                              | n1/a_buf3                                           |               71 |            160 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay2_m3/E[0]                                              | n1/a_buf3                                           |              100 |            160 |
|  s00_axis_aclk_IBUF_BUFG | n1/r1/relu_done                                              | n1/a_buf3                                           |               97 |            240 |
|  s00_axis_aclk_IBUF_BUFG | n1/en_relu_reg_n_0                                           | n1/s1/p_0_in__0                                     |               57 |            240 |
|  s00_axis_aclk_IBUF_BUFG | n1/lay1_m12/E[0]                                             | n1/a_buf3                                           |              123 |            256 |
|  s00_axis_aclk_IBUF_BUFG | n1/s1/read_done                                              | n1/s1/p_0_in__0                                     |              205 |            442 |
|  s00_axis_aclk_IBUF_BUFG | LogicFunc_v1_S00_AXIS_inst/out_valid                         | n1/s1/p_0_in__0                                     |             5907 |          12544 |
+--------------------------+--------------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


