==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-10] Adding design file '../rtl_kernel_1_cmodel.cpp' to the project
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-483] The 'config_rtl -auto_prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_auto_prefix' as its replacement.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../rtl_kernel_1_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413786 ; free virtual = 544502
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413786 ; free virtual = 544502
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413786 ; free virtual = 544496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413796 ; free virtual = 544506
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (../rtl_kernel_1_cmodel.cpp:55) in function 'rtl_kernel_1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' (../rtl_kernel_1_cmodel.cpp:76) in function 'rtl_kernel_1' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413781 ; free virtual = 544490
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm00_axi' (../rtl_kernel_1_cmodel.cpp:52:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4096 on port 'm01_axi' (../rtl_kernel_1_cmodel.cpp:73:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm00_axi' (../rtl_kernel_1_cmodel.cpp:60:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 4096 on port 'm01_axi' (../rtl_kernel_1_cmodel.cpp:81:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' (../rtl_kernel_1_cmodel.cpp:52:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../rtl_kernel_1_cmodel.cpp:56:7)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_input_buffer' (../rtl_kernel_1_cmodel.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_output_buffer' (../rtl_kernel_1_cmodel.cpp:77:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1659.719 ; gain = 1227.961 ; free physical = 413774 ; free virtual = 544484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rtl_kernel_1' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m00_axi_input_buffer.A'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.A.m00_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.m01_axi_input_buffer.B'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.B.m01_axi_output_buffer.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.24 seconds; current allocated memory: 130.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 131.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_1/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_1/m01_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_1/scalar00' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_1/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_1/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rtl_kernel_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'scalar00', 'A' and 'B' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 132.856 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
