-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/27/2019 15:54:02"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_module IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK_27 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	AUD_ADCDAT : IN std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_DACLRCK : INOUT std_logic;
	I2C_SDAT : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_DACDAT : OUT std_logic;
	LEDR : OUT std_logic_vector(1 DOWNTO 0);
	LEDG : OUT std_logic_vector(1 DOWNTO 0);
	I2C_SCLK : OUT std_logic;
	SW : IN std_logic_vector(3 DOWNTO 0)
	);
END top_module;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_ADCLRCK	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACLRCK	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACDAT	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SCLK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF top_module IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK_27 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_LEDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_SW : std_logic_vector(3 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \avc|Mux2~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \avc|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|pll~CLK1\ : std_logic;
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[3]~22_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[5]~26_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout\ : std_logic;
SIGNAL \my_delay_left|y[8]~48_combout\ : std_logic;
SIGNAL \my_delay_left|y[13]~58_combout\ : std_logic;
SIGNAL \my_delay_left|y[29]~90_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~16\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~17\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~18\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \nelson|y[6][38]~regout\ : std_logic;
SIGNAL \nelson|y[6][37]~regout\ : std_logic;
SIGNAL \nelson|y[6][36]~regout\ : std_logic;
SIGNAL \nelson|y[6][35]~regout\ : std_logic;
SIGNAL \nelson|y[6][34]~regout\ : std_logic;
SIGNAL \nelson|y[6][33]~regout\ : std_logic;
SIGNAL \nelson|y[6][32]~regout\ : std_logic;
SIGNAL \nelson|y[6][30]~regout\ : std_logic;
SIGNAL \nelson|y[6][28]~regout\ : std_logic;
SIGNAL \nelson|y[6][27]~regout\ : std_logic;
SIGNAL \nelson|y[6][25]~regout\ : std_logic;
SIGNAL \nelson|y[6][23]~regout\ : std_logic;
SIGNAL \nelson|y[6][22]~regout\ : std_logic;
SIGNAL \nelson|y[6][21]~regout\ : std_logic;
SIGNAL \nelson|y[6][20]~regout\ : std_logic;
SIGNAL \nelson|y[6][19]~regout\ : std_logic;
SIGNAL \nelson|y[6][18]~regout\ : std_logic;
SIGNAL \nelson|y[6][17]~regout\ : std_logic;
SIGNAL \nelson|y[6][16]~regout\ : std_logic;
SIGNAL \nelson|y[6][15]~regout\ : std_logic;
SIGNAL \nelson|y[6][14]~regout\ : std_logic;
SIGNAL \nelson|y[6][12]~regout\ : std_logic;
SIGNAL \nelson|y[6][11]~regout\ : std_logic;
SIGNAL \nelson|y[6][10]~regout\ : std_logic;
SIGNAL \nelson|y[6][9]~regout\ : std_logic;
SIGNAL \nelson|y[6][8]~regout\ : std_logic;
SIGNAL \nelson|y[6][6]~regout\ : std_logic;
SIGNAL \nelson|y[6][5]~regout\ : std_logic;
SIGNAL \nelson|y[6][4]~regout\ : std_logic;
SIGNAL \nelson|y[6][3]~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~14\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~16\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \nelson|y[5][38]~regout\ : std_logic;
SIGNAL \nelson|y[5][37]~regout\ : std_logic;
SIGNAL \nelson|y[5][36]~regout\ : std_logic;
SIGNAL \nelson|y[5][34]~regout\ : std_logic;
SIGNAL \nelson|y[5][33]~regout\ : std_logic;
SIGNAL \nelson|y[5][32]~regout\ : std_logic;
SIGNAL \nelson|y[5][31]~regout\ : std_logic;
SIGNAL \nelson|y[5][26]~regout\ : std_logic;
SIGNAL \nelson|y[5][25]~regout\ : std_logic;
SIGNAL \nelson|y[5][23]~regout\ : std_logic;
SIGNAL \nelson|y[5][21]~regout\ : std_logic;
SIGNAL \nelson|y[5][20]~regout\ : std_logic;
SIGNAL \nelson|y[5][18]~regout\ : std_logic;
SIGNAL \nelson|y[5][15]~regout\ : std_logic;
SIGNAL \nelson|y[5][14]~regout\ : std_logic;
SIGNAL \nelson|y[5][10]~regout\ : std_logic;
SIGNAL \nelson|y[5][5]~regout\ : std_logic;
SIGNAL \nelson|y[6][3]~340_combout\ : std_logic;
SIGNAL \nelson|y[6][4]~342_combout\ : std_logic;
SIGNAL \nelson|y[6][5]~344_combout\ : std_logic;
SIGNAL \nelson|y[6][6]~346_combout\ : std_logic;
SIGNAL \nelson|y[6][8]~350_combout\ : std_logic;
SIGNAL \nelson|y[6][9]~352_combout\ : std_logic;
SIGNAL \nelson|y[6][10]~354_combout\ : std_logic;
SIGNAL \nelson|y[6][11]~356_combout\ : std_logic;
SIGNAL \nelson|y[6][12]~358_combout\ : std_logic;
SIGNAL \nelson|y[6][14]~362_combout\ : std_logic;
SIGNAL \nelson|y[6][15]~364_combout\ : std_logic;
SIGNAL \nelson|y[6][16]~366_combout\ : std_logic;
SIGNAL \nelson|y[6][17]~368_combout\ : std_logic;
SIGNAL \nelson|y[6][18]~370_combout\ : std_logic;
SIGNAL \nelson|y[6][19]~372_combout\ : std_logic;
SIGNAL \nelson|y[6][20]~374_combout\ : std_logic;
SIGNAL \nelson|y[6][21]~376_combout\ : std_logic;
SIGNAL \nelson|y[6][22]~378_combout\ : std_logic;
SIGNAL \nelson|y[6][23]~380_combout\ : std_logic;
SIGNAL \nelson|y[6][25]~384_combout\ : std_logic;
SIGNAL \nelson|y[6][27]~388_combout\ : std_logic;
SIGNAL \nelson|y[6][28]~390_combout\ : std_logic;
SIGNAL \nelson|y[6][30]~394_combout\ : std_logic;
SIGNAL \nelson|y[6][32]~398_combout\ : std_logic;
SIGNAL \nelson|y[6][33]~400_combout\ : std_logic;
SIGNAL \nelson|y[6][34]~402_combout\ : std_logic;
SIGNAL \nelson|y[6][35]~404_combout\ : std_logic;
SIGNAL \nelson|y[6][36]~406_combout\ : std_logic;
SIGNAL \nelson|y[6][37]~408_combout\ : std_logic;
SIGNAL \nelson|y[6][38]~410_combout\ : std_logic;
SIGNAL \nelson|y[5][2]~regout\ : std_logic;
SIGNAL \nelson|y[5][1]~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~14\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \nelson|y[4][39]~regout\ : std_logic;
SIGNAL \nelson|y[4][38]~regout\ : std_logic;
SIGNAL \nelson|y[4][35]~regout\ : std_logic;
SIGNAL \nelson|y[4][33]~regout\ : std_logic;
SIGNAL \nelson|y[4][32]~regout\ : std_logic;
SIGNAL \nelson|y[4][28]~regout\ : std_logic;
SIGNAL \nelson|y[4][26]~regout\ : std_logic;
SIGNAL \nelson|y[4][24]~regout\ : std_logic;
SIGNAL \nelson|y[4][23]~regout\ : std_logic;
SIGNAL \nelson|y[4][22]~regout\ : std_logic;
SIGNAL \nelson|y[4][21]~regout\ : std_logic;
SIGNAL \nelson|y[4][19]~regout\ : std_logic;
SIGNAL \nelson|y[4][18]~regout\ : std_logic;
SIGNAL \nelson|y[4][17]~regout\ : std_logic;
SIGNAL \nelson|y[4][16]~regout\ : std_logic;
SIGNAL \nelson|y[4][15]~regout\ : std_logic;
SIGNAL \nelson|y[4][14]~regout\ : std_logic;
SIGNAL \nelson|y[4][11]~regout\ : std_logic;
SIGNAL \nelson|y[4][8]~regout\ : std_logic;
SIGNAL \nelson|y[4][7]~regout\ : std_logic;
SIGNAL \nelson|y[4][6]~regout\ : std_logic;
SIGNAL \nelson|y[4][4]~regout\ : std_logic;
SIGNAL \nelson|y[4][3]~regout\ : std_logic;
SIGNAL \nelson|y[4][2]~regout\ : std_logic;
SIGNAL \nelson|y[4][1]~regout\ : std_logic;
SIGNAL \nelson|y[5][1]~416_combout\ : std_logic;
SIGNAL \nelson|y[5][2]~418_combout\ : std_logic;
SIGNAL \nelson|y[5][5]~424_combout\ : std_logic;
SIGNAL \nelson|y[5][10]~434_combout\ : std_logic;
SIGNAL \nelson|y[5][14]~442_combout\ : std_logic;
SIGNAL \nelson|y[5][15]~444_combout\ : std_logic;
SIGNAL \nelson|y[5][18]~450_combout\ : std_logic;
SIGNAL \nelson|y[5][20]~454_combout\ : std_logic;
SIGNAL \nelson|y[5][21]~456_combout\ : std_logic;
SIGNAL \nelson|y[5][23]~460_combout\ : std_logic;
SIGNAL \nelson|y[5][25]~464_combout\ : std_logic;
SIGNAL \nelson|y[5][26]~466_combout\ : std_logic;
SIGNAL \nelson|y[5][31]~476_combout\ : std_logic;
SIGNAL \nelson|y[5][32]~478_combout\ : std_logic;
SIGNAL \nelson|y[5][33]~480_combout\ : std_logic;
SIGNAL \nelson|y[5][34]~482_combout\ : std_logic;
SIGNAL \nelson|y[5][36]~486_combout\ : std_logic;
SIGNAL \nelson|y[5][37]~488_combout\ : std_logic;
SIGNAL \nelson|y[5][38]~490_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout\ : std_logic;
SIGNAL \nelson|y[3][39]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~12\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \nelson|y[3][38]~regout\ : std_logic;
SIGNAL \nelson|y[3][36]~regout\ : std_logic;
SIGNAL \nelson|y[3][33]~regout\ : std_logic;
SIGNAL \nelson|y[3][31]~regout\ : std_logic;
SIGNAL \nelson|y[3][30]~regout\ : std_logic;
SIGNAL \nelson|y[3][29]~regout\ : std_logic;
SIGNAL \nelson|y[3][27]~regout\ : std_logic;
SIGNAL \nelson|y[3][25]~regout\ : std_logic;
SIGNAL \nelson|y[3][23]~regout\ : std_logic;
SIGNAL \nelson|y[3][20]~regout\ : std_logic;
SIGNAL \nelson|y[3][18]~regout\ : std_logic;
SIGNAL \nelson|y[3][17]~regout\ : std_logic;
SIGNAL \nelson|y[3][15]~regout\ : std_logic;
SIGNAL \nelson|y[3][14]~regout\ : std_logic;
SIGNAL \nelson|y[3][13]~regout\ : std_logic;
SIGNAL \nelson|y[3][9]~regout\ : std_logic;
SIGNAL \nelson|y[3][8]~regout\ : std_logic;
SIGNAL \nelson|y[3][7]~regout\ : std_logic;
SIGNAL \nelson|y[3][6]~regout\ : std_logic;
SIGNAL \nelson|y[3][4]~regout\ : std_logic;
SIGNAL \nelson|y[3][3]~regout\ : std_logic;
SIGNAL \nelson|y[3][0]~regout\ : std_logic;
SIGNAL \nelson|y[4][1]~496_combout\ : std_logic;
SIGNAL \nelson|y[4][2]~498_combout\ : std_logic;
SIGNAL \nelson|y[4][3]~500_combout\ : std_logic;
SIGNAL \nelson|y[4][4]~502_combout\ : std_logic;
SIGNAL \nelson|y[4][6]~506_combout\ : std_logic;
SIGNAL \nelson|y[4][7]~508_combout\ : std_logic;
SIGNAL \nelson|y[4][8]~510_combout\ : std_logic;
SIGNAL \nelson|y[4][11]~516_combout\ : std_logic;
SIGNAL \nelson|y[4][14]~522_combout\ : std_logic;
SIGNAL \nelson|y[4][15]~524_combout\ : std_logic;
SIGNAL \nelson|y[4][16]~526_combout\ : std_logic;
SIGNAL \nelson|y[4][17]~528_combout\ : std_logic;
SIGNAL \nelson|y[4][18]~530_combout\ : std_logic;
SIGNAL \nelson|y[4][19]~532_combout\ : std_logic;
SIGNAL \nelson|y[4][21]~536_combout\ : std_logic;
SIGNAL \nelson|y[4][22]~538_combout\ : std_logic;
SIGNAL \nelson|y[4][23]~540_combout\ : std_logic;
SIGNAL \nelson|y[4][24]~542_combout\ : std_logic;
SIGNAL \nelson|y[4][26]~546_combout\ : std_logic;
SIGNAL \nelson|y[4][28]~550_combout\ : std_logic;
SIGNAL \nelson|y[4][32]~558_combout\ : std_logic;
SIGNAL \nelson|y[4][33]~560_combout\ : std_logic;
SIGNAL \nelson|y[4][35]~564_combout\ : std_logic;
SIGNAL \nelson|y[4][37]~569\ : std_logic;
SIGNAL \nelson|y[4][38]~571\ : std_logic;
SIGNAL \nelson|y[4][38]~570_combout\ : std_logic;
SIGNAL \nelson|y[4][39]~572_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout\ : std_logic;
SIGNAL \nelson|y[2][39]~regout\ : std_logic;
SIGNAL \nelson|y[2][38]~regout\ : std_logic;
SIGNAL \nelson|y[2][37]~regout\ : std_logic;
SIGNAL \nelson|y[2][33]~regout\ : std_logic;
SIGNAL \nelson|y[2][32]~regout\ : std_logic;
SIGNAL \nelson|y[2][30]~regout\ : std_logic;
SIGNAL \nelson|y[2][28]~regout\ : std_logic;
SIGNAL \nelson|y[2][27]~regout\ : std_logic;
SIGNAL \nelson|y[2][25]~regout\ : std_logic;
SIGNAL \nelson|y[2][24]~regout\ : std_logic;
SIGNAL \nelson|y[2][23]~regout\ : std_logic;
SIGNAL \nelson|y[2][18]~regout\ : std_logic;
SIGNAL \nelson|y[2][16]~regout\ : std_logic;
SIGNAL \nelson|y[2][14]~regout\ : std_logic;
SIGNAL \nelson|y[2][13]~regout\ : std_logic;
SIGNAL \nelson|y[2][12]~regout\ : std_logic;
SIGNAL \nelson|y[2][10]~regout\ : std_logic;
SIGNAL \nelson|y[2][7]~regout\ : std_logic;
SIGNAL \nelson|y[2][6]~regout\ : std_logic;
SIGNAL \nelson|y[2][4]~regout\ : std_logic;
SIGNAL \nelson|y[2][3]~regout\ : std_logic;
SIGNAL \nelson|y[2][2]~regout\ : std_logic;
SIGNAL \nelson|y[3][0]~574_combout\ : std_logic;
SIGNAL \nelson|y[3][3]~580_combout\ : std_logic;
SIGNAL \nelson|y[3][4]~582_combout\ : std_logic;
SIGNAL \nelson|y[3][6]~586_combout\ : std_logic;
SIGNAL \nelson|y[3][7]~588_combout\ : std_logic;
SIGNAL \nelson|y[3][8]~590_combout\ : std_logic;
SIGNAL \nelson|y[3][9]~592_combout\ : std_logic;
SIGNAL \nelson|y[3][13]~600_combout\ : std_logic;
SIGNAL \nelson|y[3][14]~602_combout\ : std_logic;
SIGNAL \nelson|y[3][15]~604_combout\ : std_logic;
SIGNAL \nelson|y[3][17]~608_combout\ : std_logic;
SIGNAL \nelson|y[3][18]~610_combout\ : std_logic;
SIGNAL \nelson|y[3][20]~614_combout\ : std_logic;
SIGNAL \nelson|y[3][23]~620_combout\ : std_logic;
SIGNAL \nelson|y[3][25]~624_combout\ : std_logic;
SIGNAL \nelson|y[3][27]~628_combout\ : std_logic;
SIGNAL \nelson|y[3][29]~632_combout\ : std_logic;
SIGNAL \nelson|y[3][30]~634_combout\ : std_logic;
SIGNAL \nelson|y[3][31]~636_combout\ : std_logic;
SIGNAL \nelson|y[3][33]~640_combout\ : std_logic;
SIGNAL \nelson|y[3][36]~646_combout\ : std_logic;
SIGNAL \nelson|y[3][37]~649\ : std_logic;
SIGNAL \nelson|y[3][38]~651\ : std_logic;
SIGNAL \nelson|y[3][38]~650_combout\ : std_logic;
SIGNAL \nelson|y[3][39]~652_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout\ : std_logic;
SIGNAL \nelson|y[1][39]~regout\ : std_logic;
SIGNAL \nelson|y[1][36]~regout\ : std_logic;
SIGNAL \nelson|y[1][31]~regout\ : std_logic;
SIGNAL \nelson|y[1][30]~regout\ : std_logic;
SIGNAL \nelson|y[1][26]~regout\ : std_logic;
SIGNAL \nelson|y[1][25]~regout\ : std_logic;
SIGNAL \nelson|y[1][24]~regout\ : std_logic;
SIGNAL \nelson|y[1][21]~regout\ : std_logic;
SIGNAL \nelson|y[1][20]~regout\ : std_logic;
SIGNAL \nelson|y[1][18]~regout\ : std_logic;
SIGNAL \nelson|y[1][16]~regout\ : std_logic;
SIGNAL \nelson|y[1][15]~regout\ : std_logic;
SIGNAL \nelson|y[1][14]~regout\ : std_logic;
SIGNAL \nelson|y[1][13]~regout\ : std_logic;
SIGNAL \nelson|y[1][12]~regout\ : std_logic;
SIGNAL \nelson|y[1][11]~regout\ : std_logic;
SIGNAL \nelson|y[1][10]~regout\ : std_logic;
SIGNAL \nelson|y[1][6]~regout\ : std_logic;
SIGNAL \nelson|y[1][4]~regout\ : std_logic;
SIGNAL \nelson|y[2][2]~656_combout\ : std_logic;
SIGNAL \nelson|y[2][3]~658_combout\ : std_logic;
SIGNAL \nelson|y[2][4]~660_combout\ : std_logic;
SIGNAL \nelson|y[2][6]~664_combout\ : std_logic;
SIGNAL \nelson|y[2][7]~666_combout\ : std_logic;
SIGNAL \nelson|y[2][10]~672_combout\ : std_logic;
SIGNAL \nelson|y[2][12]~676_combout\ : std_logic;
SIGNAL \nelson|y[2][13]~678_combout\ : std_logic;
SIGNAL \nelson|y[2][14]~680_combout\ : std_logic;
SIGNAL \nelson|y[2][16]~684_combout\ : std_logic;
SIGNAL \nelson|y[2][18]~688_combout\ : std_logic;
SIGNAL \nelson|y[2][23]~698_combout\ : std_logic;
SIGNAL \nelson|y[2][24]~700_combout\ : std_logic;
SIGNAL \nelson|y[2][25]~702_combout\ : std_logic;
SIGNAL \nelson|y[2][27]~706_combout\ : std_logic;
SIGNAL \nelson|y[2][28]~708_combout\ : std_logic;
SIGNAL \nelson|y[2][30]~712_combout\ : std_logic;
SIGNAL \nelson|y[2][32]~716_combout\ : std_logic;
SIGNAL \nelson|y[2][33]~718_combout\ : std_logic;
SIGNAL \nelson|y[2][36]~725\ : std_logic;
SIGNAL \nelson|y[2][37]~727\ : std_logic;
SIGNAL \nelson|y[2][37]~726_combout\ : std_logic;
SIGNAL \nelson|y[2][38]~729\ : std_logic;
SIGNAL \nelson|y[2][38]~728_combout\ : std_logic;
SIGNAL \nelson|y[2][39]~730_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout\ : std_logic;
SIGNAL \nelson|y[1][4]~734_combout\ : std_logic;
SIGNAL \nelson|y[1][6]~738_combout\ : std_logic;
SIGNAL \nelson|y[1][10]~746_combout\ : std_logic;
SIGNAL \nelson|y[1][11]~748_combout\ : std_logic;
SIGNAL \nelson|y[1][12]~750_combout\ : std_logic;
SIGNAL \nelson|y[1][13]~752_combout\ : std_logic;
SIGNAL \nelson|y[1][14]~754_combout\ : std_logic;
SIGNAL \nelson|y[1][15]~756_combout\ : std_logic;
SIGNAL \nelson|y[1][16]~758_combout\ : std_logic;
SIGNAL \nelson|y[1][18]~762_combout\ : std_logic;
SIGNAL \nelson|y[1][20]~766_combout\ : std_logic;
SIGNAL \nelson|y[1][21]~768_combout\ : std_logic;
SIGNAL \nelson|y[1][24]~774_combout\ : std_logic;
SIGNAL \nelson|y[1][25]~776_combout\ : std_logic;
SIGNAL \nelson|y[1][26]~778_combout\ : std_logic;
SIGNAL \nelson|y[1][30]~786_combout\ : std_logic;
SIGNAL \nelson|y[1][31]~788_combout\ : std_logic;
SIGNAL \nelson|y[1][35]~797\ : std_logic;
SIGNAL \nelson|y[1][36]~799\ : std_logic;
SIGNAL \nelson|y[1][36]~798_combout\ : std_logic;
SIGNAL \nelson|y[1][39]~800_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout\ : std_logic;
SIGNAL \my_delay_left|Equal0~0_combout\ : std_logic;
SIGNAL \avc|LessThan0~0_combout\ : std_logic;
SIGNAL \avc|u0|SCLK~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~0_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~7_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~8_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~15_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~16_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[27]~4_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[26]~5_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[25]~6_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[24]~7_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[23]~8_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[21]~10_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[20]~11_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[18]~13_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[17]~14_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[12]~19_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[11]~20_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[9]~22_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[7]~24_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[3]~28_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[0]~31_combout\ : std_logic;
SIGNAL \nelson|y[6][2]~regout\ : std_logic;
SIGNAL \nelson|y[6][1]~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ : std_logic;
SIGNAL \avc|Mux10~0_combout\ : std_logic;
SIGNAL \avc|Mux10~1_combout\ : std_logic;
SIGNAL \avc|Mux10~2_combout\ : std_logic;
SIGNAL \avc|Mux10~3_combout\ : std_logic;
SIGNAL \avc|Mux10~4_combout\ : std_logic;
SIGNAL \avc|Mux10~5_combout\ : std_logic;
SIGNAL \avc|Mux5~1_combout\ : std_logic;
SIGNAL \avc|Mux6~0_combout\ : std_logic;
SIGNAL \avc|Mux6~1_combout\ : std_logic;
SIGNAL \avc|Mux1~0_combout\ : std_logic;
SIGNAL \avc|Mux1~1_combout\ : std_logic;
SIGNAL \avc|Mux1~2_combout\ : std_logic;
SIGNAL \avc|Mux1~3_combout\ : std_logic;
SIGNAL \avc|Mux1~4_combout\ : std_logic;
SIGNAL \avc|Mux3~0_combout\ : std_logic;
SIGNAL \avc|Mux3~1_combout\ : std_logic;
SIGNAL \avc|Mux3~2_combout\ : std_logic;
SIGNAL \avc|Mux3~3_combout\ : std_logic;
SIGNAL \avc|Mux3~4_combout\ : std_logic;
SIGNAL \avc|Mux7~0_combout\ : std_logic;
SIGNAL \avc|Mux7~1_combout\ : std_logic;
SIGNAL \avc|Mux7~2_combout\ : std_logic;
SIGNAL \avc|Mux7~3_combout\ : std_logic;
SIGNAL \avc|Mux7~4_combout\ : std_logic;
SIGNAL \avc|Mux7~5_combout\ : std_logic;
SIGNAL \avc|Mux0~0_combout\ : std_logic;
SIGNAL \avc|Mux0~1_combout\ : std_logic;
SIGNAL \avc|Mux0~2_combout\ : std_logic;
SIGNAL \avc|Mux0~3_combout\ : std_logic;
SIGNAL \avc|Mux0~4_combout\ : std_logic;
SIGNAL \avc|Mux0~5_combout\ : std_logic;
SIGNAL \avc|Mux16~0_combout\ : std_logic;
SIGNAL \avc|Mux16~1_combout\ : std_logic;
SIGNAL \avc|Mux16~2_combout\ : std_logic;
SIGNAL \avc|Mux14~1_combout\ : std_logic;
SIGNAL \avc|Mux13~2_combout\ : std_logic;
SIGNAL \avc|Mux13~3_combout\ : std_logic;
SIGNAL \avc|Mux13~4_combout\ : std_logic;
SIGNAL \avc|Mux13~5_combout\ : std_logic;
SIGNAL \avc|Mux13~6_combout\ : std_logic;
SIGNAL \avc|Mux15~0_combout\ : std_logic;
SIGNAL \avc|Mux15~1_combout\ : std_logic;
SIGNAL \my_delay_left|DI~4_combout\ : std_logic;
SIGNAL \my_delay_left|DI~5_combout\ : std_logic;
SIGNAL \my_delay_left|DI~6_combout\ : std_logic;
SIGNAL \my_delay_left|DI~7_combout\ : std_logic;
SIGNAL \my_delay_left|DI~8_combout\ : std_logic;
SIGNAL \my_delay_left|DI~10_combout\ : std_logic;
SIGNAL \my_delay_left|DI~11_combout\ : std_logic;
SIGNAL \my_delay_left|DI~13_combout\ : std_logic;
SIGNAL \my_delay_left|DI~14_combout\ : std_logic;
SIGNAL \my_delay_left|DI~16_combout\ : std_logic;
SIGNAL \my_delay_left|DI~19_combout\ : std_logic;
SIGNAL \my_delay_left|DI~20_combout\ : std_logic;
SIGNAL \my_delay_left|DI~22_combout\ : std_logic;
SIGNAL \my_delay_left|DI~24_combout\ : std_logic;
SIGNAL \my_delay_left|DI~28_combout\ : std_logic;
SIGNAL \my_delay_left|DI~31_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \nelson|y[2][0]~regout\ : std_logic;
SIGNAL \nelson|y[1][1]~regout\ : std_logic;
SIGNAL \nelson|y[0][30]~regout\ : std_logic;
SIGNAL \nelson|y[0][29]~regout\ : std_logic;
SIGNAL \nelson|y[0][25]~regout\ : std_logic;
SIGNAL \nelson|y[0][24]~regout\ : std_logic;
SIGNAL \nelson|y[0][22]~regout\ : std_logic;
SIGNAL \nelson|y[0][20]~regout\ : std_logic;
SIGNAL \nelson|y[0][19]~regout\ : std_logic;
SIGNAL \nelson|y[0][17]~regout\ : std_logic;
SIGNAL \nelson|y[0][16]~regout\ : std_logic;
SIGNAL \nelson|y[0][15]~regout\ : std_logic;
SIGNAL \nelson|y[0][14]~regout\ : std_logic;
SIGNAL \nelson|y[0][11]~regout\ : std_logic;
SIGNAL \nelson|y[0][9]~regout\ : std_logic;
SIGNAL \nelson|y[0][8]~regout\ : std_logic;
SIGNAL \nelson|y[0][7]~regout\ : std_logic;
SIGNAL \nelson|y[0][6]~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout\ : std_logic;
SIGNAL \avc|Mux15~2_combout\ : std_logic;
SIGNAL \avc|Mux15~3_combout\ : std_logic;
SIGNAL \avc|Mux6~2_combout\ : std_logic;
SIGNAL \avc|Mux6~3_combout\ : std_logic;
SIGNAL \AUD_ADCDAT~combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[30]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[29]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[28]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[19]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[16]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[13]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[10]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[8]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[6]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[5]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[4]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[2]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y_temp[1]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][9]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][17]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR1[12]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[9]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[4]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[3]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[6]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[15]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[1][1]~feeder_combout\ : std_logic;
SIGNAL \AUD_BCLK~0\ : std_logic;
SIGNAL \AUD_ADCLRCK~0\ : std_logic;
SIGNAL \AUD_DACLRCK~0\ : std_logic;
SIGNAL \I2C_SDAT~0\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[0]~16_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[10]~36_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[8]~32_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[6]~28_combout\ : std_logic;
SIGNAL \avc|LessThan0~1_combout\ : std_logic;
SIGNAL \avc|LessThan0~2_combout\ : std_logic;
SIGNAL \avc|LessThan0~4_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[0]~17\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[1]~18_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[1]~19\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[2]~20_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[2]~21\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[3]~23\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[4]~24_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[4]~25\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[5]~27\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[6]~29\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[7]~30_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[7]~31\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[8]~33\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[9]~34_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[9]~35\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[10]~37\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[11]~38_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[11]~39\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[12]~41\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[13]~42_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[13]~43\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[14]~44_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[14]~45\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[15]~46_combout\ : std_logic;
SIGNAL \avc|mI2C_CLK_DIV[12]~40_combout\ : std_logic;
SIGNAL \avc|LessThan0~3_combout\ : std_logic;
SIGNAL \avc|mI2C_CTRL_CLK~0_combout\ : std_logic;
SIGNAL \avc|mI2C_CTRL_CLK~regout\ : std_logic;
SIGNAL \avc|mI2C_CTRL_CLK~clkctrl_outclk\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[0]~6_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[4]~16_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[1]~10_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[1]~8_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[1]~9_combout\ : std_logic;
SIGNAL \avc|u0|Selector1~0_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[2]~12_combout\ : std_logic;
SIGNAL \avc|u0|END~0_combout\ : std_logic;
SIGNAL \avc|u0|END~1_combout\ : std_logic;
SIGNAL \avc|u0|END~regout\ : std_logic;
SIGNAL \avc|Selector2~0_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[0]~16_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[1]~6\ : std_logic;
SIGNAL \avc|LUT_INDEX[2]~7_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[2]~8\ : std_logic;
SIGNAL \avc|LUT_INDEX[3]~9_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[3]~10\ : std_logic;
SIGNAL \avc|LUT_INDEX[4]~13\ : std_logic;
SIGNAL \avc|LUT_INDEX[5]~14_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[5]~11_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[1]~5_combout\ : std_logic;
SIGNAL \avc|Mux13~0_combout\ : std_logic;
SIGNAL \avc|LUT_INDEX[4]~12_combout\ : std_logic;
SIGNAL \avc|LessThan1~0_combout\ : std_logic;
SIGNAL \avc|mSetup_ST.0001~regout\ : std_logic;
SIGNAL \avc|u0|ACK3~0_combout\ : std_logic;
SIGNAL \avc|u0|ACK3~1_combout\ : std_logic;
SIGNAL \avc|u0|ACK3~2_combout\ : std_logic;
SIGNAL \avc|u0|ACK3~regout\ : std_logic;
SIGNAL \avc|u0|Selector4~0_combout\ : std_logic;
SIGNAL \avc|u0|ACK1~0_combout\ : std_logic;
SIGNAL \avc|u0|ACK1~1_combout\ : std_logic;
SIGNAL \avc|u0|ACK1~regout\ : std_logic;
SIGNAL \avc|u0|ACK2~0_combout\ : std_logic;
SIGNAL \avc|u0|ACK2~1_combout\ : std_logic;
SIGNAL \avc|u0|ACK2~2_combout\ : std_logic;
SIGNAL \avc|u0|ACK2~regout\ : std_logic;
SIGNAL \avc|mSetup_ST~12_combout\ : std_logic;
SIGNAL \avc|mSetup_ST~13_combout\ : std_logic;
SIGNAL \avc|mSetup_ST.0010~regout\ : std_logic;
SIGNAL \avc|Selector0~0_combout\ : std_logic;
SIGNAL \avc|mI2C_GO~regout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[0]~7\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[1]~11\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[2]~13\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[3]~14_combout\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[3]~15\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[4]~17\ : std_logic;
SIGNAL \avc|u0|SD_COUNTER[5]~18_combout\ : std_logic;
SIGNAL \avc|LessThan2~0_combout\ : std_logic;
SIGNAL \avc|LessThan2~1_combout\ : std_logic;
SIGNAL \avc|Selector1~0_combout\ : std_logic;
SIGNAL \avc|mSetup_ST.0000~regout\ : std_logic;
SIGNAL \avc|mI2C_DATA[22]~0_combout\ : std_logic;
SIGNAL \avc|mI2C_DATA[22]~1_combout\ : std_logic;
SIGNAL \avc|u0|SD[22]~feeder_combout\ : std_logic;
SIGNAL \avc|u0|SD[22]~0_combout\ : std_logic;
SIGNAL \avc|u0|SD[22]~1_combout\ : std_logic;
SIGNAL \avc|Mux14~0_combout\ : std_logic;
SIGNAL \avc|Mux14~2_combout\ : std_logic;
SIGNAL \avc|Mux14~3_combout\ : std_logic;
SIGNAL \avc|Mux2~0_combout\ : std_logic;
SIGNAL \avc|Mux2~1_combout\ : std_logic;
SIGNAL \avc|Mux2~1clkctrl_outclk\ : std_logic;
SIGNAL \avc|u0|Mux0~10_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~11_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~13_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~12_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~14_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~17_combout\ : std_logic;
SIGNAL \avc|Mux11~0_combout\ : std_logic;
SIGNAL \avc|Mux4~0_combout\ : std_logic;
SIGNAL \avc|Mux4~2_combout\ : std_logic;
SIGNAL \avc|Mux4~1_combout\ : std_logic;
SIGNAL \avc|Mux4~3_combout\ : std_logic;
SIGNAL \avc|Mux4~4_combout\ : std_logic;
SIGNAL \avc|u0|SD[2]~feeder_combout\ : std_logic;
SIGNAL \avc|Mux5~4_combout\ : std_logic;
SIGNAL \avc|Mux5~0_combout\ : std_logic;
SIGNAL \avc|Mux5~2_combout\ : std_logic;
SIGNAL \avc|Mux5~3_combout\ : std_logic;
SIGNAL \avc|Mux5~5_combout\ : std_logic;
SIGNAL \avc|Mux9~0_combout\ : std_logic;
SIGNAL \avc|Mux9~4_combout\ : std_logic;
SIGNAL \avc|Mux9~1_combout\ : std_logic;
SIGNAL \avc|Mux9~2_combout\ : std_logic;
SIGNAL \avc|Mux9~3_combout\ : std_logic;
SIGNAL \avc|Mux9~5_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~1_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~2_combout\ : std_logic;
SIGNAL \avc|Mux8~1_combout\ : std_logic;
SIGNAL \avc|Mux8~2_combout\ : std_logic;
SIGNAL \avc|Mux13~1_combout\ : std_logic;
SIGNAL \avc|Mux8~0_combout\ : std_logic;
SIGNAL \avc|Mux8~3_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~3_combout\ : std_logic;
SIGNAL \avc|Mux11~1_combout\ : std_logic;
SIGNAL \avc|Mux11~2_combout\ : std_logic;
SIGNAL \avc|Mux11~3_combout\ : std_logic;
SIGNAL \avc|Mux11~4_combout\ : std_logic;
SIGNAL \avc|Mux11~5_combout\ : std_logic;
SIGNAL \avc|Mux12~0_combout\ : std_logic;
SIGNAL \avc|Mux12~1_combout\ : std_logic;
SIGNAL \avc|Mux12~3_combout\ : std_logic;
SIGNAL \avc|Mux12~2_combout\ : std_logic;
SIGNAL \avc|Mux12~4_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~4_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~5_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~6_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~9_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~18_combout\ : std_logic;
SIGNAL \avc|u0|Mux0~19_combout\ : std_logic;
SIGNAL \avc|u0|SDO~regout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|_clk0\ : std_logic;
SIGNAL \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\ : std_logic;
SIGNAL \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Audio_Controller|done_adc_channel_sync~0_combout\ : std_logic;
SIGNAL \Audio_Controller|done_adc_channel_sync~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|comb~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ : std_logic;
SIGNAL \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\ : std_logic;
SIGNAL \Audio_Controller|done_dac_channel_sync~0_combout\ : std_logic;
SIGNAL \Audio_Controller|done_dac_channel_sync~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|comb~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|always4~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|comb~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout\ : std_logic;
SIGNAL \Audio_Controller|always1~0_combout\ : std_logic;
SIGNAL \Audio_Controller|audio_out_allowed~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|comb~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|comb~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout\ : std_logic;
SIGNAL \Audio_Controller|always0~0_combout\ : std_logic;
SIGNAL \Audio_Controller|audio_in_available~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|comb~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~13_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~12_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~11_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~10_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~9_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~8_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~7_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~28_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~29_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~30_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~31_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~32_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~14_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~15_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~16_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~17_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~18_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~19_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~20_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~21_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~22_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~23_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~24_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~25_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~26_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~27_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult1~15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \nelson|y[0][5]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][5]~regout\ : std_logic;
SIGNAL \nelson|y[0][4]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][4]~regout\ : std_logic;
SIGNAL \nelson|y[0][3]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][3]~regout\ : std_logic;
SIGNAL \nelson|y[1][3]~733\ : std_logic;
SIGNAL \nelson|y[1][4]~735\ : std_logic;
SIGNAL \nelson|y[1][5]~736_combout\ : std_logic;
SIGNAL \nelson|y[1][5]~regout\ : std_logic;
SIGNAL \nelson|y[1][3]~732_combout\ : std_logic;
SIGNAL \nelson|y[1][3]~regout\ : std_logic;
SIGNAL \nelson|y[0][2]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][2]~regout\ : std_logic;
SIGNAL \nelson|y[1][2]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[1][2]~regout\ : std_logic;
SIGNAL \nelson|y[2][1]~655\ : std_logic;
SIGNAL \nelson|y[2][2]~657\ : std_logic;
SIGNAL \nelson|y[2][3]~659\ : std_logic;
SIGNAL \nelson|y[2][4]~661\ : std_logic;
SIGNAL \nelson|y[2][5]~662_combout\ : std_logic;
SIGNAL \nelson|y[2][5]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \nelson|y[2][1]~654_combout\ : std_logic;
SIGNAL \nelson|y[2][1]~regout\ : std_logic;
SIGNAL \nelson|y[3][0]~575\ : std_logic;
SIGNAL \nelson|y[3][1]~577\ : std_logic;
SIGNAL \nelson|y[3][2]~579\ : std_logic;
SIGNAL \nelson|y[3][3]~581\ : std_logic;
SIGNAL \nelson|y[3][4]~583\ : std_logic;
SIGNAL \nelson|y[3][5]~584_combout\ : std_logic;
SIGNAL \nelson|y[3][5]~regout\ : std_logic;
SIGNAL \nelson|y[3][2]~578_combout\ : std_logic;
SIGNAL \nelson|y[3][2]~regout\ : std_logic;
SIGNAL \nelson|y[3][1]~576_combout\ : std_logic;
SIGNAL \nelson|y[3][1]~regout\ : std_logic;
SIGNAL \nelson|y[4][0]~495\ : std_logic;
SIGNAL \nelson|y[4][1]~497\ : std_logic;
SIGNAL \nelson|y[4][2]~499\ : std_logic;
SIGNAL \nelson|y[4][3]~501\ : std_logic;
SIGNAL \nelson|y[4][4]~503\ : std_logic;
SIGNAL \nelson|y[4][5]~504_combout\ : std_logic;
SIGNAL \nelson|y[4][5]~regout\ : std_logic;
SIGNAL \nelson|y[4][0]~494_combout\ : std_logic;
SIGNAL \nelson|y[4][0]~regout\ : std_logic;
SIGNAL \nelson|y[5][0]~415_cout\ : std_logic;
SIGNAL \nelson|y[5][1]~417\ : std_logic;
SIGNAL \nelson|y[5][2]~419\ : std_logic;
SIGNAL \nelson|y[5][3]~421\ : std_logic;
SIGNAL \nelson|y[5][4]~423\ : std_logic;
SIGNAL \nelson|y[5][5]~425\ : std_logic;
SIGNAL \nelson|y[5][6]~427\ : std_logic;
SIGNAL \nelson|y[5][7]~428_combout\ : std_logic;
SIGNAL \nelson|y[5][7]~regout\ : std_logic;
SIGNAL \nelson|y[5][6]~426_combout\ : std_logic;
SIGNAL \nelson|y[5][6]~regout\ : std_logic;
SIGNAL \nelson|y[5][4]~422_combout\ : std_logic;
SIGNAL \nelson|y[5][4]~regout\ : std_logic;
SIGNAL \nelson|y[5][3]~420_combout\ : std_logic;
SIGNAL \nelson|y[5][3]~regout\ : std_logic;
SIGNAL \nelson|y[6][3]~341\ : std_logic;
SIGNAL \nelson|y[6][4]~343\ : std_logic;
SIGNAL \nelson|y[6][5]~345\ : std_logic;
SIGNAL \nelson|y[6][6]~347\ : std_logic;
SIGNAL \nelson|y[6][7]~348_combout\ : std_logic;
SIGNAL \nelson|y[6][7]~regout\ : std_logic;
SIGNAL \nelson|y[7][8]~263_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~265_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~267_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~269_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~271_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~273_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~275_cout\ : std_logic;
SIGNAL \nelson|y[7][8]~276_combout\ : std_logic;
SIGNAL \nelson|y[7][8]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[0]~feeder_combout\ : std_logic;
SIGNAL \reset|rst_meta~feeder_combout\ : std_logic;
SIGNAL \reset|rst_meta~regout\ : std_logic;
SIGNAL \reset|rst_out~feeder_combout\ : std_logic;
SIGNAL \reset|rst_out~regout\ : std_logic;
SIGNAL \my_delay_left|y[0]~32_combout\ : std_logic;
SIGNAL \my_delay_left|y[0]~feeder_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \nelson|y[7][8]~277\ : std_logic;
SIGNAL \nelson|y[7][9]~278_combout\ : std_logic;
SIGNAL \nelson|y[7][9]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~30_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~0_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~1\ : std_logic;
SIGNAL \my_delay_left|Add0~3\ : std_logic;
SIGNAL \my_delay_left|Add0~4_combout\ : std_logic;
SIGNAL \write_audio_out~0_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~5\ : std_logic;
SIGNAL \my_delay_left|Add0~7\ : std_logic;
SIGNAL \my_delay_left|Add0~8_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~9\ : std_logic;
SIGNAL \my_delay_left|Add0~10_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~5_combout\ : std_logic;
SIGNAL \my_delay_left|Equal0~2_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~2_combout\ : std_logic;
SIGNAL \my_delay_left|Equal0~3_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~11\ : std_logic;
SIGNAL \my_delay_left|Add0~13\ : std_logic;
SIGNAL \my_delay_left|Add0~15\ : std_logic;
SIGNAL \my_delay_left|Add0~17\ : std_logic;
SIGNAL \my_delay_left|Add0~18_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~3_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~16_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~14_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~4_combout\ : std_logic;
SIGNAL \my_delay_left|Equal0~1_combout\ : std_logic;
SIGNAL \my_delay_left|Equal0~4_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~6_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR1[0]~0_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR1[2]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~6_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR1[3]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~12_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~19\ : std_logic;
SIGNAL \my_delay_left|Add0~20_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~2_combout\ : std_logic;
SIGNAL \my_delay_left|Add0~21\ : std_logic;
SIGNAL \my_delay_left|Add0~22_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~1_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2[0]~_wirecell_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \my_delay_left|Add0~23\ : std_logic;
SIGNAL \my_delay_left|Add0~24_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \my_delay_left|Add0~25\ : std_logic;
SIGNAL \my_delay_left|Add0~26_combout\ : std_logic;
SIGNAL \my_delay_left|ADDR2~0_combout\ : std_logic;
SIGNAL \my_delay_left|y[0]~33\ : std_logic;
SIGNAL \my_delay_left|y[1]~34_combout\ : std_logic;
SIGNAL \my_delay_left|y[1]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][9]~279\ : std_logic;
SIGNAL \nelson|y[7][10]~280_combout\ : std_logic;
SIGNAL \nelson|y[7][10]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~29_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[2]~29_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[1]~35\ : std_logic;
SIGNAL \my_delay_left|y[2]~36_combout\ : std_logic;
SIGNAL \my_delay_left|y[2]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][10]~281\ : std_logic;
SIGNAL \nelson|y[7][11]~282_combout\ : std_logic;
SIGNAL \nelson|y[7][11]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[3]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[2]~37\ : std_logic;
SIGNAL \my_delay_left|y[3]~38_combout\ : std_logic;
SIGNAL \my_delay_left|y[3]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][11]~283\ : std_logic;
SIGNAL \nelson|y[7][12]~284_combout\ : std_logic;
SIGNAL \nelson|y[7][12]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~27_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[4]~27_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[3]~39\ : std_logic;
SIGNAL \my_delay_left|y[4]~40_combout\ : std_logic;
SIGNAL \my_delay_left|y[4]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[1][5]~737\ : std_logic;
SIGNAL \nelson|y[1][6]~739\ : std_logic;
SIGNAL \nelson|y[1][7]~741\ : std_logic;
SIGNAL \nelson|y[1][8]~743\ : std_logic;
SIGNAL \nelson|y[1][9]~744_combout\ : std_logic;
SIGNAL \nelson|y[1][9]~regout\ : std_logic;
SIGNAL \nelson|y[1][8]~742_combout\ : std_logic;
SIGNAL \nelson|y[1][8]~regout\ : std_logic;
SIGNAL \nelson|y[1][7]~740_combout\ : std_logic;
SIGNAL \nelson|y[1][7]~regout\ : std_logic;
SIGNAL \nelson|y[2][5]~663\ : std_logic;
SIGNAL \nelson|y[2][6]~665\ : std_logic;
SIGNAL \nelson|y[2][7]~667\ : std_logic;
SIGNAL \nelson|y[2][8]~669\ : std_logic;
SIGNAL \nelson|y[2][9]~671\ : std_logic;
SIGNAL \nelson|y[2][10]~673\ : std_logic;
SIGNAL \nelson|y[2][11]~674_combout\ : std_logic;
SIGNAL \nelson|y[2][11]~regout\ : std_logic;
SIGNAL \nelson|y[2][9]~670_combout\ : std_logic;
SIGNAL \nelson|y[2][9]~regout\ : std_logic;
SIGNAL \nelson|y[2][8]~668_combout\ : std_logic;
SIGNAL \nelson|y[2][8]~regout\ : std_logic;
SIGNAL \nelson|y[3][5]~585\ : std_logic;
SIGNAL \nelson|y[3][6]~587\ : std_logic;
SIGNAL \nelson|y[3][7]~589\ : std_logic;
SIGNAL \nelson|y[3][8]~591\ : std_logic;
SIGNAL \nelson|y[3][9]~593\ : std_logic;
SIGNAL \nelson|y[3][10]~595\ : std_logic;
SIGNAL \nelson|y[3][11]~597\ : std_logic;
SIGNAL \nelson|y[3][12]~598_combout\ : std_logic;
SIGNAL \nelson|y[3][12]~regout\ : std_logic;
SIGNAL \nelson|y[3][11]~596_combout\ : std_logic;
SIGNAL \nelson|y[3][11]~regout\ : std_logic;
SIGNAL \nelson|y[3][10]~594_combout\ : std_logic;
SIGNAL \nelson|y[3][10]~regout\ : std_logic;
SIGNAL \nelson|y[4][5]~505\ : std_logic;
SIGNAL \nelson|y[4][6]~507\ : std_logic;
SIGNAL \nelson|y[4][7]~509\ : std_logic;
SIGNAL \nelson|y[4][8]~511\ : std_logic;
SIGNAL \nelson|y[4][9]~513\ : std_logic;
SIGNAL \nelson|y[4][10]~515\ : std_logic;
SIGNAL \nelson|y[4][11]~517\ : std_logic;
SIGNAL \nelson|y[4][12]~519\ : std_logic;
SIGNAL \nelson|y[4][13]~520_combout\ : std_logic;
SIGNAL \nelson|y[4][13]~regout\ : std_logic;
SIGNAL \nelson|y[4][12]~518_combout\ : std_logic;
SIGNAL \nelson|y[4][12]~regout\ : std_logic;
SIGNAL \nelson|y[4][10]~514_combout\ : std_logic;
SIGNAL \nelson|y[4][10]~regout\ : std_logic;
SIGNAL \nelson|y[4][9]~512_combout\ : std_logic;
SIGNAL \nelson|y[4][9]~regout\ : std_logic;
SIGNAL \nelson|y[5][7]~429\ : std_logic;
SIGNAL \nelson|y[5][8]~431\ : std_logic;
SIGNAL \nelson|y[5][9]~433\ : std_logic;
SIGNAL \nelson|y[5][10]~435\ : std_logic;
SIGNAL \nelson|y[5][11]~437\ : std_logic;
SIGNAL \nelson|y[5][12]~439\ : std_logic;
SIGNAL \nelson|y[5][13]~440_combout\ : std_logic;
SIGNAL \nelson|y[5][13]~regout\ : std_logic;
SIGNAL \nelson|y[5][12]~438_combout\ : std_logic;
SIGNAL \nelson|y[5][12]~regout\ : std_logic;
SIGNAL \nelson|y[5][11]~436_combout\ : std_logic;
SIGNAL \nelson|y[5][11]~regout\ : std_logic;
SIGNAL \nelson|y[5][9]~432_combout\ : std_logic;
SIGNAL \nelson|y[5][9]~regout\ : std_logic;
SIGNAL \nelson|y[5][8]~430_combout\ : std_logic;
SIGNAL \nelson|y[5][8]~regout\ : std_logic;
SIGNAL \nelson|y[6][7]~349\ : std_logic;
SIGNAL \nelson|y[6][8]~351\ : std_logic;
SIGNAL \nelson|y[6][9]~353\ : std_logic;
SIGNAL \nelson|y[6][10]~355\ : std_logic;
SIGNAL \nelson|y[6][11]~357\ : std_logic;
SIGNAL \nelson|y[6][12]~359\ : std_logic;
SIGNAL \nelson|y[6][13]~360_combout\ : std_logic;
SIGNAL \nelson|y[6][13]~regout\ : std_logic;
SIGNAL \nelson|y[7][12]~285\ : std_logic;
SIGNAL \nelson|y[7][13]~286_combout\ : std_logic;
SIGNAL \nelson|y[7][13]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~26_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[5]~26_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[4]~41\ : std_logic;
SIGNAL \my_delay_left|y[5]~42_combout\ : std_logic;
SIGNAL \my_delay_left|y[5]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][13]~287\ : std_logic;
SIGNAL \nelson|y[7][14]~288_combout\ : std_logic;
SIGNAL \nelson|y[7][14]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~25_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[6]~25_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[5]~43\ : std_logic;
SIGNAL \my_delay_left|y[6]~44_combout\ : std_logic;
SIGNAL \my_delay_left|y[6]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][14]~289\ : std_logic;
SIGNAL \nelson|y[7][15]~290_combout\ : std_logic;
SIGNAL \nelson|y[7][15]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[7]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[6]~45\ : std_logic;
SIGNAL \my_delay_left|y[7]~46_combout\ : std_logic;
SIGNAL \my_delay_left|y[7]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[8]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][15]~291\ : std_logic;
SIGNAL \nelson|y[7][16]~292_combout\ : std_logic;
SIGNAL \nelson|y[7][16]~regout\ : std_logic;
SIGNAL \nelson|y[7][16]~293\ : std_logic;
SIGNAL \nelson|y[7][17]~294_combout\ : std_logic;
SIGNAL \nelson|y[7][17]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[9]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|DI~23_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[8]~23_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[7]~47\ : std_logic;
SIGNAL \my_delay_left|y[8]~49\ : std_logic;
SIGNAL \my_delay_left|y[9]~50_combout\ : std_logic;
SIGNAL \my_delay_left|y[9]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \nelson|y[7][17]~295\ : std_logic;
SIGNAL \nelson|y[7][18]~296_combout\ : std_logic;
SIGNAL \nelson|y[7][18]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~21_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[10]~21_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[9]~51\ : std_logic;
SIGNAL \my_delay_left|y[10]~52_combout\ : std_logic;
SIGNAL \my_delay_left|y[10]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \nelson|y[7][18]~297\ : std_logic;
SIGNAL \nelson|y[7][19]~298_combout\ : std_logic;
SIGNAL \nelson|y[7][19]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[11]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[10]~53\ : std_logic;
SIGNAL \my_delay_left|y[11]~54_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \nelson|y[7][19]~299\ : std_logic;
SIGNAL \nelson|y[7][20]~300_combout\ : std_logic;
SIGNAL \nelson|y[7][20]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[12]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[11]~55\ : std_logic;
SIGNAL \my_delay_left|y[12]~56_combout\ : std_logic;
SIGNAL \my_delay_left|y[12]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[13]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \nelson|y[7][20]~301\ : std_logic;
SIGNAL \nelson|y[7][21]~302_combout\ : std_logic;
SIGNAL \nelson|y[7][21]~regout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~14\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~16\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~17\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~18\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_mult3~19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \nelson|y[7][21]~303\ : std_logic;
SIGNAL \nelson|y[7][22]~304_combout\ : std_logic;
SIGNAL \nelson|y[7][22]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~17_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[14]~17_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \my_delay_left|DI~18_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[13]~18_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[12]~57\ : std_logic;
SIGNAL \my_delay_left|y[13]~59\ : std_logic;
SIGNAL \my_delay_left|y[14]~60_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \nelson|y[7][22]~305\ : std_logic;
SIGNAL \nelson|y[7][23]~306_combout\ : std_logic;
SIGNAL \nelson|y[7][23]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[15]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[14]~61\ : std_logic;
SIGNAL \my_delay_left|y[15]~62_combout\ : std_logic;
SIGNAL \my_delay_left|y[15]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_mult3~14\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult1~12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \nelson|y[0][18]~regout\ : std_logic;
SIGNAL \nelson|y[0][13]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][13]~regout\ : std_logic;
SIGNAL \nelson|y[0][12]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][12]~regout\ : std_logic;
SIGNAL \nelson|y[0][10]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[0][10]~regout\ : std_logic;
SIGNAL \nelson|y[1][9]~745\ : std_logic;
SIGNAL \nelson|y[1][10]~747\ : std_logic;
SIGNAL \nelson|y[1][11]~749\ : std_logic;
SIGNAL \nelson|y[1][12]~751\ : std_logic;
SIGNAL \nelson|y[1][13]~753\ : std_logic;
SIGNAL \nelson|y[1][14]~755\ : std_logic;
SIGNAL \nelson|y[1][15]~757\ : std_logic;
SIGNAL \nelson|y[1][16]~759\ : std_logic;
SIGNAL \nelson|y[1][17]~761\ : std_logic;
SIGNAL \nelson|y[1][18]~763\ : std_logic;
SIGNAL \nelson|y[1][19]~764_combout\ : std_logic;
SIGNAL \nelson|y[1][19]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \nelson|y[1][17]~760_combout\ : std_logic;
SIGNAL \nelson|y[1][17]~regout\ : std_logic;
SIGNAL \nelson|y[2][11]~675\ : std_logic;
SIGNAL \nelson|y[2][12]~677\ : std_logic;
SIGNAL \nelson|y[2][13]~679\ : std_logic;
SIGNAL \nelson|y[2][14]~681\ : std_logic;
SIGNAL \nelson|y[2][15]~683\ : std_logic;
SIGNAL \nelson|y[2][16]~685\ : std_logic;
SIGNAL \nelson|y[2][17]~687\ : std_logic;
SIGNAL \nelson|y[2][18]~689\ : std_logic;
SIGNAL \nelson|y[2][19]~690_combout\ : std_logic;
SIGNAL \nelson|y[2][19]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \nelson|y[2][17]~686_combout\ : std_logic;
SIGNAL \nelson|y[2][17]~regout\ : std_logic;
SIGNAL \nelson|y[2][15]~682_combout\ : std_logic;
SIGNAL \nelson|y[2][15]~regout\ : std_logic;
SIGNAL \nelson|y[3][12]~599\ : std_logic;
SIGNAL \nelson|y[3][13]~601\ : std_logic;
SIGNAL \nelson|y[3][14]~603\ : std_logic;
SIGNAL \nelson|y[3][15]~605\ : std_logic;
SIGNAL \nelson|y[3][16]~607\ : std_logic;
SIGNAL \nelson|y[3][17]~609\ : std_logic;
SIGNAL \nelson|y[3][18]~611\ : std_logic;
SIGNAL \nelson|y[3][19]~612_combout\ : std_logic;
SIGNAL \nelson|y[3][19]~regout\ : std_logic;
SIGNAL \nelson|y[3][16]~606_combout\ : std_logic;
SIGNAL \nelson|y[3][16]~regout\ : std_logic;
SIGNAL \nelson|y[4][13]~521\ : std_logic;
SIGNAL \nelson|y[4][14]~523\ : std_logic;
SIGNAL \nelson|y[4][15]~525\ : std_logic;
SIGNAL \nelson|y[4][16]~527\ : std_logic;
SIGNAL \nelson|y[4][17]~529\ : std_logic;
SIGNAL \nelson|y[4][18]~531\ : std_logic;
SIGNAL \nelson|y[4][19]~533\ : std_logic;
SIGNAL \nelson|y[4][20]~534_combout\ : std_logic;
SIGNAL \nelson|y[4][20]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \nelson|y[5][13]~441\ : std_logic;
SIGNAL \nelson|y[5][14]~443\ : std_logic;
SIGNAL \nelson|y[5][15]~445\ : std_logic;
SIGNAL \nelson|y[5][16]~447\ : std_logic;
SIGNAL \nelson|y[5][17]~449\ : std_logic;
SIGNAL \nelson|y[5][18]~451\ : std_logic;
SIGNAL \nelson|y[5][19]~453\ : std_logic;
SIGNAL \nelson|y[5][20]~455\ : std_logic;
SIGNAL \nelson|y[5][21]~457\ : std_logic;
SIGNAL \nelson|y[5][22]~459\ : std_logic;
SIGNAL \nelson|y[5][23]~461\ : std_logic;
SIGNAL \nelson|y[5][24]~462_combout\ : std_logic;
SIGNAL \nelson|y[5][24]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~14\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_mult3~16\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \nelson|y[5][22]~458_combout\ : std_logic;
SIGNAL \nelson|y[5][22]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \nelson|y[5][19]~452_combout\ : std_logic;
SIGNAL \nelson|y[5][19]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \nelson|y[5][17]~448_combout\ : std_logic;
SIGNAL \nelson|y[5][17]~regout\ : std_logic;
SIGNAL \nelson|y[5][16]~446_combout\ : std_logic;
SIGNAL \nelson|y[5][16]~regout\ : std_logic;
SIGNAL \nelson|y[6][13]~361\ : std_logic;
SIGNAL \nelson|y[6][14]~363\ : std_logic;
SIGNAL \nelson|y[6][15]~365\ : std_logic;
SIGNAL \nelson|y[6][16]~367\ : std_logic;
SIGNAL \nelson|y[6][17]~369\ : std_logic;
SIGNAL \nelson|y[6][18]~371\ : std_logic;
SIGNAL \nelson|y[6][19]~373\ : std_logic;
SIGNAL \nelson|y[6][20]~375\ : std_logic;
SIGNAL \nelson|y[6][21]~377\ : std_logic;
SIGNAL \nelson|y[6][22]~379\ : std_logic;
SIGNAL \nelson|y[6][23]~381\ : std_logic;
SIGNAL \nelson|y[6][24]~382_combout\ : std_logic;
SIGNAL \nelson|y[6][24]~regout\ : std_logic;
SIGNAL \nelson|y[7][23]~307\ : std_logic;
SIGNAL \nelson|y[7][24]~308_combout\ : std_logic;
SIGNAL \nelson|y[7][24]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~15_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[15]~63\ : std_logic;
SIGNAL \my_delay_left|y[16]~64_combout\ : std_logic;
SIGNAL \my_delay_left|y[16]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \nelson|y[7][24]~309\ : std_logic;
SIGNAL \nelson|y[7][25]~310_combout\ : std_logic;
SIGNAL \nelson|y[7][25]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[17]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[16]~65\ : std_logic;
SIGNAL \my_delay_left|y[17]~66_combout\ : std_logic;
SIGNAL \my_delay_left|y[17]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \nelson|y[6][24]~383\ : std_logic;
SIGNAL \nelson|y[6][25]~385\ : std_logic;
SIGNAL \nelson|y[6][26]~386_combout\ : std_logic;
SIGNAL \nelson|y[6][26]~regout\ : std_logic;
SIGNAL \nelson|y[7][25]~311\ : std_logic;
SIGNAL \nelson|y[7][26]~312_combout\ : std_logic;
SIGNAL \nelson|y[7][26]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[18]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[17]~67\ : std_logic;
SIGNAL \my_delay_left|y[18]~68_combout\ : std_logic;
SIGNAL \my_delay_left|y[18]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~15\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~17\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \nelson|y[7][26]~313\ : std_logic;
SIGNAL \nelson|y[7][27]~314_combout\ : std_logic;
SIGNAL \nelson|y[7][27]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~12_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[19]~12_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[18]~69\ : std_logic;
SIGNAL \my_delay_left|y[19]~70_combout\ : std_logic;
SIGNAL \my_delay_left|y[19]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \nelson|y[7][27]~315\ : std_logic;
SIGNAL \nelson|y[7][28]~316_combout\ : std_logic;
SIGNAL \nelson|y[7][28]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[20]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[19]~71\ : std_logic;
SIGNAL \my_delay_left|y[20]~72_combout\ : std_logic;
SIGNAL \my_delay_left|y[20]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \nelson|y[0][23]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \nelson|y[0][21]~regout\ : std_logic;
SIGNAL \nelson|y[1][19]~765\ : std_logic;
SIGNAL \nelson|y[1][20]~767\ : std_logic;
SIGNAL \nelson|y[1][21]~769\ : std_logic;
SIGNAL \nelson|y[1][22]~771\ : std_logic;
SIGNAL \nelson|y[1][23]~772_combout\ : std_logic;
SIGNAL \nelson|y[1][23]~regout\ : std_logic;
SIGNAL \nelson|y[1][22]~770_combout\ : std_logic;
SIGNAL \nelson|y[1][22]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \nelson|y[2][19]~691\ : std_logic;
SIGNAL \nelson|y[2][20]~693\ : std_logic;
SIGNAL \nelson|y[2][21]~695\ : std_logic;
SIGNAL \nelson|y[2][22]~697\ : std_logic;
SIGNAL \nelson|y[2][23]~699\ : std_logic;
SIGNAL \nelson|y[2][24]~701\ : std_logic;
SIGNAL \nelson|y[2][25]~703\ : std_logic;
SIGNAL \nelson|y[2][26]~704_combout\ : std_logic;
SIGNAL \nelson|y[2][26]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \nelson|y[2][22]~696_combout\ : std_logic;
SIGNAL \nelson|y[2][22]~regout\ : std_logic;
SIGNAL \nelson|y[2][21]~694_combout\ : std_logic;
SIGNAL \nelson|y[2][21]~regout\ : std_logic;
SIGNAL \nelson|y[2][20]~692_combout\ : std_logic;
SIGNAL \nelson|y[2][20]~regout\ : std_logic;
SIGNAL \nelson|y[3][19]~613\ : std_logic;
SIGNAL \nelson|y[3][20]~615\ : std_logic;
SIGNAL \nelson|y[3][21]~617\ : std_logic;
SIGNAL \nelson|y[3][22]~619\ : std_logic;
SIGNAL \nelson|y[3][23]~621\ : std_logic;
SIGNAL \nelson|y[3][24]~623\ : std_logic;
SIGNAL \nelson|y[3][25]~625\ : std_logic;
SIGNAL \nelson|y[3][26]~627\ : std_logic;
SIGNAL \nelson|y[3][27]~629\ : std_logic;
SIGNAL \nelson|y[3][28]~630_combout\ : std_logic;
SIGNAL \nelson|y[3][28]~regout\ : std_logic;
SIGNAL \nelson|y[3][26]~626_combout\ : std_logic;
SIGNAL \nelson|y[3][26]~regout\ : std_logic;
SIGNAL \nelson|y[3][24]~622_combout\ : std_logic;
SIGNAL \nelson|y[3][24]~regout\ : std_logic;
SIGNAL \nelson|y[3][22]~618_combout\ : std_logic;
SIGNAL \nelson|y[3][22]~regout\ : std_logic;
SIGNAL \nelson|y[3][21]~616_combout\ : std_logic;
SIGNAL \nelson|y[3][21]~regout\ : std_logic;
SIGNAL \nelson|y[4][20]~535\ : std_logic;
SIGNAL \nelson|y[4][21]~537\ : std_logic;
SIGNAL \nelson|y[4][22]~539\ : std_logic;
SIGNAL \nelson|y[4][23]~541\ : std_logic;
SIGNAL \nelson|y[4][24]~543\ : std_logic;
SIGNAL \nelson|y[4][25]~545\ : std_logic;
SIGNAL \nelson|y[4][26]~547\ : std_logic;
SIGNAL \nelson|y[4][27]~549\ : std_logic;
SIGNAL \nelson|y[4][28]~551\ : std_logic;
SIGNAL \nelson|y[4][29]~552_combout\ : std_logic;
SIGNAL \nelson|y[4][29]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \nelson|y[4][27]~548_combout\ : std_logic;
SIGNAL \nelson|y[4][27]~regout\ : std_logic;
SIGNAL \nelson|y[4][25]~544_combout\ : std_logic;
SIGNAL \nelson|y[4][25]~regout\ : std_logic;
SIGNAL \nelson|y[5][24]~463\ : std_logic;
SIGNAL \nelson|y[5][25]~465\ : std_logic;
SIGNAL \nelson|y[5][26]~467\ : std_logic;
SIGNAL \nelson|y[5][27]~469\ : std_logic;
SIGNAL \nelson|y[5][28]~471\ : std_logic;
SIGNAL \nelson|y[5][29]~472_combout\ : std_logic;
SIGNAL \nelson|y[5][29]~regout\ : std_logic;
SIGNAL \nelson|y[5][28]~470_combout\ : std_logic;
SIGNAL \nelson|y[5][28]~regout\ : std_logic;
SIGNAL \nelson|y[5][27]~468_combout\ : std_logic;
SIGNAL \nelson|y[5][27]~regout\ : std_logic;
SIGNAL \nelson|y[6][26]~387\ : std_logic;
SIGNAL \nelson|y[6][27]~389\ : std_logic;
SIGNAL \nelson|y[6][28]~391\ : std_logic;
SIGNAL \nelson|y[6][29]~392_combout\ : std_logic;
SIGNAL \nelson|y[6][29]~regout\ : std_logic;
SIGNAL \nelson|y[7][28]~317\ : std_logic;
SIGNAL \nelson|y[7][29]~318_combout\ : std_logic;
SIGNAL \nelson|y[7][29]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[21]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[20]~73\ : std_logic;
SIGNAL \my_delay_left|y[21]~74_combout\ : std_logic;
SIGNAL \my_delay_left|y[21]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~21\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~23\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \nelson|y[7][29]~319\ : std_logic;
SIGNAL \nelson|y[7][30]~320_combout\ : std_logic;
SIGNAL \nelson|y[7][30]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~9_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[22]~9_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[21]~75\ : std_logic;
SIGNAL \my_delay_left|y[22]~76_combout\ : std_logic;
SIGNAL \my_delay_left|y[22]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~17\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~19\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~21\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~23\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~25\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \nelson|y[4][29]~553\ : std_logic;
SIGNAL \nelson|y[4][30]~554_combout\ : std_logic;
SIGNAL \nelson|y[4][30]~regout\ : std_logic;
SIGNAL \nelson|y[5][29]~473\ : std_logic;
SIGNAL \nelson|y[5][30]~474_combout\ : std_logic;
SIGNAL \nelson|y[5][30]~regout\ : std_logic;
SIGNAL \nelson|y[6][29]~393\ : std_logic;
SIGNAL \nelson|y[6][30]~395\ : std_logic;
SIGNAL \nelson|y[6][31]~396_combout\ : std_logic;
SIGNAL \nelson|y[6][31]~regout\ : std_logic;
SIGNAL \nelson|y[7][30]~321\ : std_logic;
SIGNAL \nelson|y[7][31]~322_combout\ : std_logic;
SIGNAL \nelson|y[7][31]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[23]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[22]~77\ : std_logic;
SIGNAL \my_delay_left|y[23]~78_combout\ : std_logic;
SIGNAL \my_delay_left|y[23]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~25\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~27\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \nelson|y[7][31]~323\ : std_logic;
SIGNAL \nelson|y[7][32]~324_combout\ : std_logic;
SIGNAL \nelson|y[7][32]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[24]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[23]~79\ : std_logic;
SIGNAL \my_delay_left|y[24]~80_combout\ : std_logic;
SIGNAL \my_delay_left|y[24]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~29\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \nelson|y[7][32]~325\ : std_logic;
SIGNAL \nelson|y[7][33]~326_combout\ : std_logic;
SIGNAL \nelson|y[7][33]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[25]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[24]~81\ : std_logic;
SIGNAL \my_delay_left|y[25]~82_combout\ : std_logic;
SIGNAL \my_delay_left|y[25]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][33]~327\ : std_logic;
SIGNAL \nelson|y[7][34]~328_combout\ : std_logic;
SIGNAL \nelson|y[7][34]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[26]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[25]~83\ : std_logic;
SIGNAL \my_delay_left|y[26]~84_combout\ : std_logic;
SIGNAL \my_delay_left|y[26]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][34]~329\ : std_logic;
SIGNAL \nelson|y[7][35]~330_combout\ : std_logic;
SIGNAL \nelson|y[7][35]~regout\ : std_logic;
SIGNAL \my_delay_left|y_temp[27]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[26]~85\ : std_logic;
SIGNAL \my_delay_left|y[27]~86_combout\ : std_logic;
SIGNAL \my_delay_left|y[27]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][35]~331\ : std_logic;
SIGNAL \nelson|y[7][36]~332_combout\ : std_logic;
SIGNAL \nelson|y[7][36]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~3_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[28]~3_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[27]~87\ : std_logic;
SIGNAL \my_delay_left|y[28]~88_combout\ : std_logic;
SIGNAL \my_delay_left|y[28]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[29]~feeder_combout\ : std_logic;
SIGNAL \nelson|y[7][36]~333\ : std_logic;
SIGNAL \nelson|y[7][37]~334_combout\ : std_logic;
SIGNAL \nelson|y[7][37]~regout\ : std_logic;
SIGNAL \nelson|y[7][37]~335\ : std_logic;
SIGNAL \nelson|y[7][38]~336_combout\ : std_logic;
SIGNAL \nelson|y[7][38]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~1_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[30]~1_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \my_delay_left|DI~2_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[29]~2_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y[28]~89\ : std_logic;
SIGNAL \my_delay_left|y[29]~91\ : std_logic;
SIGNAL \my_delay_left|y[30]~92_combout\ : std_logic;
SIGNAL \my_delay_left|y[30]~feeder_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~27\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~29\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~31\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~33\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~35\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~37\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~39\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~27\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~29\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~31\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~33\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \nelson|y[0][33]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \nelson|y[0][32]~regout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \nelson|y[0][31]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \nelson|y[0][28]~regout\ : std_logic;
SIGNAL \nelson|y[0][27]~regout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \nelson|y[0][26]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \nelson|y[1][23]~773\ : std_logic;
SIGNAL \nelson|y[1][24]~775\ : std_logic;
SIGNAL \nelson|y[1][25]~777\ : std_logic;
SIGNAL \nelson|y[1][26]~779\ : std_logic;
SIGNAL \nelson|y[1][27]~781\ : std_logic;
SIGNAL \nelson|y[1][28]~783\ : std_logic;
SIGNAL \nelson|y[1][29]~785\ : std_logic;
SIGNAL \nelson|y[1][30]~787\ : std_logic;
SIGNAL \nelson|y[1][31]~789\ : std_logic;
SIGNAL \nelson|y[1][32]~791\ : std_logic;
SIGNAL \nelson|y[1][33]~793\ : std_logic;
SIGNAL \nelson|y[1][34]~795\ : std_logic;
SIGNAL \nelson|y[1][35]~796_combout\ : std_logic;
SIGNAL \nelson|y[1][35]~regout\ : std_logic;
SIGNAL \nelson|y[1][34]~794_combout\ : std_logic;
SIGNAL \nelson|y[1][34]~regout\ : std_logic;
SIGNAL \nelson|y[1][33]~792_combout\ : std_logic;
SIGNAL \nelson|y[1][33]~regout\ : std_logic;
SIGNAL \nelson|y[1][32]~790_combout\ : std_logic;
SIGNAL \nelson|y[1][32]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \nelson|y[1][29]~784_combout\ : std_logic;
SIGNAL \nelson|y[1][29]~regout\ : std_logic;
SIGNAL \nelson|y[1][28]~782_combout\ : std_logic;
SIGNAL \nelson|y[1][28]~regout\ : std_logic;
SIGNAL \nelson|y[1][27]~780_combout\ : std_logic;
SIGNAL \nelson|y[1][27]~regout\ : std_logic;
SIGNAL \nelson|y[2][26]~705\ : std_logic;
SIGNAL \nelson|y[2][27]~707\ : std_logic;
SIGNAL \nelson|y[2][28]~709\ : std_logic;
SIGNAL \nelson|y[2][29]~711\ : std_logic;
SIGNAL \nelson|y[2][30]~713\ : std_logic;
SIGNAL \nelson|y[2][31]~715\ : std_logic;
SIGNAL \nelson|y[2][32]~717\ : std_logic;
SIGNAL \nelson|y[2][33]~719\ : std_logic;
SIGNAL \nelson|y[2][34]~721\ : std_logic;
SIGNAL \nelson|y[2][35]~723\ : std_logic;
SIGNAL \nelson|y[2][36]~724_combout\ : std_logic;
SIGNAL \nelson|y[2][36]~regout\ : std_logic;
SIGNAL \nelson|y[2][35]~722_combout\ : std_logic;
SIGNAL \nelson|y[2][35]~regout\ : std_logic;
SIGNAL \nelson|y[2][34]~720_combout\ : std_logic;
SIGNAL \nelson|y[2][34]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \nelson|y[2][31]~714_combout\ : std_logic;
SIGNAL \nelson|y[2][31]~regout\ : std_logic;
SIGNAL \nelson|y[2][29]~710_combout\ : std_logic;
SIGNAL \nelson|y[2][29]~regout\ : std_logic;
SIGNAL \nelson|y[3][28]~631\ : std_logic;
SIGNAL \nelson|y[3][29]~633\ : std_logic;
SIGNAL \nelson|y[3][30]~635\ : std_logic;
SIGNAL \nelson|y[3][31]~637\ : std_logic;
SIGNAL \nelson|y[3][32]~639\ : std_logic;
SIGNAL \nelson|y[3][33]~641\ : std_logic;
SIGNAL \nelson|y[3][34]~643\ : std_logic;
SIGNAL \nelson|y[3][35]~645\ : std_logic;
SIGNAL \nelson|y[3][36]~647\ : std_logic;
SIGNAL \nelson|y[3][37]~648_combout\ : std_logic;
SIGNAL \nelson|y[3][37]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \nelson|y[3][35]~644_combout\ : std_logic;
SIGNAL \nelson|y[3][35]~regout\ : std_logic;
SIGNAL \nelson|y[3][34]~642_combout\ : std_logic;
SIGNAL \nelson|y[3][34]~regout\ : std_logic;
SIGNAL \nelson|y[3][32]~638_combout\ : std_logic;
SIGNAL \nelson|y[3][32]~regout\ : std_logic;
SIGNAL \nelson|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \nelson|y[4][30]~555\ : std_logic;
SIGNAL \nelson|y[4][31]~557\ : std_logic;
SIGNAL \nelson|y[4][32]~559\ : std_logic;
SIGNAL \nelson|y[4][33]~561\ : std_logic;
SIGNAL \nelson|y[4][34]~563\ : std_logic;
SIGNAL \nelson|y[4][35]~565\ : std_logic;
SIGNAL \nelson|y[4][36]~567\ : std_logic;
SIGNAL \nelson|y[4][37]~568_combout\ : std_logic;
SIGNAL \nelson|y[4][37]~regout\ : std_logic;
SIGNAL \nelson|y[4][36]~566_combout\ : std_logic;
SIGNAL \nelson|y[4][36]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \nelson|y[4][34]~562_combout\ : std_logic;
SIGNAL \nelson|y[4][34]~regout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \nelson|Mult1|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \nelson|y[4][31]~556_combout\ : std_logic;
SIGNAL \nelson|y[4][31]~regout\ : std_logic;
SIGNAL \nelson|y[5][30]~475\ : std_logic;
SIGNAL \nelson|y[5][31]~477\ : std_logic;
SIGNAL \nelson|y[5][32]~479\ : std_logic;
SIGNAL \nelson|y[5][33]~481\ : std_logic;
SIGNAL \nelson|y[5][34]~483\ : std_logic;
SIGNAL \nelson|y[5][35]~485\ : std_logic;
SIGNAL \nelson|y[5][36]~487\ : std_logic;
SIGNAL \nelson|y[5][37]~489\ : std_logic;
SIGNAL \nelson|y[5][38]~491\ : std_logic;
SIGNAL \nelson|y[5][39]~492_combout\ : std_logic;
SIGNAL \nelson|y[5][39]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~35\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \nelson|y[5][35]~484_combout\ : std_logic;
SIGNAL \nelson|y[5][35]~regout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \nelson|Mult2|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \nelson|y[6][31]~397\ : std_logic;
SIGNAL \nelson|y[6][32]~399\ : std_logic;
SIGNAL \nelson|y[6][33]~401\ : std_logic;
SIGNAL \nelson|y[6][34]~403\ : std_logic;
SIGNAL \nelson|y[6][35]~405\ : std_logic;
SIGNAL \nelson|y[6][36]~407\ : std_logic;
SIGNAL \nelson|y[6][37]~409\ : std_logic;
SIGNAL \nelson|y[6][38]~411\ : std_logic;
SIGNAL \nelson|y[6][39]~412_combout\ : std_logic;
SIGNAL \nelson|y[6][39]~regout\ : std_logic;
SIGNAL \nelson|y[7][38]~337\ : std_logic;
SIGNAL \nelson|y[7][39]~338_combout\ : std_logic;
SIGNAL \nelson|y[7][39]~regout\ : std_logic;
SIGNAL \my_delay_left|DI~0_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[31]~0_combout\ : std_logic;
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \my_delay_left|y_temp[31]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|y[30]~93\ : std_logic;
SIGNAL \my_delay_left|y[31]~94_combout\ : std_logic;
SIGNAL \my_delay_left|y[31]~feeder_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout\ : std_logic;
SIGNAL \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~regout\ : std_logic;
SIGNAL \my_delay_left|debug[1]~feeder_combout\ : std_logic;
SIGNAL \my_delay_left|debug[0]~0_combout\ : std_logic;
SIGNAL \my_delay_left|indicator~0_combout\ : std_logic;
SIGNAL \my_delay_left|indicator~regout\ : std_logic;
SIGNAL \avc|u0|I2C_SCLK~0_combout\ : std_logic;
SIGNAL \avc|u0|I2C_SCLK~1_combout\ : std_logic;
SIGNAL \avc|u0|SCLK~0_combout\ : std_logic;
SIGNAL \avc|u0|SCLK~1_combout\ : std_logic;
SIGNAL \avc|u0|SCLK~3_combout\ : std_logic;
SIGNAL \avc|u0|SCLK~regout\ : std_logic;
SIGNAL \avc|u0|I2C_SCLK~2_combout\ : std_logic;
SIGNAL \nelson|Mult3|auto_generated|w216w\ : std_logic_vector(34 DOWNTO 0);
SIGNAL \nelson|Mult1|auto_generated|w248w\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \my_delay_left|y_temp\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \my_delay_left|debug\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \my_delay_left|ADDR2\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|DO2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \avc|mI2C_DATA\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \avc|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \avc|u0|SD_COUNTER\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nelson|Mult2|auto_generated|w236w\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nelson|Mult0|auto_generated|w254w\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \my_delay_left|y\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_delay_left|DI\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \my_delay_left|ADDR1\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\ : std_logic_vector(32 DOWNTO 1);
SIGNAL \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\ : std_logic_vector(32 DOWNTO 1);
SIGNAL \avc|mI2C_CLK_DIV\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \avc|LUT_DATA\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \avc|u0|SD\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_SW~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \avc|u0|ALT_INV_SDO~regout\ : std_logic;
SIGNAL \avc|ALT_INV_mI2C_GO~regout\ : std_logic;
SIGNAL \reset|ALT_INV_rst_out~regout\ : std_logic;
SIGNAL \my_delay_left|ALT_INV_debug\ : std_logic_vector(1 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK_27 <= CLOCK_27;
ww_KEY <= KEY;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_XCK <= ww_AUD_XCK;
AUD_DACDAT <= ww_AUD_DACDAT;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
I2C_SCLK <= ww_I2C_SCLK;
ww_SW <= SW;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Audio_Controller|Audio_Clock|altpll_component|pll_INCLK_bus\ <= (gnd & \CLOCK_50~combout\);

\Audio_Controller|Audio_Clock|altpll_component|_clk0\ <= \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus\(0);
\Audio_Controller|Audio_Clock|altpll_component|pll~CLK1\ <= \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus\(1);
\Audio_Controller|Audio_Clock|altpll_component|pll~CLK2\ <= \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus\(2);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(31);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(31);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(31);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(30);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(30);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(30);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(29);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(29);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(29);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(28);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(28);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(28);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(27);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(27);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(27);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(26);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(26);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(26);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(25);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(25);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(25);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(24);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(24);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(24);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(23);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(23);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(23);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(22);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(22);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(22);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(21);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(21);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(21);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(20);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(20);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(20);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(19);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(19);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(19);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(18);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(18);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(18);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(17);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(17);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(17);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(16);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(16);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(16);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(15);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(15);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(15);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(14);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(14);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(14);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(13);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(13);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(13);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(12);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(12);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(12);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(11);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(11);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(11);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(10);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(10);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(10);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(9);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(9);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(9);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(8);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(8);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(8);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(7);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(7);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(7);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(6);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(6);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(6);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(5);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(5);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(5);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(4);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(4);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(4);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(3);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(3);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(3);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(2);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(2);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(2);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(1);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(1);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(1);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \my_delay_left|DI\(0);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\my_delay_left|ADDR1\(11) & \my_delay_left|ADDR1\(10) & \my_delay_left|ADDR1\(9) & \my_delay_left|ADDR1\(8) & \my_delay_left|ADDR1\(7) & 
\my_delay_left|ADDR1\(6) & \my_delay_left|ADDR1\(5) & \my_delay_left|ADDR1\(4) & \my_delay_left|ADDR1\(3) & \my_delay_left|ADDR1\(2) & \my_delay_left|ADDR1\(1) & \my_delay_left|ADDR1\(0));

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\my_delay_left|ADDR2\(11) & \my_delay_left|ADDR2\(10) & \my_delay_left|ADDR2\(9) & \my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7) & 
\my_delay_left|ADDR2\(6) & \my_delay_left|ADDR2\(5) & \my_delay_left|ADDR2\(4) & \my_delay_left|ADDR2\(3) & \my_delay_left|ADDR2\(2) & \my_delay_left|ADDR2\(1) & \my_delay_left|ADDR2[0]~_wirecell_combout\);

\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\nelson|Mult3|auto_generated|mac_out4_DATAA_bus\ <= (\nelson|Mult3|auto_generated|mac_mult3~DATAOUT15\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT14\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT13\ & 
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT12\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT11\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT10\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT9\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT8\
& \nelson|Mult3|auto_generated|mac_mult3~DATAOUT7\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT6\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT5\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT4\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT3\
& \nelson|Mult3|auto_generated|mac_mult3~DATAOUT2\ & \nelson|Mult3|auto_generated|mac_mult3~DATAOUT1\ & \nelson|Mult3|auto_generated|mac_mult3~dataout\ & \nelson|Mult3|auto_generated|mac_mult3~19\ & \nelson|Mult3|auto_generated|mac_mult3~18\ & 
\nelson|Mult3|auto_generated|mac_mult3~17\ & \nelson|Mult3|auto_generated|mac_mult3~16\ & \nelson|Mult3|auto_generated|mac_mult3~15\ & \nelson|Mult3|auto_generated|mac_mult3~14\ & \nelson|Mult3|auto_generated|mac_mult3~13\ & 
\nelson|Mult3|auto_generated|mac_mult3~12\ & \nelson|Mult3|auto_generated|mac_mult3~11\ & \nelson|Mult3|auto_generated|mac_mult3~10\ & \nelson|Mult3|auto_generated|mac_mult3~9\ & \nelson|Mult3|auto_generated|mac_mult3~8\ & 
\nelson|Mult3|auto_generated|mac_mult3~7\ & \nelson|Mult3|auto_generated|mac_mult3~6\ & \nelson|Mult3|auto_generated|mac_mult3~5\ & \nelson|Mult3|auto_generated|mac_mult3~4\ & \nelson|Mult3|auto_generated|mac_mult3~3\ & 
\nelson|Mult3|auto_generated|mac_mult3~2\ & \nelson|Mult3|auto_generated|mac_mult3~1\ & \nelson|Mult3|auto_generated|mac_mult3~0\);

\nelson|Mult3|auto_generated|mac_out4~0\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(0);
\nelson|Mult3|auto_generated|mac_out4~1\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(1);
\nelson|Mult3|auto_generated|mac_out4~2\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(2);
\nelson|Mult3|auto_generated|mac_out4~3\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(3);
\nelson|Mult3|auto_generated|mac_out4~4\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(4);
\nelson|Mult3|auto_generated|mac_out4~5\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(5);
\nelson|Mult3|auto_generated|mac_out4~6\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(6);
\nelson|Mult3|auto_generated|mac_out4~7\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(7);
\nelson|Mult3|auto_generated|mac_out4~8\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(8);
\nelson|Mult3|auto_generated|mac_out4~9\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(9);
\nelson|Mult3|auto_generated|mac_out4~10\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(10);
\nelson|Mult3|auto_generated|mac_out4~11\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(11);
\nelson|Mult3|auto_generated|mac_out4~12\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(12);
\nelson|Mult3|auto_generated|mac_out4~13\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(13);
\nelson|Mult3|auto_generated|mac_out4~14\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(14);
\nelson|Mult3|auto_generated|mac_out4~15\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(15);
\nelson|Mult3|auto_generated|mac_out4~16\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(16);
\nelson|Mult3|auto_generated|mac_out4~17\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(17);
\nelson|Mult3|auto_generated|mac_out4~18\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(18);
\nelson|Mult3|auto_generated|mac_out4~19\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(19);
\nelson|Mult3|auto_generated|mac_out4~dataout\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(20);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT1\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(21);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT2\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(22);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT3\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(23);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT4\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(24);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT5\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(25);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT6\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(26);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT7\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(27);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT8\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(28);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT9\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(29);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT10\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(30);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT11\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(31);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT12\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(32);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT13\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(33);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT14\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(34);
\nelson|Mult3|auto_generated|mac_out4~DATAOUT15\ <= \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\(35);

\nelson|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\nelson|Mult3|auto_generated|mac_mult1~DATAOUT19\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT18\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT17\ & 
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT16\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT9\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT8\
& \nelson|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT5\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT3\
& \nelson|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \nelson|Mult3|auto_generated|mac_mult1~DATAOUT1\ & \nelson|Mult3|auto_generated|mac_mult1~dataout\ & \nelson|Mult3|auto_generated|mac_mult1~15\ & \nelson|Mult3|auto_generated|mac_mult1~14\ & 
\nelson|Mult3|auto_generated|mac_mult1~13\ & \nelson|Mult3|auto_generated|mac_mult1~12\ & \nelson|Mult3|auto_generated|mac_mult1~11\ & \nelson|Mult3|auto_generated|mac_mult1~10\ & \nelson|Mult3|auto_generated|mac_mult1~9\ & 
\nelson|Mult3|auto_generated|mac_mult1~8\ & \nelson|Mult3|auto_generated|mac_mult1~7\ & \nelson|Mult3|auto_generated|mac_mult1~6\ & \nelson|Mult3|auto_generated|mac_mult1~5\ & \nelson|Mult3|auto_generated|mac_mult1~4\ & 
\nelson|Mult3|auto_generated|mac_mult1~3\ & \nelson|Mult3|auto_generated|mac_mult1~2\ & \nelson|Mult3|auto_generated|mac_mult1~1\ & \nelson|Mult3|auto_generated|mac_mult1~0\);

\nelson|Mult3|auto_generated|mac_out2~0\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\nelson|Mult3|auto_generated|mac_out2~1\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\nelson|Mult3|auto_generated|mac_out2~2\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\nelson|Mult3|auto_generated|mac_out2~3\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\nelson|Mult3|auto_generated|mac_out2~4\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\nelson|Mult3|auto_generated|mac_out2~5\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\nelson|Mult3|auto_generated|mac_out2~6\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\nelson|Mult3|auto_generated|mac_out2~7\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\nelson|Mult3|auto_generated|mac_out2~8\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\nelson|Mult3|auto_generated|mac_out2~9\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\nelson|Mult3|auto_generated|mac_out2~10\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\nelson|Mult3|auto_generated|mac_out2~11\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\nelson|Mult3|auto_generated|mac_out2~12\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\nelson|Mult3|auto_generated|mac_out2~13\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\nelson|Mult3|auto_generated|mac_out2~14\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\nelson|Mult3|auto_generated|mac_out2~15\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\nelson|Mult3|auto_generated|w216w\(0) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\nelson|Mult3|auto_generated|w216w\(1) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\nelson|Mult3|auto_generated|w216w\(2) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\nelson|Mult3|auto_generated|w216w\(3) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\nelson|Mult3|auto_generated|w216w\(4) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\nelson|Mult3|auto_generated|w216w\(5) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\nelson|Mult3|auto_generated|w216w\(6) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\nelson|Mult3|auto_generated|w216w\(7) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\nelson|Mult3|auto_generated|w216w\(8) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\nelson|Mult3|auto_generated|w216w\(9) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\nelson|Mult3|auto_generated|w216w\(10) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\nelson|Mult3|auto_generated|w216w\(11) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\nelson|Mult3|auto_generated|w216w\(12) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\nelson|Mult3|auto_generated|w216w\(13) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\nelson|Mult3|auto_generated|w216w\(14) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\nelson|Mult3|auto_generated|w216w\(15) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\nelson|Mult3|auto_generated|w216w\(16) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\nelson|Mult3|auto_generated|w216w\(17) <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\nelson|Mult3|auto_generated|mac_out2~DATAOUT18\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ <= \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(32) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3) & \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2) & 
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1));

\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\nelson|Mult3|auto_generated|mac_mult3_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & gnd & gnd & gnd & gnd);

\nelson|Mult3|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult3|auto_generated|mac_mult3~0\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(0);
\nelson|Mult3|auto_generated|mac_mult3~1\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(1);
\nelson|Mult3|auto_generated|mac_mult3~2\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(2);
\nelson|Mult3|auto_generated|mac_mult3~3\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(3);
\nelson|Mult3|auto_generated|mac_mult3~4\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(4);
\nelson|Mult3|auto_generated|mac_mult3~5\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(5);
\nelson|Mult3|auto_generated|mac_mult3~6\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(6);
\nelson|Mult3|auto_generated|mac_mult3~7\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(7);
\nelson|Mult3|auto_generated|mac_mult3~8\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(8);
\nelson|Mult3|auto_generated|mac_mult3~9\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(9);
\nelson|Mult3|auto_generated|mac_mult3~10\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(10);
\nelson|Mult3|auto_generated|mac_mult3~11\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(11);
\nelson|Mult3|auto_generated|mac_mult3~12\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(12);
\nelson|Mult3|auto_generated|mac_mult3~13\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(13);
\nelson|Mult3|auto_generated|mac_mult3~14\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(14);
\nelson|Mult3|auto_generated|mac_mult3~15\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(15);
\nelson|Mult3|auto_generated|mac_mult3~16\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(16);
\nelson|Mult3|auto_generated|mac_mult3~17\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(17);
\nelson|Mult3|auto_generated|mac_mult3~18\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(18);
\nelson|Mult3|auto_generated|mac_mult3~19\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(19);
\nelson|Mult3|auto_generated|mac_mult3~dataout\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(20);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT1\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(21);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT2\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(22);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT3\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(23);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT4\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(24);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT5\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(25);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT6\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(26);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT7\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(27);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT8\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(28);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT9\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(29);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT10\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(30);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT11\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(31);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT12\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(32);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT13\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(33);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT14\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(34);
\nelson|Mult3|auto_generated|mac_mult3~DATAOUT15\ <= \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\(35);

\nelson|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\nelson|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult3|auto_generated|mac_mult1~0\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\nelson|Mult3|auto_generated|mac_mult1~1\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\nelson|Mult3|auto_generated|mac_mult1~2\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\nelson|Mult3|auto_generated|mac_mult1~3\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\nelson|Mult3|auto_generated|mac_mult1~4\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\nelson|Mult3|auto_generated|mac_mult1~5\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\nelson|Mult3|auto_generated|mac_mult1~6\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\nelson|Mult3|auto_generated|mac_mult1~7\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\nelson|Mult3|auto_generated|mac_mult1~8\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\nelson|Mult3|auto_generated|mac_mult1~9\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\nelson|Mult3|auto_generated|mac_mult1~10\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\nelson|Mult3|auto_generated|mac_mult1~11\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\nelson|Mult3|auto_generated|mac_mult1~12\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\nelson|Mult3|auto_generated|mac_mult1~13\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\nelson|Mult3|auto_generated|mac_mult1~14\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\nelson|Mult3|auto_generated|mac_mult1~15\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\nelson|Mult3|auto_generated|mac_mult1~dataout\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\nelson|Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\nelson|Mult2|auto_generated|mac_out4_DATAA_bus\ <= (\nelson|Mult2|auto_generated|mac_mult3~DATAOUT18\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT17\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT16\ & 
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT15\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT14\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT13\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT12\ & 
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT11\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT10\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT9\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT8\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT7\
& \nelson|Mult2|auto_generated|mac_mult3~DATAOUT6\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT5\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT4\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT3\ & \nelson|Mult2|auto_generated|mac_mult3~DATAOUT2\
& \nelson|Mult2|auto_generated|mac_mult3~DATAOUT1\ & \nelson|Mult2|auto_generated|mac_mult3~dataout\ & \nelson|Mult2|auto_generated|mac_mult3~16\ & \nelson|Mult2|auto_generated|mac_mult3~15\ & \nelson|Mult2|auto_generated|mac_mult3~14\ & 
\nelson|Mult2|auto_generated|mac_mult3~13\ & \nelson|Mult2|auto_generated|mac_mult3~12\ & \nelson|Mult2|auto_generated|mac_mult3~11\ & \nelson|Mult2|auto_generated|mac_mult3~10\ & \nelson|Mult2|auto_generated|mac_mult3~9\ & 
\nelson|Mult2|auto_generated|mac_mult3~8\ & \nelson|Mult2|auto_generated|mac_mult3~7\ & \nelson|Mult2|auto_generated|mac_mult3~6\ & \nelson|Mult2|auto_generated|mac_mult3~5\ & \nelson|Mult2|auto_generated|mac_mult3~4\ & 
\nelson|Mult2|auto_generated|mac_mult3~3\ & \nelson|Mult2|auto_generated|mac_mult3~2\ & \nelson|Mult2|auto_generated|mac_mult3~1\ & \nelson|Mult2|auto_generated|mac_mult3~0\);

\nelson|Mult2|auto_generated|mac_out4~0\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(0);
\nelson|Mult2|auto_generated|mac_out4~1\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(1);
\nelson|Mult2|auto_generated|mac_out4~2\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(2);
\nelson|Mult2|auto_generated|mac_out4~3\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(3);
\nelson|Mult2|auto_generated|mac_out4~4\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(4);
\nelson|Mult2|auto_generated|mac_out4~5\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(5);
\nelson|Mult2|auto_generated|mac_out4~6\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(6);
\nelson|Mult2|auto_generated|mac_out4~7\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(7);
\nelson|Mult2|auto_generated|mac_out4~8\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(8);
\nelson|Mult2|auto_generated|mac_out4~9\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(9);
\nelson|Mult2|auto_generated|mac_out4~10\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(10);
\nelson|Mult2|auto_generated|mac_out4~11\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(11);
\nelson|Mult2|auto_generated|mac_out4~12\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(12);
\nelson|Mult2|auto_generated|mac_out4~13\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(13);
\nelson|Mult2|auto_generated|mac_out4~14\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(14);
\nelson|Mult2|auto_generated|mac_out4~15\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(15);
\nelson|Mult2|auto_generated|mac_out4~16\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(16);
\nelson|Mult2|auto_generated|mac_out4~dataout\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(17);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(18);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT2\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(19);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(20);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT4\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(21);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT5\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(22);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT6\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(23);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT7\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(24);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT8\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(25);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT9\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(26);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT10\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(27);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT11\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(28);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT12\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(29);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT13\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(30);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT14\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(31);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT15\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(32);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT16\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(33);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT17\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(34);
\nelson|Mult2|auto_generated|mac_out4~DATAOUT18\ <= \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\(35);

\nelson|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\nelson|Mult2|auto_generated|mac_mult1~DATAOUT22\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT21\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT20\ & 
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT19\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT18\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT17\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT16\ & 
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT13\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT12\ & 
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT9\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT7\
& \nelson|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT5\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \nelson|Mult2|auto_generated|mac_mult1~DATAOUT2\
& \nelson|Mult2|auto_generated|mac_mult1~DATAOUT1\ & \nelson|Mult2|auto_generated|mac_mult1~dataout\ & \nelson|Mult2|auto_generated|mac_mult1~12\ & \nelson|Mult2|auto_generated|mac_mult1~11\ & \nelson|Mult2|auto_generated|mac_mult1~10\ & 
\nelson|Mult2|auto_generated|mac_mult1~9\ & \nelson|Mult2|auto_generated|mac_mult1~8\ & \nelson|Mult2|auto_generated|mac_mult1~7\ & \nelson|Mult2|auto_generated|mac_mult1~6\ & \nelson|Mult2|auto_generated|mac_mult1~5\ & 
\nelson|Mult2|auto_generated|mac_mult1~4\ & \nelson|Mult2|auto_generated|mac_mult1~3\ & \nelson|Mult2|auto_generated|mac_mult1~2\ & \nelson|Mult2|auto_generated|mac_mult1~1\ & \nelson|Mult2|auto_generated|mac_mult1~0\);

\nelson|Mult2|auto_generated|mac_out2~0\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\nelson|Mult2|auto_generated|mac_out2~1\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\nelson|Mult2|auto_generated|mac_out2~2\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\nelson|Mult2|auto_generated|mac_out2~3\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\nelson|Mult2|auto_generated|mac_out2~4\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\nelson|Mult2|auto_generated|mac_out2~5\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\nelson|Mult2|auto_generated|mac_out2~6\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\nelson|Mult2|auto_generated|mac_out2~7\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\nelson|Mult2|auto_generated|mac_out2~8\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\nelson|Mult2|auto_generated|mac_out2~9\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\nelson|Mult2|auto_generated|mac_out2~10\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\nelson|Mult2|auto_generated|mac_out2~11\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\nelson|Mult2|auto_generated|mac_out2~12\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\nelson|Mult2|auto_generated|w236w\(0) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\nelson|Mult2|auto_generated|w236w\(1) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\nelson|Mult2|auto_generated|w236w\(2) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\nelson|Mult2|auto_generated|w236w\(3) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\nelson|Mult2|auto_generated|w236w\(4) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\nelson|Mult2|auto_generated|w236w\(5) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\nelson|Mult2|auto_generated|w236w\(6) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\nelson|Mult2|auto_generated|w236w\(7) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\nelson|Mult2|auto_generated|w236w\(8) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\nelson|Mult2|auto_generated|w236w\(9) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\nelson|Mult2|auto_generated|w236w\(10) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\nelson|Mult2|auto_generated|w236w\(11) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\nelson|Mult2|auto_generated|w236w\(12) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\nelson|Mult2|auto_generated|w236w\(13) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\nelson|Mult2|auto_generated|w236w\(14) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\nelson|Mult2|auto_generated|w236w\(15) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\nelson|Mult2|auto_generated|w236w\(16) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\nelson|Mult2|auto_generated|w236w\(17) <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\nelson|Mult2|auto_generated|mac_out2~DATAOUT18\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\nelson|Mult2|auto_generated|mac_out2~DATAOUT20\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\nelson|Mult2|auto_generated|mac_out2~DATAOUT22\ <= \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\nelson|Mult2|auto_generated|mac_mult3_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & gnd & gnd & gnd & gnd);

\nelson|Mult2|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult2|auto_generated|mac_mult3~0\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(0);
\nelson|Mult2|auto_generated|mac_mult3~1\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(1);
\nelson|Mult2|auto_generated|mac_mult3~2\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(2);
\nelson|Mult2|auto_generated|mac_mult3~3\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(3);
\nelson|Mult2|auto_generated|mac_mult3~4\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(4);
\nelson|Mult2|auto_generated|mac_mult3~5\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(5);
\nelson|Mult2|auto_generated|mac_mult3~6\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(6);
\nelson|Mult2|auto_generated|mac_mult3~7\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(7);
\nelson|Mult2|auto_generated|mac_mult3~8\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(8);
\nelson|Mult2|auto_generated|mac_mult3~9\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(9);
\nelson|Mult2|auto_generated|mac_mult3~10\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(10);
\nelson|Mult2|auto_generated|mac_mult3~11\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(11);
\nelson|Mult2|auto_generated|mac_mult3~12\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(12);
\nelson|Mult2|auto_generated|mac_mult3~13\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(13);
\nelson|Mult2|auto_generated|mac_mult3~14\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(14);
\nelson|Mult2|auto_generated|mac_mult3~15\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(15);
\nelson|Mult2|auto_generated|mac_mult3~16\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(16);
\nelson|Mult2|auto_generated|mac_mult3~dataout\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(17);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT1\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(18);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT2\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(19);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT3\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(20);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT4\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(21);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT5\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(22);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT6\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(23);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT7\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(24);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT8\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(25);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT9\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(26);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT10\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(27);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT11\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(28);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT12\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(29);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT13\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(30);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT14\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(31);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT15\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(32);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT16\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(33);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT17\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(34);
\nelson|Mult2|auto_generated|mac_mult3~DATAOUT18\ <= \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\(35);

\nelson|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\nelson|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult2|auto_generated|mac_mult1~0\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\nelson|Mult2|auto_generated|mac_mult1~1\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\nelson|Mult2|auto_generated|mac_mult1~2\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\nelson|Mult2|auto_generated|mac_mult1~3\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\nelson|Mult2|auto_generated|mac_mult1~4\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\nelson|Mult2|auto_generated|mac_mult1~5\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\nelson|Mult2|auto_generated|mac_mult1~6\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\nelson|Mult2|auto_generated|mac_mult1~7\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\nelson|Mult2|auto_generated|mac_mult1~8\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\nelson|Mult2|auto_generated|mac_mult1~9\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\nelson|Mult2|auto_generated|mac_mult1~10\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\nelson|Mult2|auto_generated|mac_mult1~11\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\nelson|Mult2|auto_generated|mac_mult1~12\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\nelson|Mult2|auto_generated|mac_mult1~dataout\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\nelson|Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\nelson|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\nelson|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT18\ & 
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT14\ & 
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT13\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT10\ & 
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT8\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT5\ & 
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT3\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \nelson|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \nelson|Mult1|auto_generated|mac_mult3~dataout\ & 
\nelson|Mult1|auto_generated|mac_mult3~14\ & \nelson|Mult1|auto_generated|mac_mult3~13\ & \nelson|Mult1|auto_generated|mac_mult3~12\ & \nelson|Mult1|auto_generated|mac_mult3~11\ & \nelson|Mult1|auto_generated|mac_mult3~10\ & 
\nelson|Mult1|auto_generated|mac_mult3~9\ & \nelson|Mult1|auto_generated|mac_mult3~8\ & \nelson|Mult1|auto_generated|mac_mult3~7\ & \nelson|Mult1|auto_generated|mac_mult3~6\ & \nelson|Mult1|auto_generated|mac_mult3~5\ & 
\nelson|Mult1|auto_generated|mac_mult3~4\ & \nelson|Mult1|auto_generated|mac_mult3~3\ & \nelson|Mult1|auto_generated|mac_mult3~2\ & \nelson|Mult1|auto_generated|mac_mult3~1\ & \nelson|Mult1|auto_generated|mac_mult3~0\);

\nelson|Mult1|auto_generated|mac_out4~0\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\nelson|Mult1|auto_generated|mac_out4~1\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\nelson|Mult1|auto_generated|mac_out4~2\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\nelson|Mult1|auto_generated|mac_out4~3\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\nelson|Mult1|auto_generated|mac_out4~4\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\nelson|Mult1|auto_generated|mac_out4~5\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\nelson|Mult1|auto_generated|mac_out4~6\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\nelson|Mult1|auto_generated|mac_out4~7\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\nelson|Mult1|auto_generated|mac_out4~8\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\nelson|Mult1|auto_generated|mac_out4~9\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\nelson|Mult1|auto_generated|mac_out4~10\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\nelson|Mult1|auto_generated|mac_out4~11\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\nelson|Mult1|auto_generated|mac_out4~12\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\nelson|Mult1|auto_generated|mac_out4~13\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\nelson|Mult1|auto_generated|mac_out4~14\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\nelson|Mult1|auto_generated|mac_out4~dataout\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\nelson|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\nelson|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\nelson|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT22\ & 
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT18\ & 
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT17\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT14\ & 
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT10\ & 
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \nelson|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \nelson|Mult1|auto_generated|mac_mult1~dataout\ & 
\nelson|Mult1|auto_generated|mac_mult1~10\ & \nelson|Mult1|auto_generated|mac_mult1~9\ & \nelson|Mult1|auto_generated|mac_mult1~8\ & \nelson|Mult1|auto_generated|mac_mult1~7\ & \nelson|Mult1|auto_generated|mac_mult1~6\ & 
\nelson|Mult1|auto_generated|mac_mult1~5\ & \nelson|Mult1|auto_generated|mac_mult1~4\ & \nelson|Mult1|auto_generated|mac_mult1~3\ & \nelson|Mult1|auto_generated|mac_mult1~2\ & \nelson|Mult1|auto_generated|mac_mult1~1\ & 
\nelson|Mult1|auto_generated|mac_mult1~0\);

\nelson|Mult1|auto_generated|mac_out2~0\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\nelson|Mult1|auto_generated|mac_out2~1\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\nelson|Mult1|auto_generated|mac_out2~2\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\nelson|Mult1|auto_generated|mac_out2~3\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\nelson|Mult1|auto_generated|mac_out2~4\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\nelson|Mult1|auto_generated|mac_out2~5\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\nelson|Mult1|auto_generated|mac_out2~6\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\nelson|Mult1|auto_generated|mac_out2~7\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\nelson|Mult1|auto_generated|mac_out2~8\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\nelson|Mult1|auto_generated|mac_out2~9\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\nelson|Mult1|auto_generated|mac_out2~10\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\nelson|Mult1|auto_generated|w248w\(0) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\nelson|Mult1|auto_generated|w248w\(1) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\nelson|Mult1|auto_generated|w248w\(2) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\nelson|Mult1|auto_generated|w248w\(3) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\nelson|Mult1|auto_generated|w248w\(4) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\nelson|Mult1|auto_generated|w248w\(5) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\nelson|Mult1|auto_generated|w248w\(6) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\nelson|Mult1|auto_generated|w248w\(7) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\nelson|Mult1|auto_generated|w248w\(8) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\nelson|Mult1|auto_generated|w248w\(9) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\nelson|Mult1|auto_generated|w248w\(10) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\nelson|Mult1|auto_generated|w248w\(11) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\nelson|Mult1|auto_generated|w248w\(12) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\nelson|Mult1|auto_generated|w248w\(13) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\nelson|Mult1|auto_generated|w248w\(14) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\nelson|Mult1|auto_generated|w248w\(15) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\nelson|Mult1|auto_generated|w248w\(16) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\nelson|Mult1|auto_generated|w248w\(17) <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\nelson|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\nelson|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & gnd & gnd & gnd & gnd);

\nelson|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & gnd & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult1|auto_generated|mac_mult3~0\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\nelson|Mult1|auto_generated|mac_mult3~1\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\nelson|Mult1|auto_generated|mac_mult3~2\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\nelson|Mult1|auto_generated|mac_mult3~3\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\nelson|Mult1|auto_generated|mac_mult3~4\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\nelson|Mult1|auto_generated|mac_mult3~5\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\nelson|Mult1|auto_generated|mac_mult3~6\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\nelson|Mult1|auto_generated|mac_mult3~7\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\nelson|Mult1|auto_generated|mac_mult3~8\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\nelson|Mult1|auto_generated|mac_mult3~9\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\nelson|Mult1|auto_generated|mac_mult3~10\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\nelson|Mult1|auto_generated|mac_mult3~11\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\nelson|Mult1|auto_generated|mac_mult3~12\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\nelson|Mult1|auto_generated|mac_mult3~13\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\nelson|Mult1|auto_generated|mac_mult3~14\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\nelson|Mult1|auto_generated|mac_mult3~dataout\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\nelson|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\nelson|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\nelson|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (vcc & gnd & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult1|auto_generated|mac_mult1~0\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\nelson|Mult1|auto_generated|mac_mult1~1\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\nelson|Mult1|auto_generated|mac_mult1~2\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\nelson|Mult1|auto_generated|mac_mult1~3\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\nelson|Mult1|auto_generated|mac_mult1~4\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\nelson|Mult1|auto_generated|mac_mult1~5\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\nelson|Mult1|auto_generated|mac_mult1~6\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\nelson|Mult1|auto_generated|mac_mult1~7\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\nelson|Mult1|auto_generated|mac_mult1~8\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\nelson|Mult1|auto_generated|mac_mult1~9\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\nelson|Mult1|auto_generated|mac_mult1~10\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\nelson|Mult1|auto_generated|mac_mult1~dataout\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\nelson|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\nelson|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\nelson|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT19\ & 
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT15\ & 
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT11\ & 
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT6\
& \nelson|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \nelson|Mult0|auto_generated|mac_mult3~DATAOUT1\
& \nelson|Mult0|auto_generated|mac_mult3~dataout\ & \nelson|Mult0|auto_generated|mac_mult3~13\ & \nelson|Mult0|auto_generated|mac_mult3~12\ & \nelson|Mult0|auto_generated|mac_mult3~11\ & \nelson|Mult0|auto_generated|mac_mult3~10\ & 
\nelson|Mult0|auto_generated|mac_mult3~9\ & \nelson|Mult0|auto_generated|mac_mult3~8\ & \nelson|Mult0|auto_generated|mac_mult3~7\ & \nelson|Mult0|auto_generated|mac_mult3~6\ & \nelson|Mult0|auto_generated|mac_mult3~5\ & 
\nelson|Mult0|auto_generated|mac_mult3~4\ & \nelson|Mult0|auto_generated|mac_mult3~3\ & \nelson|Mult0|auto_generated|mac_mult3~2\ & \nelson|Mult0|auto_generated|mac_mult3~1\ & \nelson|Mult0|auto_generated|mac_mult3~0\);

\nelson|Mult0|auto_generated|mac_out4~0\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\nelson|Mult0|auto_generated|mac_out4~1\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\nelson|Mult0|auto_generated|mac_out4~2\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\nelson|Mult0|auto_generated|mac_out4~3\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\nelson|Mult0|auto_generated|mac_out4~4\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\nelson|Mult0|auto_generated|mac_out4~5\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\nelson|Mult0|auto_generated|mac_out4~6\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\nelson|Mult0|auto_generated|mac_out4~7\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\nelson|Mult0|auto_generated|mac_out4~8\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\nelson|Mult0|auto_generated|mac_out4~9\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\nelson|Mult0|auto_generated|mac_out4~10\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\nelson|Mult0|auto_generated|mac_out4~11\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\nelson|Mult0|auto_generated|mac_out4~12\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\nelson|Mult0|auto_generated|mac_out4~13\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\nelson|Mult0|auto_generated|mac_out4~dataout\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\nelson|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\nelson|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\nelson|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT6\
& \nelson|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \nelson|Mult0|auto_generated|mac_mult1~DATAOUT1\
& \nelson|Mult0|auto_generated|mac_mult1~dataout\ & \nelson|Mult0|auto_generated|mac_mult1~9\ & \nelson|Mult0|auto_generated|mac_mult1~8\ & \nelson|Mult0|auto_generated|mac_mult1~7\ & \nelson|Mult0|auto_generated|mac_mult1~6\ & 
\nelson|Mult0|auto_generated|mac_mult1~5\ & \nelson|Mult0|auto_generated|mac_mult1~4\ & \nelson|Mult0|auto_generated|mac_mult1~3\ & \nelson|Mult0|auto_generated|mac_mult1~2\ & \nelson|Mult0|auto_generated|mac_mult1~1\ & 
\nelson|Mult0|auto_generated|mac_mult1~0\);

\nelson|Mult0|auto_generated|mac_out2~0\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\nelson|Mult0|auto_generated|mac_out2~1\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\nelson|Mult0|auto_generated|mac_out2~2\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\nelson|Mult0|auto_generated|mac_out2~3\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\nelson|Mult0|auto_generated|mac_out2~4\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\nelson|Mult0|auto_generated|mac_out2~5\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\nelson|Mult0|auto_generated|mac_out2~6\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\nelson|Mult0|auto_generated|mac_out2~7\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\nelson|Mult0|auto_generated|mac_out2~8\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\nelson|Mult0|auto_generated|mac_out2~9\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\nelson|Mult0|auto_generated|w254w\(0) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\nelson|Mult0|auto_generated|w254w\(1) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\nelson|Mult0|auto_generated|w254w\(2) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\nelson|Mult0|auto_generated|w254w\(3) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\nelson|Mult0|auto_generated|w254w\(4) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\nelson|Mult0|auto_generated|w254w\(5) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\nelson|Mult0|auto_generated|w254w\(6) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\nelson|Mult0|auto_generated|w254w\(7) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\nelson|Mult0|auto_generated|w254w\(8) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\nelson|Mult0|auto_generated|w254w\(9) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\nelson|Mult0|auto_generated|w254w\(10) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\nelson|Mult0|auto_generated|w254w\(11) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\nelson|Mult0|auto_generated|w254w\(12) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\nelson|Mult0|auto_generated|w254w\(13) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\nelson|Mult0|auto_generated|w254w\(14) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\nelson|Mult0|auto_generated|w254w\(15) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\nelson|Mult0|auto_generated|w254w\(16) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\nelson|Mult0|auto_generated|w254w\(17) <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\nelson|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & gnd & gnd & gnd & gnd);

\nelson|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & gnd & gnd & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult0|auto_generated|mac_mult3~0\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\nelson|Mult0|auto_generated|mac_mult3~1\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\nelson|Mult0|auto_generated|mac_mult3~2\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\nelson|Mult0|auto_generated|mac_mult3~3\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\nelson|Mult0|auto_generated|mac_mult3~4\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\nelson|Mult0|auto_generated|mac_mult3~5\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\nelson|Mult0|auto_generated|mac_mult3~6\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\nelson|Mult0|auto_generated|mac_mult3~7\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\nelson|Mult0|auto_generated|mac_mult3~8\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\nelson|Mult0|auto_generated|mac_mult3~9\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\nelson|Mult0|auto_generated|mac_mult3~10\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\nelson|Mult0|auto_generated|mac_mult3~11\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\nelson|Mult0|auto_generated|mac_mult3~12\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\nelson|Mult0|auto_generated|mac_mult3~13\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\nelson|Mult0|auto_generated|mac_mult3~dataout\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\nelson|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\nelson|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & 
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0));

\nelson|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (vcc & gnd & gnd & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\nelson|Mult0|auto_generated|mac_mult1~0\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\nelson|Mult0|auto_generated|mac_mult1~1\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\nelson|Mult0|auto_generated|mac_mult1~2\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\nelson|Mult0|auto_generated|mac_mult1~3\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\nelson|Mult0|auto_generated|mac_mult1~4\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\nelson|Mult0|auto_generated|mac_mult1~5\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\nelson|Mult0|auto_generated|mac_mult1~6\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\nelson|Mult0|auto_generated|mac_mult1~7\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\nelson|Mult0|auto_generated|mac_mult1~8\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\nelson|Mult0|auto_generated|mac_mult1~9\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\nelson|Mult0|auto_generated|mac_mult1~dataout\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\nelson|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\my_delay_left|y\(31) & \my_delay_left|y\(30) & \my_delay_left|y\(29) & \my_delay_left|y\(28) & 
\my_delay_left|y\(27) & \my_delay_left|y\(26) & \my_delay_left|y\(25) & \my_delay_left|y\(24) & \my_delay_left|y\(23) & \my_delay_left|y\(22) & \my_delay_left|y\(21) & \my_delay_left|y\(20) & \my_delay_left|y\(19) & \my_delay_left|y\(18) & 
\my_delay_left|y\(17) & \my_delay_left|y\(16) & \my_delay_left|y\(15) & \my_delay_left|y\(14) & \my_delay_left|y\(13) & \my_delay_left|y\(12) & \my_delay_left|y\(11) & \my_delay_left|y\(10) & \my_delay_left|y\(9) & \my_delay_left|y\(8) & 
\my_delay_left|y\(7) & \my_delay_left|y\(6) & \my_delay_left|y\(5) & \my_delay_left|y\(4) & \my_delay_left|y\(3) & \my_delay_left|y\(2) & \my_delay_left|y\(1) & \my_delay_left|y\(0));

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\my_delay_left|y\(31) & \my_delay_left|y\(30) & \my_delay_left|y\(29) & \my_delay_left|y\(28) & 
\my_delay_left|y\(27) & \my_delay_left|y\(26) & \my_delay_left|y\(25) & \my_delay_left|y\(24) & \my_delay_left|y\(23) & \my_delay_left|y\(22) & \my_delay_left|y\(21) & \my_delay_left|y\(20) & \my_delay_left|y\(19) & \my_delay_left|y\(18) & 
\my_delay_left|y\(17) & \my_delay_left|y\(16) & \my_delay_left|y\(15) & \my_delay_left|y\(14) & \my_delay_left|y\(13) & \my_delay_left|y\(12) & \my_delay_left|y\(11) & \my_delay_left|y\(10) & \my_delay_left|y\(9) & \my_delay_left|y\(8) & 
\my_delay_left|y\(7) & \my_delay_left|y\(6) & \my_delay_left|y\(5) & \my_delay_left|y\(4) & \my_delay_left|y\(3) & \my_delay_left|y\(2) & \my_delay_left|y\(1) & \my_delay_left|y\(0));

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31) <= \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);

\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Audio_Controller|Audio_Clock|altpll_component|_clk0\);

\avc|Mux2~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \avc|Mux2~1_combout\);

\avc|mI2C_CTRL_CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \avc|mI2C_CTRL_CLK~regout\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);
\ALT_INV_SW~combout\(0) <= NOT \SW~combout\(0);
\ALT_INV_KEY~combout\(0) <= NOT \KEY~combout\(0);
\avc|u0|ALT_INV_SDO~regout\ <= NOT \avc|u0|SDO~regout\;
\avc|ALT_INV_mI2C_GO~regout\ <= NOT \avc|mI2C_GO~regout\;
\reset|ALT_INV_rst_out~regout\ <= NOT \reset|rst_out~regout\;
\my_delay_left|ALT_INV_debug\(0) <= NOT \my_delay_left|debug\(0);
\my_delay_left|ALT_INV_debug\(1) <= NOT \my_delay_left|debug\(1);

-- Location: LCFF_X28_Y29_N7
\avc|mI2C_CLK_DIV[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[3]~22_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(3));

-- Location: LCFF_X28_Y29_N11
\avc|mI2C_CLK_DIV[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[5]~26_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(5));

-- Location: LCFF_X28_Y20_N25
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6));

-- Location: LCCOMB_X28_Y29_N6
\avc|mI2C_CLK_DIV[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[3]~22_combout\ = (\avc|mI2C_CLK_DIV\(3) & (!\avc|mI2C_CLK_DIV[2]~21\)) # (!\avc|mI2C_CLK_DIV\(3) & ((\avc|mI2C_CLK_DIV[2]~21\) # (GND)))
-- \avc|mI2C_CLK_DIV[3]~23\ = CARRY((!\avc|mI2C_CLK_DIV[2]~21\) # (!\avc|mI2C_CLK_DIV\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(3),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[2]~21\,
	combout => \avc|mI2C_CLK_DIV[3]~22_combout\,
	cout => \avc|mI2C_CLK_DIV[3]~23\);

-- Location: LCCOMB_X28_Y29_N10
\avc|mI2C_CLK_DIV[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[5]~26_combout\ = (\avc|mI2C_CLK_DIV\(5) & (!\avc|mI2C_CLK_DIV[4]~25\)) # (!\avc|mI2C_CLK_DIV\(5) & ((\avc|mI2C_CLK_DIV[4]~25\) # (GND)))
-- \avc|mI2C_CLK_DIV[5]~27\ = CARRY((!\avc|mI2C_CLK_DIV[4]~25\) # (!\avc|mI2C_CLK_DIV\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(5),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[4]~25\,
	combout => \avc|mI2C_CLK_DIV[5]~26_combout\,
	cout => \avc|mI2C_CLK_DIV[5]~27\);

-- Location: LCFF_X28_Y20_N7
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\);

-- Location: LCFF_X28_Y18_N9
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\);

-- Location: LCFF_X28_Y16_N27
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\);

-- Location: LCFF_X29_Y18_N21
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3));

-- Location: LCFF_X29_Y18_N17
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1));

-- Location: LCFF_X29_Y20_N27
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6));

-- Location: LCCOMB_X28_Y20_N24
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- ((\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\))
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\,
	combout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~12_combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13\);

-- Location: LCFF_X32_Y10_N9
\my_delay_left|ram_memory|DO2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[27]~4_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(27));

-- Location: LCFF_X23_Y19_N17
\my_delay_left|ram_memory|DO2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[26]~5_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(26));

-- Location: LCFF_X43_Y9_N9
\my_delay_left|ram_memory|DO2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[25]~6_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(25));

-- Location: LCFF_X25_Y11_N5
\my_delay_left|ram_memory|DO2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[24]~7_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(24));

-- Location: LCFF_X40_Y25_N21
\my_delay_left|ram_memory|DO2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[23]~8_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(23));

-- Location: LCFF_X23_Y9_N11
\my_delay_left|ram_memory|DO2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[21]~10_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(21));

-- Location: LCFF_X30_Y9_N9
\my_delay_left|ram_memory|DO2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[20]~11_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(20));

-- Location: LCFF_X25_Y13_N13
\my_delay_left|ram_memory|DO2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[18]~13_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(18));

-- Location: LCFF_X27_Y25_N7
\my_delay_left|ram_memory|DO2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[17]~14_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(17));

-- Location: LCFF_X23_Y25_N19
\my_delay_left|ram_memory|DO2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(15));

-- Location: LCFF_X23_Y9_N1
\my_delay_left|ram_memory|DO2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[12]~19_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(12));

-- Location: LCFF_X23_Y25_N13
\my_delay_left|ram_memory|DO2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[11]~20_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(11));

-- Location: LCFF_X32_Y10_N7
\my_delay_left|ram_memory|DO2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[9]~22_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(9));

-- Location: LCFF_X34_Y14_N9
\my_delay_left|ram_memory|DO2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[7]~24_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(7));

-- Location: LCFF_X25_Y23_N17
\my_delay_left|ram_memory|DO2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[3]~28_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(3));

-- Location: LCFF_X27_Y21_N17
\my_delay_left|ram_memory|DO2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[0]~31_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(0));

-- Location: LCCOMB_X31_Y18_N16
\my_delay_left|y[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[8]~48_combout\ = ((\my_delay_left|y_temp\(8) $ (\my_delay_left|ram_memory|DO2\(8) $ (!\my_delay_left|y[7]~47\)))) # (GND)
-- \my_delay_left|y[8]~49\ = CARRY((\my_delay_left|y_temp\(8) & ((\my_delay_left|ram_memory|DO2\(8)) # (!\my_delay_left|y[7]~47\))) # (!\my_delay_left|y_temp\(8) & (\my_delay_left|ram_memory|DO2\(8) & !\my_delay_left|y[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(8),
	datab => \my_delay_left|ram_memory|DO2\(8),
	datad => VCC,
	cin => \my_delay_left|y[7]~47\,
	combout => \my_delay_left|y[8]~48_combout\,
	cout => \my_delay_left|y[8]~49\);

-- Location: LCCOMB_X31_Y18_N26
\my_delay_left|y[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[13]~58_combout\ = (\my_delay_left|y_temp\(13) & ((\my_delay_left|ram_memory|DO2\(13) & (\my_delay_left|y[12]~57\ & VCC)) # (!\my_delay_left|ram_memory|DO2\(13) & (!\my_delay_left|y[12]~57\)))) # (!\my_delay_left|y_temp\(13) & 
-- ((\my_delay_left|ram_memory|DO2\(13) & (!\my_delay_left|y[12]~57\)) # (!\my_delay_left|ram_memory|DO2\(13) & ((\my_delay_left|y[12]~57\) # (GND)))))
-- \my_delay_left|y[13]~59\ = CARRY((\my_delay_left|y_temp\(13) & (!\my_delay_left|ram_memory|DO2\(13) & !\my_delay_left|y[12]~57\)) # (!\my_delay_left|y_temp\(13) & ((!\my_delay_left|y[12]~57\) # (!\my_delay_left|ram_memory|DO2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(13),
	datab => \my_delay_left|ram_memory|DO2\(13),
	datad => VCC,
	cin => \my_delay_left|y[12]~57\,
	combout => \my_delay_left|y[13]~58_combout\,
	cout => \my_delay_left|y[13]~59\);

-- Location: LCCOMB_X31_Y17_N26
\my_delay_left|y[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[29]~90_combout\ = (\my_delay_left|y_temp\(29) & ((\my_delay_left|ram_memory|DO2\(29) & (\my_delay_left|y[28]~89\ & VCC)) # (!\my_delay_left|ram_memory|DO2\(29) & (!\my_delay_left|y[28]~89\)))) # (!\my_delay_left|y_temp\(29) & 
-- ((\my_delay_left|ram_memory|DO2\(29) & (!\my_delay_left|y[28]~89\)) # (!\my_delay_left|ram_memory|DO2\(29) & ((\my_delay_left|y[28]~89\) # (GND)))))
-- \my_delay_left|y[29]~91\ = CARRY((\my_delay_left|y_temp\(29) & (!\my_delay_left|ram_memory|DO2\(29) & !\my_delay_left|y[28]~89\)) # (!\my_delay_left|y_temp\(29) & ((!\my_delay_left|y[28]~89\) # (!\my_delay_left|ram_memory|DO2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(29),
	datab => \my_delay_left|ram_memory|DO2\(29),
	datad => VCC,
	cin => \my_delay_left|y[28]~89\,
	combout => \my_delay_left|y[29]~90_combout\,
	cout => \my_delay_left|y[29]~91\);

-- Location: LCFF_X30_Y16_N27
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5));

-- Location: LCFF_X30_Y16_N25
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4));

-- Location: LCFF_X30_Y16_N23
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3));

-- Location: LCFF_X30_Y16_N21
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2));

-- Location: LCFF_X30_Y16_N19
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1));

-- Location: LCFF_X30_Y16_N17
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0));

-- Location: LCCOMB_X30_Y16_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X30_Y16_N18
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X30_Y16_N20
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X30_Y16_N22
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X30_Y16_N24
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X30_Y16_N26
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: LCFF_X25_Y16_N17
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5));

-- Location: LCFF_X25_Y16_N15
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4));

-- Location: LCFF_X25_Y16_N13
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3));

-- Location: LCFF_X25_Y16_N11
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2));

-- Location: LCFF_X25_Y16_N9
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1));

-- Location: LCFF_X25_Y16_N7
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0));

-- Location: LCCOMB_X25_Y16_N6
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y16_N8
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X25_Y16_N10
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X25_Y16_N12
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X25_Y16_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (((VCC) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X25_Y16_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (((\Audio_Controller|Audio_In_Deserializer|comb~2_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5)) # ((GND))))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X29_Y18_N16
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1)) # ((GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X29_Y18_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)) # ((GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X29_Y20_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5)) # (GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X29_Y20_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\);

-- Location: LCFF_X25_Y19_N13
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28));

-- Location: M4K_X13_Y6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y29
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y11
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 27,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y19
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y22
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y12
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y9
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y11
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y11
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y15
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y33
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y30
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y34
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y17
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y9
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y9
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y12
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 21,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y1
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y5
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y14
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y13
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y13
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y33
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y31
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y35
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 17,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y3
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y33
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y30
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y34
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y2
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y3
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y5
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y25
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y27
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y26
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y27
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y7
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y7
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y14
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y14
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y13
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y23
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y23
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y17
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M4K_X13_Y31
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y21
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y22
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y21
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: DSPOUT_X39_Y13_N2
\nelson|Mult3|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult3|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y13_N2
\nelson|Mult3|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[0]~0_combout\ = \nelson|Mult3|auto_generated|mac_out4~DATAOUT1\ $ (VCC)
-- \nelson|Mult3|auto_generated|add9_result[0]~1\ = CARRY(\nelson|Mult3|auto_generated|mac_out4~DATAOUT1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	combout => \nelson|Mult3|auto_generated|add9_result[0]~0_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X35_Y13_N4
\nelson|Mult3|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[1]~2_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT2\ & (!\nelson|Mult3|auto_generated|add9_result[0]~1\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT2\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[0]~1\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[1]~3\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[0]~1\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[0]~1\,
	combout => \nelson|Mult3|auto_generated|add9_result[1]~2_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X35_Y13_N6
\nelson|Mult3|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[2]~4_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT3\ & (\nelson|Mult3|auto_generated|add9_result[1]~3\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[1]~3\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[2]~5\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT3\ & !\nelson|Mult3|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[1]~3\,
	combout => \nelson|Mult3|auto_generated|add9_result[2]~4_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X35_Y13_N16
\nelson|Mult3|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[7]~14_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT8\ & (!\nelson|Mult3|auto_generated|add9_result[6]~13\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT8\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[6]~13\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[7]~15\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[6]~13\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[6]~13\,
	combout => \nelson|Mult3|auto_generated|add9_result[7]~14_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X35_Y13_N26
\nelson|Mult3|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[12]~24_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT13\ & (\nelson|Mult3|auto_generated|add9_result[11]~23\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[11]~23\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[12]~25\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT13\ & !\nelson|Mult3|auto_generated|add9_result[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[11]~23\,
	combout => \nelson|Mult3|auto_generated|add9_result[12]~24_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X35_Y13_N28
\nelson|Mult3|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[13]~26_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT14\ & (!\nelson|Mult3|auto_generated|add9_result[12]~25\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[12]~25\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[13]~27\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[12]~25\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[12]~25\,
	combout => \nelson|Mult3|auto_generated|add9_result[13]~26_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[13]~27\);

-- Location: DSPOUT_X39_Y16_N2
\nelson|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X34_Y13_N12
\nelson|Mult3|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~12_combout\ = (\nelson|Mult3|auto_generated|add9_result[5]~10_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~11\))) # (!\nelson|Mult3|auto_generated|add9_result[5]~10_combout\ & 
-- (\nelson|Mult3|auto_generated|op_1~11\ $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~13\ = CARRY((\nelson|Mult3|auto_generated|add9_result[5]~10_combout\) # (!\nelson|Mult3|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~11\,
	combout => \nelson|Mult3|auto_generated|op_1~12_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~13\);

-- Location: LCCOMB_X34_Y13_N22
\nelson|Mult3|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~22_combout\ = (\nelson|Mult3|auto_generated|add9_result[10]~20_combout\ & (\nelson|Mult3|auto_generated|op_1~21\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[10]~20_combout\ & 
-- (!\nelson|Mult3|auto_generated|op_1~21\))
-- \nelson|Mult3|auto_generated|op_1~23\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[10]~20_combout\ & !\nelson|Mult3|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~21\,
	combout => \nelson|Mult3|auto_generated|op_1~22_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~23\);

-- Location: LCFF_X36_Y13_N19
\nelson|y[6][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][38]~410_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][38]~regout\);

-- Location: LCFF_X36_Y13_N17
\nelson|y[6][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][37]~408_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][37]~regout\);

-- Location: LCFF_X36_Y13_N15
\nelson|y[6][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][36]~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][36]~regout\);

-- Location: LCFF_X36_Y13_N13
\nelson|y[6][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][35]~404_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][35]~regout\);

-- Location: LCFF_X36_Y13_N11
\nelson|y[6][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][34]~402_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][34]~regout\);

-- Location: LCFF_X36_Y13_N9
\nelson|y[6][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][33]~400_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][33]~regout\);

-- Location: LCFF_X36_Y13_N7
\nelson|y[6][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][32]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][32]~regout\);

-- Location: LCFF_X36_Y13_N3
\nelson|y[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][30]~394_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][30]~regout\);

-- Location: LCFF_X36_Y14_N31
\nelson|y[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][28]~390_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][28]~regout\);

-- Location: LCFF_X36_Y14_N29
\nelson|y[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][27]~388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][27]~regout\);

-- Location: LCFF_X36_Y14_N25
\nelson|y[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][25]~384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][25]~regout\);

-- Location: LCFF_X36_Y14_N21
\nelson|y[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][23]~380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][23]~regout\);

-- Location: LCFF_X36_Y14_N19
\nelson|y[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][22]~378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][22]~regout\);

-- Location: LCFF_X36_Y14_N17
\nelson|y[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][21]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][21]~regout\);

-- Location: LCFF_X36_Y14_N15
\nelson|y[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][20]~374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][20]~regout\);

-- Location: LCFF_X36_Y14_N13
\nelson|y[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][19]~372_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][19]~regout\);

-- Location: LCFF_X36_Y14_N11
\nelson|y[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][18]~370_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][18]~regout\);

-- Location: LCFF_X36_Y14_N9
\nelson|y[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][17]~368_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][17]~regout\);

-- Location: LCFF_X36_Y14_N7
\nelson|y[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][16]~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][16]~regout\);

-- Location: LCFF_X36_Y14_N5
\nelson|y[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][15]~364_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][15]~regout\);

-- Location: LCFF_X36_Y14_N3
\nelson|y[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][14]~362_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][14]~regout\);

-- Location: LCFF_X36_Y15_N31
\nelson|y[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][12]~358_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][12]~regout\);

-- Location: LCFF_X36_Y15_N29
\nelson|y[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][11]~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][11]~regout\);

-- Location: LCFF_X36_Y15_N27
\nelson|y[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][10]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][10]~regout\);

-- Location: LCFF_X36_Y15_N25
\nelson|y[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][9]~352_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][9]~regout\);

-- Location: LCFF_X36_Y15_N23
\nelson|y[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][8]~350_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][8]~regout\);

-- Location: LCFF_X36_Y15_N19
\nelson|y[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][6]~346_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][6]~regout\);

-- Location: LCFF_X36_Y15_N17
\nelson|y[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][5]~344_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][5]~regout\);

-- Location: LCFF_X36_Y15_N15
\nelson|y[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][4]~342_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][4]~regout\);

-- Location: LCFF_X36_Y15_N13
\nelson|y[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][3]~340_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][3]~regout\);

-- Location: LCFF_X28_Y16_N1
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\);

-- Location: LCFF_X25_Y19_N31
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27));

-- Location: LCCOMB_X25_Y19_N12
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(27),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(27),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[28]~4_combout\);

-- Location: DSPOUT_X39_Y11_N2
\nelson|Mult2|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult2|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y11_N0
\nelson|Mult2|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[0]~0_combout\ = \nelson|Mult2|auto_generated|mac_out4~DATAOUT4\ $ (VCC)
-- \nelson|Mult2|auto_generated|add9_result[0]~1\ = CARRY(\nelson|Mult2|auto_generated|mac_out4~DATAOUT4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	combout => \nelson|Mult2|auto_generated|add9_result[0]~0_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X38_Y11_N2
\nelson|Mult2|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[1]~2_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT5\ & (!\nelson|Mult2|auto_generated|add9_result[0]~1\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[0]~1\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[1]~3\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[0]~1\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[0]~1\,
	combout => \nelson|Mult2|auto_generated|add9_result[1]~2_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X38_Y11_N4
\nelson|Mult2|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[2]~4_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT6\ & (\nelson|Mult2|auto_generated|add9_result[1]~3\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT6\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[1]~3\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[2]~5\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT6\ & !\nelson|Mult2|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[1]~3\,
	combout => \nelson|Mult2|auto_generated|add9_result[2]~4_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X38_Y11_N6
\nelson|Mult2|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[3]~6_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT7\ & (!\nelson|Mult2|auto_generated|add9_result[2]~5\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[2]~5\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[3]~7\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[2]~5\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[2]~5\,
	combout => \nelson|Mult2|auto_generated|add9_result[3]~6_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X38_Y11_N10
\nelson|Mult2|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[5]~10_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT9\ & (!\nelson|Mult2|auto_generated|add9_result[4]~9\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[4]~9\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[5]~11\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[4]~9\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[4]~9\,
	combout => \nelson|Mult2|auto_generated|add9_result[5]~10_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X38_Y11_N14
\nelson|Mult2|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[7]~14_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT11\ & (!\nelson|Mult2|auto_generated|add9_result[6]~13\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT11\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[6]~13\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[7]~15\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[6]~13\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[6]~13\,
	combout => \nelson|Mult2|auto_generated|add9_result[7]~14_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X38_Y11_N18
\nelson|Mult2|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[9]~18_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT13\ & (!\nelson|Mult2|auto_generated|add9_result[8]~17\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT13\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[8]~17\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[9]~19\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[8]~17\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[8]~17\,
	combout => \nelson|Mult2|auto_generated|add9_result[9]~18_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X38_Y11_N20
\nelson|Mult2|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[10]~20_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT14\ & (\nelson|Mult2|auto_generated|add9_result[9]~19\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT14\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[9]~19\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[10]~21\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT14\ & !\nelson|Mult2|auto_generated|add9_result[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[9]~19\,
	combout => \nelson|Mult2|auto_generated|add9_result[10]~20_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X38_Y11_N26
\nelson|Mult2|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[13]~26_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT17\ & (!\nelson|Mult2|auto_generated|add9_result[12]~25\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[12]~25\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[13]~27\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[12]~25\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[12]~25\,
	combout => \nelson|Mult2|auto_generated|add9_result[13]~26_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[13]~27\);

-- Location: DSPOUT_X39_Y14_N2
\nelson|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y13_N0
\nelson|Mult2|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~18_combout\ = (\nelson|Mult2|auto_generated|add9_result[5]~10_combout\ & (\nelson|Mult2|auto_generated|op_1~17\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[5]~10_combout\ & 
-- (!\nelson|Mult2|auto_generated|op_1~17\))
-- \nelson|Mult2|auto_generated|op_1~19\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[5]~10_combout\ & !\nelson|Mult2|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~17\,
	combout => \nelson|Mult2|auto_generated|op_1~18_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~19\);

-- Location: LCCOMB_X37_Y13_N2
\nelson|Mult2|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~20_combout\ = (\nelson|Mult2|auto_generated|add9_result[6]~12_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~19\))) # (!\nelson|Mult2|auto_generated|add9_result[6]~12_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~19\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~21\ = CARRY((\nelson|Mult2|auto_generated|add9_result[6]~12_combout\) # (!\nelson|Mult2|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~19\,
	combout => \nelson|Mult2|auto_generated|op_1~20_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~21\);

-- Location: LCFF_X36_Y16_N21
\nelson|y[5][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][38]~490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][38]~regout\);

-- Location: LCFF_X36_Y16_N19
\nelson|y[5][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][37]~488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][37]~regout\);

-- Location: LCFF_X36_Y16_N17
\nelson|y[5][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][36]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][36]~regout\);

-- Location: LCFF_X36_Y16_N13
\nelson|y[5][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][34]~482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][34]~regout\);

-- Location: LCFF_X36_Y16_N11
\nelson|y[5][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][33]~480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][33]~regout\);

-- Location: LCFF_X36_Y16_N9
\nelson|y[5][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][32]~478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][32]~regout\);

-- Location: LCFF_X36_Y16_N7
\nelson|y[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][31]~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][31]~regout\);

-- Location: LCFF_X36_Y17_N29
\nelson|y[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][26]~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][26]~regout\);

-- Location: LCFF_X36_Y17_N27
\nelson|y[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][25]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][25]~regout\);

-- Location: LCFF_X36_Y17_N23
\nelson|y[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][23]~460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][23]~regout\);

-- Location: LCFF_X36_Y17_N19
\nelson|y[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][21]~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][21]~regout\);

-- Location: LCFF_X36_Y17_N17
\nelson|y[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][20]~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][20]~regout\);

-- Location: LCFF_X36_Y17_N13
\nelson|y[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][18]~450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][18]~regout\);

-- Location: LCFF_X36_Y17_N7
\nelson|y[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][15]~444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][15]~regout\);

-- Location: LCFF_X36_Y17_N5
\nelson|y[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][14]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][14]~regout\);

-- Location: LCFF_X36_Y18_N29
\nelson|y[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][10]~434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][10]~regout\);

-- Location: LCFF_X36_Y18_N19
\nelson|y[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][5]~424_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][5]~regout\);

-- Location: LCCOMB_X36_Y15_N12
\nelson|y[6][3]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][3]~340_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & (\nelson|y[5][3]~regout\ $ (VCC))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & (\nelson|y[5][3]~regout\ & VCC))
-- \nelson|y[6][3]~341\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & \nelson|y[5][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datab => \nelson|y[5][3]~regout\,
	datad => VCC,
	combout => \nelson|y[6][3]~340_combout\,
	cout => \nelson|y[6][3]~341\);

-- Location: LCCOMB_X36_Y15_N14
\nelson|y[6][4]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][4]~342_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[5][4]~regout\ & (\nelson|y[6][3]~341\ & VCC)) # (!\nelson|y[5][4]~regout\ & 
-- (!\nelson|y[6][3]~341\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[5][4]~regout\ & (!\nelson|y[6][3]~341\)) # (!\nelson|y[5][4]~regout\ & ((\nelson|y[6][3]~341\) 
-- # (GND)))))
-- \nelson|y[6][4]~343\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[5][4]~regout\ & !\nelson|y[6][3]~341\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((!\nelson|y[6][3]~341\) # (!\nelson|y[5][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datab => \nelson|y[5][4]~regout\,
	datad => VCC,
	cin => \nelson|y[6][3]~341\,
	combout => \nelson|y[6][4]~342_combout\,
	cout => \nelson|y[6][4]~343\);

-- Location: LCCOMB_X36_Y15_N16
\nelson|y[6][5]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][5]~344_combout\ = ((\nelson|y[5][5]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) $ (!\nelson|y[6][4]~343\)))) # (GND)
-- \nelson|y[6][5]~345\ = CARRY((\nelson|y[5][5]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2)) # (!\nelson|y[6][4]~343\))) # (!\nelson|y[5][5]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & !\nelson|y[6][4]~343\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][5]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2),
	datad => VCC,
	cin => \nelson|y[6][4]~343\,
	combout => \nelson|y[6][5]~344_combout\,
	cout => \nelson|y[6][5]~345\);

-- Location: LCCOMB_X36_Y15_N18
\nelson|y[6][6]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][6]~346_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ((\nelson|y[5][6]~regout\ & (\nelson|y[6][5]~345\ & VCC)) # (!\nelson|y[5][6]~regout\ & 
-- (!\nelson|y[6][5]~345\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ((\nelson|y[5][6]~regout\ & (!\nelson|y[6][5]~345\)) # (!\nelson|y[5][6]~regout\ & ((\nelson|y[6][5]~345\) 
-- # (GND)))))
-- \nelson|y[6][6]~347\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & (!\nelson|y[5][6]~regout\ & !\nelson|y[6][5]~345\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ((!\nelson|y[6][5]~345\) # (!\nelson|y[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3),
	datab => \nelson|y[5][6]~regout\,
	datad => VCC,
	cin => \nelson|y[6][5]~345\,
	combout => \nelson|y[6][6]~346_combout\,
	cout => \nelson|y[6][6]~347\);

-- Location: LCCOMB_X36_Y15_N22
\nelson|y[6][8]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][8]~350_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ((\nelson|y[5][8]~regout\ & (\nelson|y[6][7]~349\ & VCC)) # (!\nelson|y[5][8]~regout\ & 
-- (!\nelson|y[6][7]~349\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ((\nelson|y[5][8]~regout\ & (!\nelson|y[6][7]~349\)) # (!\nelson|y[5][8]~regout\ & ((\nelson|y[6][7]~349\) 
-- # (GND)))))
-- \nelson|y[6][8]~351\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & (!\nelson|y[5][8]~regout\ & !\nelson|y[6][7]~349\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ((!\nelson|y[6][7]~349\) # (!\nelson|y[5][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5),
	datab => \nelson|y[5][8]~regout\,
	datad => VCC,
	cin => \nelson|y[6][7]~349\,
	combout => \nelson|y[6][8]~350_combout\,
	cout => \nelson|y[6][8]~351\);

-- Location: LCCOMB_X36_Y15_N24
\nelson|y[6][9]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][9]~352_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) $ (\nelson|y[5][9]~regout\ $ (!\nelson|y[6][8]~351\)))) # (GND)
-- \nelson|y[6][9]~353\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ((\nelson|y[5][9]~regout\) # (!\nelson|y[6][8]~351\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & (\nelson|y[5][9]~regout\ & !\nelson|y[6][8]~351\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6),
	datab => \nelson|y[5][9]~regout\,
	datad => VCC,
	cin => \nelson|y[6][8]~351\,
	combout => \nelson|y[6][9]~352_combout\,
	cout => \nelson|y[6][9]~353\);

-- Location: LCCOMB_X36_Y15_N26
\nelson|y[6][10]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][10]~354_combout\ = (\nelson|y[5][10]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & (\nelson|y[6][9]~353\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & (!\nelson|y[6][9]~353\)))) # (!\nelson|y[5][10]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & (!\nelson|y[6][9]~353\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ((\nelson|y[6][9]~353\) # (GND)))))
-- \nelson|y[6][10]~355\ = CARRY((\nelson|y[5][10]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & !\nelson|y[6][9]~353\)) # (!\nelson|y[5][10]~regout\ & 
-- ((!\nelson|y[6][9]~353\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][10]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => VCC,
	cin => \nelson|y[6][9]~353\,
	combout => \nelson|y[6][10]~354_combout\,
	cout => \nelson|y[6][10]~355\);

-- Location: LCCOMB_X36_Y15_N28
\nelson|y[6][11]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][11]~356_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) $ (\nelson|y[5][11]~regout\ $ (!\nelson|y[6][10]~355\)))) # (GND)
-- \nelson|y[6][11]~357\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & ((\nelson|y[5][11]~regout\) # (!\nelson|y[6][10]~355\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & (\nelson|y[5][11]~regout\ & !\nelson|y[6][10]~355\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8),
	datab => \nelson|y[5][11]~regout\,
	datad => VCC,
	cin => \nelson|y[6][10]~355\,
	combout => \nelson|y[6][11]~356_combout\,
	cout => \nelson|y[6][11]~357\);

-- Location: LCCOMB_X36_Y15_N30
\nelson|y[6][12]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][12]~358_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((\nelson|y[5][12]~regout\ & (\nelson|y[6][11]~357\ & VCC)) # (!\nelson|y[5][12]~regout\ & 
-- (!\nelson|y[6][11]~357\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((\nelson|y[5][12]~regout\ & (!\nelson|y[6][11]~357\)) # (!\nelson|y[5][12]~regout\ & 
-- ((\nelson|y[6][11]~357\) # (GND)))))
-- \nelson|y[6][12]~359\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & (!\nelson|y[5][12]~regout\ & !\nelson|y[6][11]~357\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((!\nelson|y[6][11]~357\) # (!\nelson|y[5][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9),
	datab => \nelson|y[5][12]~regout\,
	datad => VCC,
	cin => \nelson|y[6][11]~357\,
	combout => \nelson|y[6][12]~358_combout\,
	cout => \nelson|y[6][12]~359\);

-- Location: LCCOMB_X36_Y14_N2
\nelson|y[6][14]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][14]~362_combout\ = (\nelson|y[5][14]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (\nelson|y[6][13]~361\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (!\nelson|y[6][13]~361\)))) # (!\nelson|y[5][14]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (!\nelson|y[6][13]~361\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ((\nelson|y[6][13]~361\) # (GND)))))
-- \nelson|y[6][14]~363\ = CARRY((\nelson|y[5][14]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & !\nelson|y[6][13]~361\)) # (!\nelson|y[5][14]~regout\ & 
-- ((!\nelson|y[6][13]~361\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][14]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11),
	datad => VCC,
	cin => \nelson|y[6][13]~361\,
	combout => \nelson|y[6][14]~362_combout\,
	cout => \nelson|y[6][14]~363\);

-- Location: LCCOMB_X36_Y14_N4
\nelson|y[6][15]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][15]~364_combout\ = ((\nelson|y[5][15]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) $ (!\nelson|y[6][14]~363\)))) # (GND)
-- \nelson|y[6][15]~365\ = CARRY((\nelson|y[5][15]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12)) # (!\nelson|y[6][14]~363\))) # (!\nelson|y[5][15]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & !\nelson|y[6][14]~363\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][15]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12),
	datad => VCC,
	cin => \nelson|y[6][14]~363\,
	combout => \nelson|y[6][15]~364_combout\,
	cout => \nelson|y[6][15]~365\);

-- Location: LCCOMB_X36_Y14_N6
\nelson|y[6][16]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][16]~366_combout\ = (\nelson|Mult2|auto_generated|w236w\(16) & ((\nelson|y[5][16]~regout\ & (\nelson|y[6][15]~365\ & VCC)) # (!\nelson|y[5][16]~regout\ & (!\nelson|y[6][15]~365\)))) # (!\nelson|Mult2|auto_generated|w236w\(16) & 
-- ((\nelson|y[5][16]~regout\ & (!\nelson|y[6][15]~365\)) # (!\nelson|y[5][16]~regout\ & ((\nelson|y[6][15]~365\) # (GND)))))
-- \nelson|y[6][16]~367\ = CARRY((\nelson|Mult2|auto_generated|w236w\(16) & (!\nelson|y[5][16]~regout\ & !\nelson|y[6][15]~365\)) # (!\nelson|Mult2|auto_generated|w236w\(16) & ((!\nelson|y[6][15]~365\) # (!\nelson|y[5][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|w236w\(16),
	datab => \nelson|y[5][16]~regout\,
	datad => VCC,
	cin => \nelson|y[6][15]~365\,
	combout => \nelson|y[6][16]~366_combout\,
	cout => \nelson|y[6][16]~367\);

-- Location: LCCOMB_X36_Y14_N8
\nelson|y[6][17]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][17]~368_combout\ = ((\nelson|Mult2|auto_generated|w236w\(17) $ (\nelson|y[5][17]~regout\ $ (!\nelson|y[6][16]~367\)))) # (GND)
-- \nelson|y[6][17]~369\ = CARRY((\nelson|Mult2|auto_generated|w236w\(17) & ((\nelson|y[5][17]~regout\) # (!\nelson|y[6][16]~367\))) # (!\nelson|Mult2|auto_generated|w236w\(17) & (\nelson|y[5][17]~regout\ & !\nelson|y[6][16]~367\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|w236w\(17),
	datab => \nelson|y[5][17]~regout\,
	datad => VCC,
	cin => \nelson|y[6][16]~367\,
	combout => \nelson|y[6][17]~368_combout\,
	cout => \nelson|y[6][17]~369\);

-- Location: LCCOMB_X36_Y14_N10
\nelson|y[6][18]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][18]~370_combout\ = (\nelson|y[5][18]~regout\ & ((\nelson|Mult2|auto_generated|op_1~0_combout\ & (\nelson|y[6][17]~369\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~0_combout\ & (!\nelson|y[6][17]~369\)))) # (!\nelson|y[5][18]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~0_combout\ & (!\nelson|y[6][17]~369\)) # (!\nelson|Mult2|auto_generated|op_1~0_combout\ & ((\nelson|y[6][17]~369\) # (GND)))))
-- \nelson|y[6][18]~371\ = CARRY((\nelson|y[5][18]~regout\ & (!\nelson|Mult2|auto_generated|op_1~0_combout\ & !\nelson|y[6][17]~369\)) # (!\nelson|y[5][18]~regout\ & ((!\nelson|y[6][17]~369\) # (!\nelson|Mult2|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][18]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[6][17]~369\,
	combout => \nelson|y[6][18]~370_combout\,
	cout => \nelson|y[6][18]~371\);

-- Location: LCCOMB_X36_Y14_N12
\nelson|y[6][19]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][19]~372_combout\ = ((\nelson|Mult2|auto_generated|op_1~2_combout\ $ (\nelson|y[5][19]~regout\ $ (!\nelson|y[6][18]~371\)))) # (GND)
-- \nelson|y[6][19]~373\ = CARRY((\nelson|Mult2|auto_generated|op_1~2_combout\ & ((\nelson|y[5][19]~regout\) # (!\nelson|y[6][18]~371\))) # (!\nelson|Mult2|auto_generated|op_1~2_combout\ & (\nelson|y[5][19]~regout\ & !\nelson|y[6][18]~371\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~2_combout\,
	datab => \nelson|y[5][19]~regout\,
	datad => VCC,
	cin => \nelson|y[6][18]~371\,
	combout => \nelson|y[6][19]~372_combout\,
	cout => \nelson|y[6][19]~373\);

-- Location: LCCOMB_X36_Y14_N14
\nelson|y[6][20]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][20]~374_combout\ = (\nelson|y[5][20]~regout\ & ((\nelson|Mult2|auto_generated|op_1~4_combout\ & (\nelson|y[6][19]~373\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~4_combout\ & (!\nelson|y[6][19]~373\)))) # (!\nelson|y[5][20]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~4_combout\ & (!\nelson|y[6][19]~373\)) # (!\nelson|Mult2|auto_generated|op_1~4_combout\ & ((\nelson|y[6][19]~373\) # (GND)))))
-- \nelson|y[6][20]~375\ = CARRY((\nelson|y[5][20]~regout\ & (!\nelson|Mult2|auto_generated|op_1~4_combout\ & !\nelson|y[6][19]~373\)) # (!\nelson|y[5][20]~regout\ & ((!\nelson|y[6][19]~373\) # (!\nelson|Mult2|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][20]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \nelson|y[6][19]~373\,
	combout => \nelson|y[6][20]~374_combout\,
	cout => \nelson|y[6][20]~375\);

-- Location: LCCOMB_X36_Y14_N16
\nelson|y[6][21]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][21]~376_combout\ = ((\nelson|y[5][21]~regout\ $ (\nelson|Mult2|auto_generated|op_1~6_combout\ $ (!\nelson|y[6][20]~375\)))) # (GND)
-- \nelson|y[6][21]~377\ = CARRY((\nelson|y[5][21]~regout\ & ((\nelson|Mult2|auto_generated|op_1~6_combout\) # (!\nelson|y[6][20]~375\))) # (!\nelson|y[5][21]~regout\ & (\nelson|Mult2|auto_generated|op_1~6_combout\ & !\nelson|y[6][20]~375\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][21]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \nelson|y[6][20]~375\,
	combout => \nelson|y[6][21]~376_combout\,
	cout => \nelson|y[6][21]~377\);

-- Location: LCCOMB_X36_Y14_N18
\nelson|y[6][22]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][22]~378_combout\ = (\nelson|Mult2|auto_generated|op_1~8_combout\ & ((\nelson|y[5][22]~regout\ & (\nelson|y[6][21]~377\ & VCC)) # (!\nelson|y[5][22]~regout\ & (!\nelson|y[6][21]~377\)))) # (!\nelson|Mult2|auto_generated|op_1~8_combout\ & 
-- ((\nelson|y[5][22]~regout\ & (!\nelson|y[6][21]~377\)) # (!\nelson|y[5][22]~regout\ & ((\nelson|y[6][21]~377\) # (GND)))))
-- \nelson|y[6][22]~379\ = CARRY((\nelson|Mult2|auto_generated|op_1~8_combout\ & (!\nelson|y[5][22]~regout\ & !\nelson|y[6][21]~377\)) # (!\nelson|Mult2|auto_generated|op_1~8_combout\ & ((!\nelson|y[6][21]~377\) # (!\nelson|y[5][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~8_combout\,
	datab => \nelson|y[5][22]~regout\,
	datad => VCC,
	cin => \nelson|y[6][21]~377\,
	combout => \nelson|y[6][22]~378_combout\,
	cout => \nelson|y[6][22]~379\);

-- Location: LCCOMB_X36_Y14_N20
\nelson|y[6][23]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][23]~380_combout\ = ((\nelson|y[5][23]~regout\ $ (\nelson|Mult2|auto_generated|op_1~10_combout\ $ (!\nelson|y[6][22]~379\)))) # (GND)
-- \nelson|y[6][23]~381\ = CARRY((\nelson|y[5][23]~regout\ & ((\nelson|Mult2|auto_generated|op_1~10_combout\) # (!\nelson|y[6][22]~379\))) # (!\nelson|y[5][23]~regout\ & (\nelson|Mult2|auto_generated|op_1~10_combout\ & !\nelson|y[6][22]~379\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][23]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \nelson|y[6][22]~379\,
	combout => \nelson|y[6][23]~380_combout\,
	cout => \nelson|y[6][23]~381\);

-- Location: LCCOMB_X36_Y14_N24
\nelson|y[6][25]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][25]~384_combout\ = ((\nelson|y[5][25]~regout\ $ (\nelson|Mult2|auto_generated|op_1~14_combout\ $ (!\nelson|y[6][24]~383\)))) # (GND)
-- \nelson|y[6][25]~385\ = CARRY((\nelson|y[5][25]~regout\ & ((\nelson|Mult2|auto_generated|op_1~14_combout\) # (!\nelson|y[6][24]~383\))) # (!\nelson|y[5][25]~regout\ & (\nelson|Mult2|auto_generated|op_1~14_combout\ & !\nelson|y[6][24]~383\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][25]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[6][24]~383\,
	combout => \nelson|y[6][25]~384_combout\,
	cout => \nelson|y[6][25]~385\);

-- Location: LCCOMB_X36_Y14_N28
\nelson|y[6][27]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][27]~388_combout\ = ((\nelson|Mult2|auto_generated|op_1~18_combout\ $ (\nelson|y[5][27]~regout\ $ (!\nelson|y[6][26]~387\)))) # (GND)
-- \nelson|y[6][27]~389\ = CARRY((\nelson|Mult2|auto_generated|op_1~18_combout\ & ((\nelson|y[5][27]~regout\) # (!\nelson|y[6][26]~387\))) # (!\nelson|Mult2|auto_generated|op_1~18_combout\ & (\nelson|y[5][27]~regout\ & !\nelson|y[6][26]~387\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~18_combout\,
	datab => \nelson|y[5][27]~regout\,
	datad => VCC,
	cin => \nelson|y[6][26]~387\,
	combout => \nelson|y[6][27]~388_combout\,
	cout => \nelson|y[6][27]~389\);

-- Location: LCCOMB_X36_Y14_N30
\nelson|y[6][28]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][28]~390_combout\ = (\nelson|Mult2|auto_generated|op_1~20_combout\ & ((\nelson|y[5][28]~regout\ & (\nelson|y[6][27]~389\ & VCC)) # (!\nelson|y[5][28]~regout\ & (!\nelson|y[6][27]~389\)))) # (!\nelson|Mult2|auto_generated|op_1~20_combout\ & 
-- ((\nelson|y[5][28]~regout\ & (!\nelson|y[6][27]~389\)) # (!\nelson|y[5][28]~regout\ & ((\nelson|y[6][27]~389\) # (GND)))))
-- \nelson|y[6][28]~391\ = CARRY((\nelson|Mult2|auto_generated|op_1~20_combout\ & (!\nelson|y[5][28]~regout\ & !\nelson|y[6][27]~389\)) # (!\nelson|Mult2|auto_generated|op_1~20_combout\ & ((!\nelson|y[6][27]~389\) # (!\nelson|y[5][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~20_combout\,
	datab => \nelson|y[5][28]~regout\,
	datad => VCC,
	cin => \nelson|y[6][27]~389\,
	combout => \nelson|y[6][28]~390_combout\,
	cout => \nelson|y[6][28]~391\);

-- Location: LCCOMB_X36_Y13_N2
\nelson|y[6][30]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][30]~394_combout\ = (\nelson|Mult2|auto_generated|op_1~24_combout\ & ((\nelson|y[5][30]~regout\ & (\nelson|y[6][29]~393\ & VCC)) # (!\nelson|y[5][30]~regout\ & (!\nelson|y[6][29]~393\)))) # (!\nelson|Mult2|auto_generated|op_1~24_combout\ & 
-- ((\nelson|y[5][30]~regout\ & (!\nelson|y[6][29]~393\)) # (!\nelson|y[5][30]~regout\ & ((\nelson|y[6][29]~393\) # (GND)))))
-- \nelson|y[6][30]~395\ = CARRY((\nelson|Mult2|auto_generated|op_1~24_combout\ & (!\nelson|y[5][30]~regout\ & !\nelson|y[6][29]~393\)) # (!\nelson|Mult2|auto_generated|op_1~24_combout\ & ((!\nelson|y[6][29]~393\) # (!\nelson|y[5][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~24_combout\,
	datab => \nelson|y[5][30]~regout\,
	datad => VCC,
	cin => \nelson|y[6][29]~393\,
	combout => \nelson|y[6][30]~394_combout\,
	cout => \nelson|y[6][30]~395\);

-- Location: LCCOMB_X36_Y13_N6
\nelson|y[6][32]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][32]~398_combout\ = (\nelson|y[5][32]~regout\ & ((\nelson|Mult2|auto_generated|op_1~28_combout\ & (\nelson|y[6][31]~397\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~28_combout\ & (!\nelson|y[6][31]~397\)))) # (!\nelson|y[5][32]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~28_combout\ & (!\nelson|y[6][31]~397\)) # (!\nelson|Mult2|auto_generated|op_1~28_combout\ & ((\nelson|y[6][31]~397\) # (GND)))))
-- \nelson|y[6][32]~399\ = CARRY((\nelson|y[5][32]~regout\ & (!\nelson|Mult2|auto_generated|op_1~28_combout\ & !\nelson|y[6][31]~397\)) # (!\nelson|y[5][32]~regout\ & ((!\nelson|y[6][31]~397\) # (!\nelson|Mult2|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][32]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \nelson|y[6][31]~397\,
	combout => \nelson|y[6][32]~398_combout\,
	cout => \nelson|y[6][32]~399\);

-- Location: LCCOMB_X36_Y13_N8
\nelson|y[6][33]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][33]~400_combout\ = ((\nelson|y[5][33]~regout\ $ (\nelson|Mult2|auto_generated|op_1~30_combout\ $ (!\nelson|y[6][32]~399\)))) # (GND)
-- \nelson|y[6][33]~401\ = CARRY((\nelson|y[5][33]~regout\ & ((\nelson|Mult2|auto_generated|op_1~30_combout\) # (!\nelson|y[6][32]~399\))) # (!\nelson|y[5][33]~regout\ & (\nelson|Mult2|auto_generated|op_1~30_combout\ & !\nelson|y[6][32]~399\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][33]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[6][32]~399\,
	combout => \nelson|y[6][33]~400_combout\,
	cout => \nelson|y[6][33]~401\);

-- Location: LCCOMB_X36_Y13_N10
\nelson|y[6][34]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][34]~402_combout\ = (\nelson|y[5][34]~regout\ & ((\nelson|Mult2|auto_generated|op_1~32_combout\ & (\nelson|y[6][33]~401\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~32_combout\ & (!\nelson|y[6][33]~401\)))) # (!\nelson|y[5][34]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~32_combout\ & (!\nelson|y[6][33]~401\)) # (!\nelson|Mult2|auto_generated|op_1~32_combout\ & ((\nelson|y[6][33]~401\) # (GND)))))
-- \nelson|y[6][34]~403\ = CARRY((\nelson|y[5][34]~regout\ & (!\nelson|Mult2|auto_generated|op_1~32_combout\ & !\nelson|y[6][33]~401\)) # (!\nelson|y[5][34]~regout\ & ((!\nelson|y[6][33]~401\) # (!\nelson|Mult2|auto_generated|op_1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][34]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~32_combout\,
	datad => VCC,
	cin => \nelson|y[6][33]~401\,
	combout => \nelson|y[6][34]~402_combout\,
	cout => \nelson|y[6][34]~403\);

-- Location: LCCOMB_X36_Y13_N12
\nelson|y[6][35]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][35]~404_combout\ = ((\nelson|Mult2|auto_generated|op_1~34_combout\ $ (\nelson|y[5][35]~regout\ $ (!\nelson|y[6][34]~403\)))) # (GND)
-- \nelson|y[6][35]~405\ = CARRY((\nelson|Mult2|auto_generated|op_1~34_combout\ & ((\nelson|y[5][35]~regout\) # (!\nelson|y[6][34]~403\))) # (!\nelson|Mult2|auto_generated|op_1~34_combout\ & (\nelson|y[5][35]~regout\ & !\nelson|y[6][34]~403\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~34_combout\,
	datab => \nelson|y[5][35]~regout\,
	datad => VCC,
	cin => \nelson|y[6][34]~403\,
	combout => \nelson|y[6][35]~404_combout\,
	cout => \nelson|y[6][35]~405\);

-- Location: LCCOMB_X36_Y13_N14
\nelson|y[6][36]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][36]~406_combout\ = (\nelson|y[5][36]~regout\ & ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (\nelson|y[6][35]~405\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[6][35]~405\)))) # (!\nelson|y[5][36]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[6][35]~405\)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & ((\nelson|y[6][35]~405\) # (GND)))))
-- \nelson|y[6][36]~407\ = CARRY((\nelson|y[5][36]~regout\ & (!\nelson|Mult2|auto_generated|op_1~36_combout\ & !\nelson|y[6][35]~405\)) # (!\nelson|y[5][36]~regout\ & ((!\nelson|y[6][35]~405\) # (!\nelson|Mult2|auto_generated|op_1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][36]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[6][35]~405\,
	combout => \nelson|y[6][36]~406_combout\,
	cout => \nelson|y[6][36]~407\);

-- Location: LCCOMB_X36_Y13_N16
\nelson|y[6][37]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][37]~408_combout\ = ((\nelson|y[5][37]~regout\ $ (\nelson|Mult2|auto_generated|op_1~36_combout\ $ (!\nelson|y[6][36]~407\)))) # (GND)
-- \nelson|y[6][37]~409\ = CARRY((\nelson|y[5][37]~regout\ & ((\nelson|Mult2|auto_generated|op_1~36_combout\) # (!\nelson|y[6][36]~407\))) # (!\nelson|y[5][37]~regout\ & (\nelson|Mult2|auto_generated|op_1~36_combout\ & !\nelson|y[6][36]~407\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][37]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[6][36]~407\,
	combout => \nelson|y[6][37]~408_combout\,
	cout => \nelson|y[6][37]~409\);

-- Location: LCCOMB_X36_Y13_N18
\nelson|y[6][38]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][38]~410_combout\ = (\nelson|y[5][38]~regout\ & ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (\nelson|y[6][37]~409\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[6][37]~409\)))) # (!\nelson|y[5][38]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[6][37]~409\)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & ((\nelson|y[6][37]~409\) # (GND)))))
-- \nelson|y[6][38]~411\ = CARRY((\nelson|y[5][38]~regout\ & (!\nelson|Mult2|auto_generated|op_1~36_combout\ & !\nelson|y[6][37]~409\)) # (!\nelson|y[5][38]~regout\ & ((!\nelson|y[6][37]~409\) # (!\nelson|Mult2|auto_generated|op_1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][38]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[6][37]~409\,
	combout => \nelson|y[6][38]~410_combout\,
	cout => \nelson|y[6][38]~411\);

-- Location: LCFF_X36_Y18_N13
\nelson|y[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][2]~418_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][2]~regout\);

-- Location: LCFF_X36_Y18_N11
\nelson|y[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][1]~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][1]~regout\);

-- Location: LCFF_X25_Y19_N5
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26));

-- Location: LCCOMB_X25_Y19_N30
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(26),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(26),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[27]~5_combout\);

-- Location: DSPOUT_X39_Y12_N2
\nelson|Mult1|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y12_N2
\nelson|Mult1|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[0]~0_combout\ = \nelson|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (VCC)
-- \nelson|Mult1|auto_generated|add9_result[0]~1\ = CARRY(\nelson|Mult1|auto_generated|mac_out4~DATAOUT6\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	combout => \nelson|Mult1|auto_generated|add9_result[0]~0_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X38_Y12_N12
\nelson|Mult1|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[5]~10_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\nelson|Mult1|auto_generated|add9_result[4]~9\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[4]~9\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[5]~11\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[4]~9\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[4]~9\,
	combout => \nelson|Mult1|auto_generated|add9_result[5]~10_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X38_Y12_N14
\nelson|Mult1|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[6]~12_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT12\ & (\nelson|Mult1|auto_generated|add9_result[5]~11\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT12\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[5]~11\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[6]~13\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT12\ & !\nelson|Mult1|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[5]~11\,
	combout => \nelson|Mult1|auto_generated|add9_result[6]~12_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X38_Y12_N16
\nelson|Mult1|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[7]~14_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT13\ & (!\nelson|Mult1|auto_generated|add9_result[6]~13\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT13\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[6]~13\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[7]~15\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[6]~13\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[6]~13\,
	combout => \nelson|Mult1|auto_generated|add9_result[7]~14_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X38_Y12_N18
\nelson|Mult1|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[8]~16_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT14\ & (\nelson|Mult1|auto_generated|add9_result[7]~15\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT14\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[7]~15\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[8]~17\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT14\ & !\nelson|Mult1|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[7]~15\,
	combout => \nelson|Mult1|auto_generated|add9_result[8]~16_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X38_Y12_N26
\nelson|Mult1|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[12]~24_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT18\ & (\nelson|Mult1|auto_generated|add9_result[11]~23\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT18\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[11]~23\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[12]~25\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT18\ & !\nelson|Mult1|auto_generated|add9_result[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[11]~23\,
	combout => \nelson|Mult1|auto_generated|add9_result[12]~24_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[12]~25\);

-- Location: DSPOUT_X39_Y17_N2
\nelson|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y17_N30
\nelson|Mult1|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~18_combout\ = (\nelson|Mult1|auto_generated|add9_result[3]~6_combout\ & (\nelson|Mult1|auto_generated|op_1~17\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[3]~6_combout\ & (!\nelson|Mult1|auto_generated|op_1~17\))
-- \nelson|Mult1|auto_generated|op_1~19\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[3]~6_combout\ & !\nelson|Mult1|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~17\,
	combout => \nelson|Mult1|auto_generated|op_1~18_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X37_Y16_N2
\nelson|Mult1|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~22_combout\ = (\nelson|Mult1|auto_generated|add9_result[5]~10_combout\ & (\nelson|Mult1|auto_generated|op_1~21\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[5]~10_combout\ & 
-- (!\nelson|Mult1|auto_generated|op_1~21\))
-- \nelson|Mult1|auto_generated|op_1~23\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[5]~10_combout\ & !\nelson|Mult1|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~21\,
	combout => \nelson|Mult1|auto_generated|op_1~22_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X37_Y16_N12
\nelson|Mult1|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~32_combout\ = (\nelson|Mult1|auto_generated|add9_result[10]~20_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~31\))) # (!\nelson|Mult1|auto_generated|add9_result[10]~20_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~31\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~33\ = CARRY((\nelson|Mult1|auto_generated|add9_result[10]~20_combout\) # (!\nelson|Mult1|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~31\,
	combout => \nelson|Mult1|auto_generated|op_1~32_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~33\);

-- Location: LCCOMB_X37_Y16_N18
\nelson|Mult1|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~38_combout\ = (\nelson|Mult1|auto_generated|add9_result[13]~26_combout\ & (\nelson|Mult1|auto_generated|op_1~37\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[13]~26_combout\ & 
-- (!\nelson|Mult1|auto_generated|op_1~37\))
-- \nelson|Mult1|auto_generated|op_1~39\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[13]~26_combout\ & !\nelson|Mult1|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~37\,
	combout => \nelson|Mult1|auto_generated|op_1~38_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~39\);

-- Location: LCFF_X40_Y16_N23
\nelson|y[4][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][39]~572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][39]~regout\);

-- Location: LCFF_X40_Y16_N21
\nelson|y[4][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][38]~570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][38]~regout\);

-- Location: LCFF_X40_Y16_N15
\nelson|y[4][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][35]~564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][35]~regout\);

-- Location: LCFF_X40_Y16_N11
\nelson|y[4][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][33]~560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][33]~regout\);

-- Location: LCFF_X40_Y16_N9
\nelson|y[4][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][32]~558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][32]~regout\);

-- Location: LCFF_X40_Y16_N1
\nelson|y[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][28]~550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][28]~regout\);

-- Location: LCFF_X40_Y17_N29
\nelson|y[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][26]~546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][26]~regout\);

-- Location: LCFF_X40_Y17_N25
\nelson|y[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][24]~542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][24]~regout\);

-- Location: LCFF_X40_Y17_N23
\nelson|y[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][23]~540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][23]~regout\);

-- Location: LCFF_X40_Y17_N21
\nelson|y[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][22]~538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][22]~regout\);

-- Location: LCFF_X40_Y17_N19
\nelson|y[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][21]~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][21]~regout\);

-- Location: LCFF_X40_Y17_N15
\nelson|y[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][19]~532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][19]~regout\);

-- Location: LCFF_X40_Y17_N13
\nelson|y[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][18]~530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][18]~regout\);

-- Location: LCFF_X40_Y17_N11
\nelson|y[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][17]~528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][17]~regout\);

-- Location: LCFF_X40_Y17_N9
\nelson|y[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][16]~526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][16]~regout\);

-- Location: LCFF_X40_Y17_N7
\nelson|y[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][15]~524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][15]~regout\);

-- Location: LCFF_X40_Y17_N5
\nelson|y[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][14]~522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][14]~regout\);

-- Location: LCFF_X40_Y18_N31
\nelson|y[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][11]~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][11]~regout\);

-- Location: LCFF_X40_Y18_N25
\nelson|y[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][8]~510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][8]~regout\);

-- Location: LCFF_X40_Y18_N23
\nelson|y[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][7]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][7]~regout\);

-- Location: LCFF_X40_Y18_N21
\nelson|y[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][6]~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][6]~regout\);

-- Location: LCFF_X40_Y18_N17
\nelson|y[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][4]~502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][4]~regout\);

-- Location: LCFF_X40_Y18_N15
\nelson|y[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][3]~500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][3]~regout\);

-- Location: LCFF_X40_Y18_N13
\nelson|y[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][2]~498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][2]~regout\);

-- Location: LCFF_X40_Y18_N11
\nelson|y[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][1]~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][1]~regout\);

-- Location: LCCOMB_X36_Y18_N10
\nelson|y[5][1]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][1]~416_combout\ = (\nelson|y[4][1]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (\nelson|y[5][0]~415_cout\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[5][0]~415_cout\)))) # (!\nelson|y[4][1]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[5][0]~415_cout\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[5][0]~415_cout\) # (GND)))))
-- \nelson|y[5][1]~417\ = CARRY((\nelson|y[4][1]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & !\nelson|y[5][0]~415_cout\)) # (!\nelson|y[4][1]~regout\ & 
-- ((!\nelson|y[5][0]~415_cout\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][1]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => VCC,
	cin => \nelson|y[5][0]~415_cout\,
	combout => \nelson|y[5][1]~416_combout\,
	cout => \nelson|y[5][1]~417\);

-- Location: LCCOMB_X36_Y18_N12
\nelson|y[5][2]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][2]~418_combout\ = ((\nelson|y[4][2]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(2) $ (!\nelson|y[5][1]~417\)))) # (GND)
-- \nelson|y[5][2]~419\ = CARRY((\nelson|y[4][2]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(2)) # (!\nelson|y[5][1]~417\))) # (!\nelson|y[4][2]~regout\ & (\nelson|Mult1|auto_generated|w248w\(2) & !\nelson|y[5][1]~417\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][2]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(2),
	datad => VCC,
	cin => \nelson|y[5][1]~417\,
	combout => \nelson|y[5][2]~418_combout\,
	cout => \nelson|y[5][2]~419\);

-- Location: LCCOMB_X36_Y18_N18
\nelson|y[5][5]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][5]~424_combout\ = (\nelson|Mult1|auto_generated|w248w\(5) & ((\nelson|y[4][5]~regout\ & (\nelson|y[5][4]~423\ & VCC)) # (!\nelson|y[4][5]~regout\ & (!\nelson|y[5][4]~423\)))) # (!\nelson|Mult1|auto_generated|w248w\(5) & 
-- ((\nelson|y[4][5]~regout\ & (!\nelson|y[5][4]~423\)) # (!\nelson|y[4][5]~regout\ & ((\nelson|y[5][4]~423\) # (GND)))))
-- \nelson|y[5][5]~425\ = CARRY((\nelson|Mult1|auto_generated|w248w\(5) & (!\nelson|y[4][5]~regout\ & !\nelson|y[5][4]~423\)) # (!\nelson|Mult1|auto_generated|w248w\(5) & ((!\nelson|y[5][4]~423\) # (!\nelson|y[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(5),
	datab => \nelson|y[4][5]~regout\,
	datad => VCC,
	cin => \nelson|y[5][4]~423\,
	combout => \nelson|y[5][5]~424_combout\,
	cout => \nelson|y[5][5]~425\);

-- Location: LCCOMB_X36_Y18_N28
\nelson|y[5][10]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][10]~434_combout\ = ((\nelson|Mult1|auto_generated|w248w\(10) $ (\nelson|y[4][10]~regout\ $ (!\nelson|y[5][9]~433\)))) # (GND)
-- \nelson|y[5][10]~435\ = CARRY((\nelson|Mult1|auto_generated|w248w\(10) & ((\nelson|y[4][10]~regout\) # (!\nelson|y[5][9]~433\))) # (!\nelson|Mult1|auto_generated|w248w\(10) & (\nelson|y[4][10]~regout\ & !\nelson|y[5][9]~433\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(10),
	datab => \nelson|y[4][10]~regout\,
	datad => VCC,
	cin => \nelson|y[5][9]~433\,
	combout => \nelson|y[5][10]~434_combout\,
	cout => \nelson|y[5][10]~435\);

-- Location: LCCOMB_X36_Y17_N4
\nelson|y[5][14]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][14]~442_combout\ = ((\nelson|y[4][14]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(14) $ (!\nelson|y[5][13]~441\)))) # (GND)
-- \nelson|y[5][14]~443\ = CARRY((\nelson|y[4][14]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(14)) # (!\nelson|y[5][13]~441\))) # (!\nelson|y[4][14]~regout\ & (\nelson|Mult1|auto_generated|w248w\(14) & !\nelson|y[5][13]~441\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][14]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(14),
	datad => VCC,
	cin => \nelson|y[5][13]~441\,
	combout => \nelson|y[5][14]~442_combout\,
	cout => \nelson|y[5][14]~443\);

-- Location: LCCOMB_X36_Y17_N6
\nelson|y[5][15]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][15]~444_combout\ = (\nelson|y[4][15]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(15) & (\nelson|y[5][14]~443\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(15) & (!\nelson|y[5][14]~443\)))) # (!\nelson|y[4][15]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(15) & (!\nelson|y[5][14]~443\)) # (!\nelson|Mult1|auto_generated|w248w\(15) & ((\nelson|y[5][14]~443\) # (GND)))))
-- \nelson|y[5][15]~445\ = CARRY((\nelson|y[4][15]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(15) & !\nelson|y[5][14]~443\)) # (!\nelson|y[4][15]~regout\ & ((!\nelson|y[5][14]~443\) # (!\nelson|Mult1|auto_generated|w248w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][15]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(15),
	datad => VCC,
	cin => \nelson|y[5][14]~443\,
	combout => \nelson|y[5][15]~444_combout\,
	cout => \nelson|y[5][15]~445\);

-- Location: LCCOMB_X36_Y17_N12
\nelson|y[5][18]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][18]~450_combout\ = ((\nelson|y[4][18]~regout\ $ (\nelson|Mult1|auto_generated|op_1~0_combout\ $ (!\nelson|y[5][17]~449\)))) # (GND)
-- \nelson|y[5][18]~451\ = CARRY((\nelson|y[4][18]~regout\ & ((\nelson|Mult1|auto_generated|op_1~0_combout\) # (!\nelson|y[5][17]~449\))) # (!\nelson|y[4][18]~regout\ & (\nelson|Mult1|auto_generated|op_1~0_combout\ & !\nelson|y[5][17]~449\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][18]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[5][17]~449\,
	combout => \nelson|y[5][18]~450_combout\,
	cout => \nelson|y[5][18]~451\);

-- Location: LCCOMB_X36_Y17_N16
\nelson|y[5][20]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][20]~454_combout\ = ((\nelson|Mult1|auto_generated|op_1~4_combout\ $ (\nelson|y[4][20]~regout\ $ (!\nelson|y[5][19]~453\)))) # (GND)
-- \nelson|y[5][20]~455\ = CARRY((\nelson|Mult1|auto_generated|op_1~4_combout\ & ((\nelson|y[4][20]~regout\) # (!\nelson|y[5][19]~453\))) # (!\nelson|Mult1|auto_generated|op_1~4_combout\ & (\nelson|y[4][20]~regout\ & !\nelson|y[5][19]~453\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~4_combout\,
	datab => \nelson|y[4][20]~regout\,
	datad => VCC,
	cin => \nelson|y[5][19]~453\,
	combout => \nelson|y[5][20]~454_combout\,
	cout => \nelson|y[5][20]~455\);

-- Location: LCCOMB_X36_Y17_N18
\nelson|y[5][21]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][21]~456_combout\ = (\nelson|y[4][21]~regout\ & ((\nelson|Mult1|auto_generated|op_1~6_combout\ & (\nelson|y[5][20]~455\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~6_combout\ & (!\nelson|y[5][20]~455\)))) # (!\nelson|y[4][21]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~6_combout\ & (!\nelson|y[5][20]~455\)) # (!\nelson|Mult1|auto_generated|op_1~6_combout\ & ((\nelson|y[5][20]~455\) # (GND)))))
-- \nelson|y[5][21]~457\ = CARRY((\nelson|y[4][21]~regout\ & (!\nelson|Mult1|auto_generated|op_1~6_combout\ & !\nelson|y[5][20]~455\)) # (!\nelson|y[4][21]~regout\ & ((!\nelson|y[5][20]~455\) # (!\nelson|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][21]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \nelson|y[5][20]~455\,
	combout => \nelson|y[5][21]~456_combout\,
	cout => \nelson|y[5][21]~457\);

-- Location: LCCOMB_X36_Y17_N22
\nelson|y[5][23]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][23]~460_combout\ = (\nelson|y[4][23]~regout\ & ((\nelson|Mult1|auto_generated|op_1~10_combout\ & (\nelson|y[5][22]~459\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~10_combout\ & (!\nelson|y[5][22]~459\)))) # (!\nelson|y[4][23]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~10_combout\ & (!\nelson|y[5][22]~459\)) # (!\nelson|Mult1|auto_generated|op_1~10_combout\ & ((\nelson|y[5][22]~459\) # (GND)))))
-- \nelson|y[5][23]~461\ = CARRY((\nelson|y[4][23]~regout\ & (!\nelson|Mult1|auto_generated|op_1~10_combout\ & !\nelson|y[5][22]~459\)) # (!\nelson|y[4][23]~regout\ & ((!\nelson|y[5][22]~459\) # (!\nelson|Mult1|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][23]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \nelson|y[5][22]~459\,
	combout => \nelson|y[5][23]~460_combout\,
	cout => \nelson|y[5][23]~461\);

-- Location: LCCOMB_X36_Y17_N26
\nelson|y[5][25]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][25]~464_combout\ = (\nelson|Mult1|auto_generated|op_1~14_combout\ & ((\nelson|y[4][25]~regout\ & (\nelson|y[5][24]~463\ & VCC)) # (!\nelson|y[4][25]~regout\ & (!\nelson|y[5][24]~463\)))) # (!\nelson|Mult1|auto_generated|op_1~14_combout\ & 
-- ((\nelson|y[4][25]~regout\ & (!\nelson|y[5][24]~463\)) # (!\nelson|y[4][25]~regout\ & ((\nelson|y[5][24]~463\) # (GND)))))
-- \nelson|y[5][25]~465\ = CARRY((\nelson|Mult1|auto_generated|op_1~14_combout\ & (!\nelson|y[4][25]~regout\ & !\nelson|y[5][24]~463\)) # (!\nelson|Mult1|auto_generated|op_1~14_combout\ & ((!\nelson|y[5][24]~463\) # (!\nelson|y[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~14_combout\,
	datab => \nelson|y[4][25]~regout\,
	datad => VCC,
	cin => \nelson|y[5][24]~463\,
	combout => \nelson|y[5][25]~464_combout\,
	cout => \nelson|y[5][25]~465\);

-- Location: LCCOMB_X36_Y17_N28
\nelson|y[5][26]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][26]~466_combout\ = ((\nelson|y[4][26]~regout\ $ (\nelson|Mult1|auto_generated|op_1~16_combout\ $ (!\nelson|y[5][25]~465\)))) # (GND)
-- \nelson|y[5][26]~467\ = CARRY((\nelson|y[4][26]~regout\ & ((\nelson|Mult1|auto_generated|op_1~16_combout\) # (!\nelson|y[5][25]~465\))) # (!\nelson|y[4][26]~regout\ & (\nelson|Mult1|auto_generated|op_1~16_combout\ & !\nelson|y[5][25]~465\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][26]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \nelson|y[5][25]~465\,
	combout => \nelson|y[5][26]~466_combout\,
	cout => \nelson|y[5][26]~467\);

-- Location: LCCOMB_X36_Y16_N6
\nelson|y[5][31]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][31]~476_combout\ = (\nelson|Mult1|auto_generated|op_1~26_combout\ & ((\nelson|y[4][31]~regout\ & (\nelson|y[5][30]~475\ & VCC)) # (!\nelson|y[4][31]~regout\ & (!\nelson|y[5][30]~475\)))) # (!\nelson|Mult1|auto_generated|op_1~26_combout\ & 
-- ((\nelson|y[4][31]~regout\ & (!\nelson|y[5][30]~475\)) # (!\nelson|y[4][31]~regout\ & ((\nelson|y[5][30]~475\) # (GND)))))
-- \nelson|y[5][31]~477\ = CARRY((\nelson|Mult1|auto_generated|op_1~26_combout\ & (!\nelson|y[4][31]~regout\ & !\nelson|y[5][30]~475\)) # (!\nelson|Mult1|auto_generated|op_1~26_combout\ & ((!\nelson|y[5][30]~475\) # (!\nelson|y[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~26_combout\,
	datab => \nelson|y[4][31]~regout\,
	datad => VCC,
	cin => \nelson|y[5][30]~475\,
	combout => \nelson|y[5][31]~476_combout\,
	cout => \nelson|y[5][31]~477\);

-- Location: LCCOMB_X36_Y16_N8
\nelson|y[5][32]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][32]~478_combout\ = ((\nelson|y[4][32]~regout\ $ (\nelson|Mult1|auto_generated|op_1~28_combout\ $ (!\nelson|y[5][31]~477\)))) # (GND)
-- \nelson|y[5][32]~479\ = CARRY((\nelson|y[4][32]~regout\ & ((\nelson|Mult1|auto_generated|op_1~28_combout\) # (!\nelson|y[5][31]~477\))) # (!\nelson|y[4][32]~regout\ & (\nelson|Mult1|auto_generated|op_1~28_combout\ & !\nelson|y[5][31]~477\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][32]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \nelson|y[5][31]~477\,
	combout => \nelson|y[5][32]~478_combout\,
	cout => \nelson|y[5][32]~479\);

-- Location: LCCOMB_X36_Y16_N10
\nelson|y[5][33]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][33]~480_combout\ = (\nelson|y[4][33]~regout\ & ((\nelson|Mult1|auto_generated|op_1~30_combout\ & (\nelson|y[5][32]~479\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~30_combout\ & (!\nelson|y[5][32]~479\)))) # (!\nelson|y[4][33]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~30_combout\ & (!\nelson|y[5][32]~479\)) # (!\nelson|Mult1|auto_generated|op_1~30_combout\ & ((\nelson|y[5][32]~479\) # (GND)))))
-- \nelson|y[5][33]~481\ = CARRY((\nelson|y[4][33]~regout\ & (!\nelson|Mult1|auto_generated|op_1~30_combout\ & !\nelson|y[5][32]~479\)) # (!\nelson|y[4][33]~regout\ & ((!\nelson|y[5][32]~479\) # (!\nelson|Mult1|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][33]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[5][32]~479\,
	combout => \nelson|y[5][33]~480_combout\,
	cout => \nelson|y[5][33]~481\);

-- Location: LCCOMB_X36_Y16_N12
\nelson|y[5][34]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][34]~482_combout\ = ((\nelson|Mult1|auto_generated|op_1~32_combout\ $ (\nelson|y[4][34]~regout\ $ (!\nelson|y[5][33]~481\)))) # (GND)
-- \nelson|y[5][34]~483\ = CARRY((\nelson|Mult1|auto_generated|op_1~32_combout\ & ((\nelson|y[4][34]~regout\) # (!\nelson|y[5][33]~481\))) # (!\nelson|Mult1|auto_generated|op_1~32_combout\ & (\nelson|y[4][34]~regout\ & !\nelson|y[5][33]~481\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~32_combout\,
	datab => \nelson|y[4][34]~regout\,
	datad => VCC,
	cin => \nelson|y[5][33]~481\,
	combout => \nelson|y[5][34]~482_combout\,
	cout => \nelson|y[5][34]~483\);

-- Location: LCCOMB_X36_Y16_N16
\nelson|y[5][36]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][36]~486_combout\ = ((\nelson|Mult1|auto_generated|op_1~36_combout\ $ (\nelson|y[4][36]~regout\ $ (!\nelson|y[5][35]~485\)))) # (GND)
-- \nelson|y[5][36]~487\ = CARRY((\nelson|Mult1|auto_generated|op_1~36_combout\ & ((\nelson|y[4][36]~regout\) # (!\nelson|y[5][35]~485\))) # (!\nelson|Mult1|auto_generated|op_1~36_combout\ & (\nelson|y[4][36]~regout\ & !\nelson|y[5][35]~485\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~36_combout\,
	datab => \nelson|y[4][36]~regout\,
	datad => VCC,
	cin => \nelson|y[5][35]~485\,
	combout => \nelson|y[5][36]~486_combout\,
	cout => \nelson|y[5][36]~487\);

-- Location: LCCOMB_X36_Y16_N18
\nelson|y[5][37]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][37]~488_combout\ = (\nelson|Mult1|auto_generated|op_1~38_combout\ & ((\nelson|y[4][37]~regout\ & (\nelson|y[5][36]~487\ & VCC)) # (!\nelson|y[4][37]~regout\ & (!\nelson|y[5][36]~487\)))) # (!\nelson|Mult1|auto_generated|op_1~38_combout\ & 
-- ((\nelson|y[4][37]~regout\ & (!\nelson|y[5][36]~487\)) # (!\nelson|y[4][37]~regout\ & ((\nelson|y[5][36]~487\) # (GND)))))
-- \nelson|y[5][37]~489\ = CARRY((\nelson|Mult1|auto_generated|op_1~38_combout\ & (!\nelson|y[4][37]~regout\ & !\nelson|y[5][36]~487\)) # (!\nelson|Mult1|auto_generated|op_1~38_combout\ & ((!\nelson|y[5][36]~487\) # (!\nelson|y[4][37]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~38_combout\,
	datab => \nelson|y[4][37]~regout\,
	datad => VCC,
	cin => \nelson|y[5][36]~487\,
	combout => \nelson|y[5][37]~488_combout\,
	cout => \nelson|y[5][37]~489\);

-- Location: LCCOMB_X36_Y16_N20
\nelson|y[5][38]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][38]~490_combout\ = ((\nelson|y[4][38]~regout\ $ (\nelson|Mult1|auto_generated|op_1~40_combout\ $ (!\nelson|y[5][37]~489\)))) # (GND)
-- \nelson|y[5][38]~491\ = CARRY((\nelson|y[4][38]~regout\ & ((\nelson|Mult1|auto_generated|op_1~40_combout\) # (!\nelson|y[5][37]~489\))) # (!\nelson|y[4][38]~regout\ & (\nelson|Mult1|auto_generated|op_1~40_combout\ & !\nelson|y[5][37]~489\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][38]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \nelson|y[5][37]~489\,
	combout => \nelson|y[5][38]~490_combout\,
	cout => \nelson|y[5][38]~491\);

-- Location: LCFF_X25_Y19_N19
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25));

-- Location: LCCOMB_X25_Y19_N4
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(25),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(25),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[26]~6_combout\);

-- Location: LCFF_X41_Y16_N23
\nelson|y[3][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][39]~652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][39]~regout\);

-- Location: DSPOUT_X39_Y15_N2
\nelson|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y15_N2
\nelson|Mult0|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[0]~0_combout\ = \nelson|Mult0|auto_generated|mac_out4~DATAOUT7\ $ (VCC)
-- \nelson|Mult0|auto_generated|add9_result[0]~1\ = CARRY(\nelson|Mult0|auto_generated|mac_out4~DATAOUT7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	combout => \nelson|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X41_Y15_N4
\nelson|Mult0|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[1]~2_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT8\ & (!\nelson|Mult0|auto_generated|add9_result[0]~1\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT8\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[0]~1\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[1]~3\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[0]~1\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[0]~1\,
	combout => \nelson|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X41_Y15_N6
\nelson|Mult0|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[2]~4_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\nelson|Mult0|auto_generated|add9_result[1]~3\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[1]~3\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\nelson|Mult0|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[1]~3\,
	combout => \nelson|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X41_Y15_N20
\nelson|Mult0|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[9]~18_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT16\ & (!\nelson|Mult0|auto_generated|add9_result[8]~17\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[8]~17\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[9]~19\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[8]~17\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[8]~17\,
	combout => \nelson|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X41_Y15_N22
\nelson|Mult0|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[10]~20_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT17\ & (\nelson|Mult0|auto_generated|add9_result[9]~19\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[9]~19\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT17\ & !\nelson|Mult0|auto_generated|add9_result[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[9]~19\,
	combout => \nelson|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X41_Y15_N24
\nelson|Mult0|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[11]~22_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT18\ & (!\nelson|Mult0|auto_generated|add9_result[10]~21\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT18\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[10]~21\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[11]~23\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[10]~21\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[10]~21\,
	combout => \nelson|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X41_Y15_N26
\nelson|Mult0|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[12]~24_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT19\ & (\nelson|Mult0|auto_generated|add9_result[11]~23\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[11]~23\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT19\ & !\nelson|Mult0|auto_generated|add9_result[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[11]~23\,
	combout => \nelson|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X41_Y15_N28
\nelson|Mult0|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[13]~26_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT20\ & (!\nelson|Mult0|auto_generated|add9_result[12]~25\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[12]~25\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[13]~27\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[12]~25\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[12]~25\,
	combout => \nelson|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X41_Y15_N30
\nelson|Mult0|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[14]~28_combout\ = !\nelson|Mult0|auto_generated|add9_result[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nelson|Mult0|auto_generated|add9_result[13]~27\,
	combout => \nelson|Mult0|auto_generated|add9_result[14]~28_combout\);

-- Location: DSPOUT_X39_Y18_N2
\nelson|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y15_N12
\nelson|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~2_combout\ = (\nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\nelson|Mult0|auto_generated|op_1~1\ & VCC)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\nelson|Mult0|auto_generated|op_1~1\)))) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\nelson|Mult0|auto_generated|op_1~1\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\nelson|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \nelson|Mult0|auto_generated|op_1~3\ = CARRY((\nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\nelson|Mult0|auto_generated|op_1~1\)) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\nelson|Mult0|auto_generated|op_1~1\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~1\,
	combout => \nelson|Mult0|auto_generated|op_1~2_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X40_Y15_N16
\nelson|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~6_combout\ = (\nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\nelson|Mult0|auto_generated|op_1~5\ & VCC)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\nelson|Mult0|auto_generated|op_1~5\)))) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\nelson|Mult0|auto_generated|op_1~5\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\nelson|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \nelson|Mult0|auto_generated|op_1~7\ = CARRY((\nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\nelson|Mult0|auto_generated|op_1~5\)) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\nelson|Mult0|auto_generated|op_1~5\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~5\,
	combout => \nelson|Mult0|auto_generated|op_1~6_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X40_Y15_N18
\nelson|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~8_combout\ = ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\nelson|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\nelson|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \nelson|Mult0|auto_generated|op_1~9\ = CARRY((\nelson|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\nelson|Mult0|auto_generated|op_1~7\))) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\nelson|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\nelson|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~7\,
	combout => \nelson|Mult0|auto_generated|op_1~8_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X40_Y15_N26
\nelson|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~16_combout\ = (\nelson|Mult0|auto_generated|add9_result[1]~2_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~15\))) # (!\nelson|Mult0|auto_generated|add9_result[1]~2_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~15\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~17\ = CARRY((\nelson|Mult0|auto_generated|add9_result[1]~2_combout\) # (!\nelson|Mult0|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~15\,
	combout => \nelson|Mult0|auto_generated|op_1~16_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X40_Y14_N10
\nelson|Mult0|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~32_combout\ = (\nelson|Mult0|auto_generated|add9_result[9]~18_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~31\))) # (!\nelson|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~31\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~33\ = CARRY((\nelson|Mult0|auto_generated|add9_result[9]~18_combout\) # (!\nelson|Mult0|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~31\,
	combout => \nelson|Mult0|auto_generated|op_1~32_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X40_Y14_N12
\nelson|Mult0|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~34_combout\ = (\nelson|Mult0|auto_generated|add9_result[10]~20_combout\ & (\nelson|Mult0|auto_generated|op_1~33\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[10]~20_combout\ & 
-- (!\nelson|Mult0|auto_generated|op_1~33\))
-- \nelson|Mult0|auto_generated|op_1~35\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[10]~20_combout\ & !\nelson|Mult0|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~33\,
	combout => \nelson|Mult0|auto_generated|op_1~34_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X40_Y14_N16
\nelson|Mult0|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~38_combout\ = (\nelson|Mult0|auto_generated|add9_result[12]~24_combout\ & (\nelson|Mult0|auto_generated|op_1~37\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[12]~24_combout\ & 
-- (!\nelson|Mult0|auto_generated|op_1~37\))
-- \nelson|Mult0|auto_generated|op_1~39\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[12]~24_combout\ & !\nelson|Mult0|auto_generated|op_1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~37\,
	combout => \nelson|Mult0|auto_generated|op_1~38_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X40_Y14_N18
\nelson|Mult0|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~40_combout\ = (\nelson|Mult0|auto_generated|add9_result[13]~26_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~39\))) # (!\nelson|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~39\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~41\ = CARRY((\nelson|Mult0|auto_generated|add9_result[13]~26_combout\) # (!\nelson|Mult0|auto_generated|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~39\,
	combout => \nelson|Mult0|auto_generated|op_1~40_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X40_Y14_N20
\nelson|Mult0|auto_generated|op_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~42_combout\ = \nelson|Mult0|auto_generated|mac_out4~DATAOUT21\ $ (\nelson|Mult0|auto_generated|op_1~41\ $ (!\nelson|Mult0|auto_generated|add9_result[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => \nelson|Mult0|auto_generated|add9_result[14]~28_combout\,
	cin => \nelson|Mult0|auto_generated|op_1~41\,
	combout => \nelson|Mult0|auto_generated|op_1~42_combout\);

-- Location: LCFF_X41_Y16_N21
\nelson|y[3][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][38]~650_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][38]~regout\);

-- Location: LCFF_X41_Y16_N17
\nelson|y[3][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][36]~646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][36]~regout\);

-- Location: LCFF_X41_Y16_N11
\nelson|y[3][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][33]~640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][33]~regout\);

-- Location: LCFF_X41_Y16_N7
\nelson|y[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][31]~636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][31]~regout\);

-- Location: LCFF_X41_Y16_N5
\nelson|y[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][30]~634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][30]~regout\);

-- Location: LCFF_X41_Y16_N3
\nelson|y[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][29]~632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][29]~regout\);

-- Location: LCFF_X41_Y17_N31
\nelson|y[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][27]~628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][27]~regout\);

-- Location: LCFF_X41_Y17_N27
\nelson|y[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][25]~624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][25]~regout\);

-- Location: LCFF_X41_Y17_N23
\nelson|y[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][23]~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][23]~regout\);

-- Location: LCFF_X41_Y17_N17
\nelson|y[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][20]~614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][20]~regout\);

-- Location: LCFF_X41_Y17_N13
\nelson|y[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][18]~610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][18]~regout\);

-- Location: LCFF_X41_Y17_N11
\nelson|y[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][17]~608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][17]~regout\);

-- Location: LCFF_X41_Y17_N7
\nelson|y[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][15]~604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][15]~regout\);

-- Location: LCFF_X41_Y17_N5
\nelson|y[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][14]~602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][14]~regout\);

-- Location: LCFF_X41_Y17_N3
\nelson|y[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][13]~600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][13]~regout\);

-- Location: LCFF_X41_Y18_N27
\nelson|y[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][9]~592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][9]~regout\);

-- Location: LCFF_X41_Y18_N25
\nelson|y[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][8]~590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][8]~regout\);

-- Location: LCFF_X41_Y18_N23
\nelson|y[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][7]~588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][7]~regout\);

-- Location: LCFF_X41_Y18_N21
\nelson|y[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][6]~586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][6]~regout\);

-- Location: LCFF_X41_Y18_N17
\nelson|y[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][4]~582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][4]~regout\);

-- Location: LCFF_X41_Y18_N15
\nelson|y[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][3]~580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][3]~regout\);

-- Location: LCFF_X41_Y18_N9
\nelson|y[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][0]~574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][0]~regout\);

-- Location: LCCOMB_X40_Y18_N10
\nelson|y[4][1]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][1]~496_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[3][1]~regout\ & (\nelson|y[4][0]~495\ & VCC)) # (!\nelson|y[3][1]~regout\ & 
-- (!\nelson|y[4][0]~495\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[3][1]~regout\ & (!\nelson|y[4][0]~495\)) # (!\nelson|y[3][1]~regout\ & ((\nelson|y[4][0]~495\) 
-- # (GND)))))
-- \nelson|y[4][1]~497\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[3][1]~regout\ & !\nelson|y[4][0]~495\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((!\nelson|y[4][0]~495\) # (!\nelson|y[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datab => \nelson|y[3][1]~regout\,
	datad => VCC,
	cin => \nelson|y[4][0]~495\,
	combout => \nelson|y[4][1]~496_combout\,
	cout => \nelson|y[4][1]~497\);

-- Location: LCCOMB_X40_Y18_N12
\nelson|y[4][2]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][2]~498_combout\ = ((\nelson|Mult0|auto_generated|w254w\(2) $ (\nelson|y[3][2]~regout\ $ (!\nelson|y[4][1]~497\)))) # (GND)
-- \nelson|y[4][2]~499\ = CARRY((\nelson|Mult0|auto_generated|w254w\(2) & ((\nelson|y[3][2]~regout\) # (!\nelson|y[4][1]~497\))) # (!\nelson|Mult0|auto_generated|w254w\(2) & (\nelson|y[3][2]~regout\ & !\nelson|y[4][1]~497\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(2),
	datab => \nelson|y[3][2]~regout\,
	datad => VCC,
	cin => \nelson|y[4][1]~497\,
	combout => \nelson|y[4][2]~498_combout\,
	cout => \nelson|y[4][2]~499\);

-- Location: LCCOMB_X40_Y18_N14
\nelson|y[4][3]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][3]~500_combout\ = (\nelson|y[3][3]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(3) & (\nelson|y[4][2]~499\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(3) & (!\nelson|y[4][2]~499\)))) # (!\nelson|y[3][3]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(3) & (!\nelson|y[4][2]~499\)) # (!\nelson|Mult0|auto_generated|w254w\(3) & ((\nelson|y[4][2]~499\) # (GND)))))
-- \nelson|y[4][3]~501\ = CARRY((\nelson|y[3][3]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(3) & !\nelson|y[4][2]~499\)) # (!\nelson|y[3][3]~regout\ & ((!\nelson|y[4][2]~499\) # (!\nelson|Mult0|auto_generated|w254w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][3]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(3),
	datad => VCC,
	cin => \nelson|y[4][2]~499\,
	combout => \nelson|y[4][3]~500_combout\,
	cout => \nelson|y[4][3]~501\);

-- Location: LCCOMB_X40_Y18_N16
\nelson|y[4][4]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][4]~502_combout\ = ((\nelson|y[3][4]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(4) $ (!\nelson|y[4][3]~501\)))) # (GND)
-- \nelson|y[4][4]~503\ = CARRY((\nelson|y[3][4]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(4)) # (!\nelson|y[4][3]~501\))) # (!\nelson|y[3][4]~regout\ & (\nelson|Mult0|auto_generated|w254w\(4) & !\nelson|y[4][3]~501\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][4]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(4),
	datad => VCC,
	cin => \nelson|y[4][3]~501\,
	combout => \nelson|y[4][4]~502_combout\,
	cout => \nelson|y[4][4]~503\);

-- Location: LCCOMB_X40_Y18_N20
\nelson|y[4][6]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][6]~506_combout\ = ((\nelson|y[3][6]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(6) $ (!\nelson|y[4][5]~505\)))) # (GND)
-- \nelson|y[4][6]~507\ = CARRY((\nelson|y[3][6]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(6)) # (!\nelson|y[4][5]~505\))) # (!\nelson|y[3][6]~regout\ & (\nelson|Mult0|auto_generated|w254w\(6) & !\nelson|y[4][5]~505\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][6]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(6),
	datad => VCC,
	cin => \nelson|y[4][5]~505\,
	combout => \nelson|y[4][6]~506_combout\,
	cout => \nelson|y[4][6]~507\);

-- Location: LCCOMB_X40_Y18_N22
\nelson|y[4][7]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][7]~508_combout\ = (\nelson|y[3][7]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(7) & (\nelson|y[4][6]~507\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(7) & (!\nelson|y[4][6]~507\)))) # (!\nelson|y[3][7]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(7) & (!\nelson|y[4][6]~507\)) # (!\nelson|Mult0|auto_generated|w254w\(7) & ((\nelson|y[4][6]~507\) # (GND)))))
-- \nelson|y[4][7]~509\ = CARRY((\nelson|y[3][7]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(7) & !\nelson|y[4][6]~507\)) # (!\nelson|y[3][7]~regout\ & ((!\nelson|y[4][6]~507\) # (!\nelson|Mult0|auto_generated|w254w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][7]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(7),
	datad => VCC,
	cin => \nelson|y[4][6]~507\,
	combout => \nelson|y[4][7]~508_combout\,
	cout => \nelson|y[4][7]~509\);

-- Location: LCCOMB_X40_Y18_N24
\nelson|y[4][8]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][8]~510_combout\ = ((\nelson|y[3][8]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(8) $ (!\nelson|y[4][7]~509\)))) # (GND)
-- \nelson|y[4][8]~511\ = CARRY((\nelson|y[3][8]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(8)) # (!\nelson|y[4][7]~509\))) # (!\nelson|y[3][8]~regout\ & (\nelson|Mult0|auto_generated|w254w\(8) & !\nelson|y[4][7]~509\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][8]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(8),
	datad => VCC,
	cin => \nelson|y[4][7]~509\,
	combout => \nelson|y[4][8]~510_combout\,
	cout => \nelson|y[4][8]~511\);

-- Location: LCCOMB_X40_Y18_N30
\nelson|y[4][11]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][11]~516_combout\ = (\nelson|Mult0|auto_generated|w254w\(11) & ((\nelson|y[3][11]~regout\ & (\nelson|y[4][10]~515\ & VCC)) # (!\nelson|y[3][11]~regout\ & (!\nelson|y[4][10]~515\)))) # (!\nelson|Mult0|auto_generated|w254w\(11) & 
-- ((\nelson|y[3][11]~regout\ & (!\nelson|y[4][10]~515\)) # (!\nelson|y[3][11]~regout\ & ((\nelson|y[4][10]~515\) # (GND)))))
-- \nelson|y[4][11]~517\ = CARRY((\nelson|Mult0|auto_generated|w254w\(11) & (!\nelson|y[3][11]~regout\ & !\nelson|y[4][10]~515\)) # (!\nelson|Mult0|auto_generated|w254w\(11) & ((!\nelson|y[4][10]~515\) # (!\nelson|y[3][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(11),
	datab => \nelson|y[3][11]~regout\,
	datad => VCC,
	cin => \nelson|y[4][10]~515\,
	combout => \nelson|y[4][11]~516_combout\,
	cout => \nelson|y[4][11]~517\);

-- Location: LCCOMB_X40_Y17_N4
\nelson|y[4][14]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][14]~522_combout\ = ((\nelson|y[3][14]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(14) $ (!\nelson|y[4][13]~521\)))) # (GND)
-- \nelson|y[4][14]~523\ = CARRY((\nelson|y[3][14]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(14)) # (!\nelson|y[4][13]~521\))) # (!\nelson|y[3][14]~regout\ & (\nelson|Mult0|auto_generated|w254w\(14) & !\nelson|y[4][13]~521\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][14]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(14),
	datad => VCC,
	cin => \nelson|y[4][13]~521\,
	combout => \nelson|y[4][14]~522_combout\,
	cout => \nelson|y[4][14]~523\);

-- Location: LCCOMB_X40_Y17_N6
\nelson|y[4][15]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][15]~524_combout\ = (\nelson|y[3][15]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(15) & (\nelson|y[4][14]~523\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(15) & (!\nelson|y[4][14]~523\)))) # (!\nelson|y[3][15]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(15) & (!\nelson|y[4][14]~523\)) # (!\nelson|Mult0|auto_generated|w254w\(15) & ((\nelson|y[4][14]~523\) # (GND)))))
-- \nelson|y[4][15]~525\ = CARRY((\nelson|y[3][15]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(15) & !\nelson|y[4][14]~523\)) # (!\nelson|y[3][15]~regout\ & ((!\nelson|y[4][14]~523\) # (!\nelson|Mult0|auto_generated|w254w\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][15]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(15),
	datad => VCC,
	cin => \nelson|y[4][14]~523\,
	combout => \nelson|y[4][15]~524_combout\,
	cout => \nelson|y[4][15]~525\);

-- Location: LCCOMB_X40_Y17_N8
\nelson|y[4][16]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][16]~526_combout\ = ((\nelson|Mult0|auto_generated|w254w\(16) $ (\nelson|y[3][16]~regout\ $ (!\nelson|y[4][15]~525\)))) # (GND)
-- \nelson|y[4][16]~527\ = CARRY((\nelson|Mult0|auto_generated|w254w\(16) & ((\nelson|y[3][16]~regout\) # (!\nelson|y[4][15]~525\))) # (!\nelson|Mult0|auto_generated|w254w\(16) & (\nelson|y[3][16]~regout\ & !\nelson|y[4][15]~525\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(16),
	datab => \nelson|y[3][16]~regout\,
	datad => VCC,
	cin => \nelson|y[4][15]~525\,
	combout => \nelson|y[4][16]~526_combout\,
	cout => \nelson|y[4][16]~527\);

-- Location: LCCOMB_X40_Y17_N10
\nelson|y[4][17]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][17]~528_combout\ = (\nelson|y[3][17]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(17) & (\nelson|y[4][16]~527\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(17) & (!\nelson|y[4][16]~527\)))) # (!\nelson|y[3][17]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(17) & (!\nelson|y[4][16]~527\)) # (!\nelson|Mult0|auto_generated|w254w\(17) & ((\nelson|y[4][16]~527\) # (GND)))))
-- \nelson|y[4][17]~529\ = CARRY((\nelson|y[3][17]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(17) & !\nelson|y[4][16]~527\)) # (!\nelson|y[3][17]~regout\ & ((!\nelson|y[4][16]~527\) # (!\nelson|Mult0|auto_generated|w254w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][17]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(17),
	datad => VCC,
	cin => \nelson|y[4][16]~527\,
	combout => \nelson|y[4][17]~528_combout\,
	cout => \nelson|y[4][17]~529\);

-- Location: LCCOMB_X40_Y17_N12
\nelson|y[4][18]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][18]~530_combout\ = ((\nelson|y[3][18]~regout\ $ (\nelson|Mult0|auto_generated|op_1~0_combout\ $ (!\nelson|y[4][17]~529\)))) # (GND)
-- \nelson|y[4][18]~531\ = CARRY((\nelson|y[3][18]~regout\ & ((\nelson|Mult0|auto_generated|op_1~0_combout\) # (!\nelson|y[4][17]~529\))) # (!\nelson|y[3][18]~regout\ & (\nelson|Mult0|auto_generated|op_1~0_combout\ & !\nelson|y[4][17]~529\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][18]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[4][17]~529\,
	combout => \nelson|y[4][18]~530_combout\,
	cout => \nelson|y[4][18]~531\);

-- Location: LCCOMB_X40_Y17_N14
\nelson|y[4][19]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][19]~532_combout\ = (\nelson|Mult0|auto_generated|op_1~2_combout\ & ((\nelson|y[3][19]~regout\ & (\nelson|y[4][18]~531\ & VCC)) # (!\nelson|y[3][19]~regout\ & (!\nelson|y[4][18]~531\)))) # (!\nelson|Mult0|auto_generated|op_1~2_combout\ & 
-- ((\nelson|y[3][19]~regout\ & (!\nelson|y[4][18]~531\)) # (!\nelson|y[3][19]~regout\ & ((\nelson|y[4][18]~531\) # (GND)))))
-- \nelson|y[4][19]~533\ = CARRY((\nelson|Mult0|auto_generated|op_1~2_combout\ & (!\nelson|y[3][19]~regout\ & !\nelson|y[4][18]~531\)) # (!\nelson|Mult0|auto_generated|op_1~2_combout\ & ((!\nelson|y[4][18]~531\) # (!\nelson|y[3][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~2_combout\,
	datab => \nelson|y[3][19]~regout\,
	datad => VCC,
	cin => \nelson|y[4][18]~531\,
	combout => \nelson|y[4][19]~532_combout\,
	cout => \nelson|y[4][19]~533\);

-- Location: LCCOMB_X40_Y17_N18
\nelson|y[4][21]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][21]~536_combout\ = (\nelson|Mult0|auto_generated|op_1~6_combout\ & ((\nelson|y[3][21]~regout\ & (\nelson|y[4][20]~535\ & VCC)) # (!\nelson|y[3][21]~regout\ & (!\nelson|y[4][20]~535\)))) # (!\nelson|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\nelson|y[3][21]~regout\ & (!\nelson|y[4][20]~535\)) # (!\nelson|y[3][21]~regout\ & ((\nelson|y[4][20]~535\) # (GND)))))
-- \nelson|y[4][21]~537\ = CARRY((\nelson|Mult0|auto_generated|op_1~6_combout\ & (!\nelson|y[3][21]~regout\ & !\nelson|y[4][20]~535\)) # (!\nelson|Mult0|auto_generated|op_1~6_combout\ & ((!\nelson|y[4][20]~535\) # (!\nelson|y[3][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~6_combout\,
	datab => \nelson|y[3][21]~regout\,
	datad => VCC,
	cin => \nelson|y[4][20]~535\,
	combout => \nelson|y[4][21]~536_combout\,
	cout => \nelson|y[4][21]~537\);

-- Location: LCCOMB_X40_Y17_N20
\nelson|y[4][22]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][22]~538_combout\ = ((\nelson|Mult0|auto_generated|op_1~8_combout\ $ (\nelson|y[3][22]~regout\ $ (!\nelson|y[4][21]~537\)))) # (GND)
-- \nelson|y[4][22]~539\ = CARRY((\nelson|Mult0|auto_generated|op_1~8_combout\ & ((\nelson|y[3][22]~regout\) # (!\nelson|y[4][21]~537\))) # (!\nelson|Mult0|auto_generated|op_1~8_combout\ & (\nelson|y[3][22]~regout\ & !\nelson|y[4][21]~537\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~8_combout\,
	datab => \nelson|y[3][22]~regout\,
	datad => VCC,
	cin => \nelson|y[4][21]~537\,
	combout => \nelson|y[4][22]~538_combout\,
	cout => \nelson|y[4][22]~539\);

-- Location: LCCOMB_X40_Y17_N22
\nelson|y[4][23]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][23]~540_combout\ = (\nelson|y[3][23]~regout\ & ((\nelson|Mult0|auto_generated|op_1~10_combout\ & (\nelson|y[4][22]~539\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~10_combout\ & (!\nelson|y[4][22]~539\)))) # (!\nelson|y[3][23]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~10_combout\ & (!\nelson|y[4][22]~539\)) # (!\nelson|Mult0|auto_generated|op_1~10_combout\ & ((\nelson|y[4][22]~539\) # (GND)))))
-- \nelson|y[4][23]~541\ = CARRY((\nelson|y[3][23]~regout\ & (!\nelson|Mult0|auto_generated|op_1~10_combout\ & !\nelson|y[4][22]~539\)) # (!\nelson|y[3][23]~regout\ & ((!\nelson|y[4][22]~539\) # (!\nelson|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][23]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \nelson|y[4][22]~539\,
	combout => \nelson|y[4][23]~540_combout\,
	cout => \nelson|y[4][23]~541\);

-- Location: LCCOMB_X40_Y17_N24
\nelson|y[4][24]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][24]~542_combout\ = ((\nelson|Mult0|auto_generated|op_1~12_combout\ $ (\nelson|y[3][24]~regout\ $ (!\nelson|y[4][23]~541\)))) # (GND)
-- \nelson|y[4][24]~543\ = CARRY((\nelson|Mult0|auto_generated|op_1~12_combout\ & ((\nelson|y[3][24]~regout\) # (!\nelson|y[4][23]~541\))) # (!\nelson|Mult0|auto_generated|op_1~12_combout\ & (\nelson|y[3][24]~regout\ & !\nelson|y[4][23]~541\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~12_combout\,
	datab => \nelson|y[3][24]~regout\,
	datad => VCC,
	cin => \nelson|y[4][23]~541\,
	combout => \nelson|y[4][24]~542_combout\,
	cout => \nelson|y[4][24]~543\);

-- Location: LCCOMB_X40_Y17_N28
\nelson|y[4][26]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][26]~546_combout\ = ((\nelson|Mult0|auto_generated|op_1~16_combout\ $ (\nelson|y[3][26]~regout\ $ (!\nelson|y[4][25]~545\)))) # (GND)
-- \nelson|y[4][26]~547\ = CARRY((\nelson|Mult0|auto_generated|op_1~16_combout\ & ((\nelson|y[3][26]~regout\) # (!\nelson|y[4][25]~545\))) # (!\nelson|Mult0|auto_generated|op_1~16_combout\ & (\nelson|y[3][26]~regout\ & !\nelson|y[4][25]~545\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~16_combout\,
	datab => \nelson|y[3][26]~regout\,
	datad => VCC,
	cin => \nelson|y[4][25]~545\,
	combout => \nelson|y[4][26]~546_combout\,
	cout => \nelson|y[4][26]~547\);

-- Location: LCCOMB_X40_Y16_N0
\nelson|y[4][28]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][28]~550_combout\ = ((\nelson|Mult0|auto_generated|op_1~20_combout\ $ (\nelson|y[3][28]~regout\ $ (!\nelson|y[4][27]~549\)))) # (GND)
-- \nelson|y[4][28]~551\ = CARRY((\nelson|Mult0|auto_generated|op_1~20_combout\ & ((\nelson|y[3][28]~regout\) # (!\nelson|y[4][27]~549\))) # (!\nelson|Mult0|auto_generated|op_1~20_combout\ & (\nelson|y[3][28]~regout\ & !\nelson|y[4][27]~549\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~20_combout\,
	datab => \nelson|y[3][28]~regout\,
	datad => VCC,
	cin => \nelson|y[4][27]~549\,
	combout => \nelson|y[4][28]~550_combout\,
	cout => \nelson|y[4][28]~551\);

-- Location: LCCOMB_X40_Y16_N8
\nelson|y[4][32]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][32]~558_combout\ = ((\nelson|Mult0|auto_generated|op_1~28_combout\ $ (\nelson|y[3][32]~regout\ $ (!\nelson|y[4][31]~557\)))) # (GND)
-- \nelson|y[4][32]~559\ = CARRY((\nelson|Mult0|auto_generated|op_1~28_combout\ & ((\nelson|y[3][32]~regout\) # (!\nelson|y[4][31]~557\))) # (!\nelson|Mult0|auto_generated|op_1~28_combout\ & (\nelson|y[3][32]~regout\ & !\nelson|y[4][31]~557\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~28_combout\,
	datab => \nelson|y[3][32]~regout\,
	datad => VCC,
	cin => \nelson|y[4][31]~557\,
	combout => \nelson|y[4][32]~558_combout\,
	cout => \nelson|y[4][32]~559\);

-- Location: LCCOMB_X40_Y16_N10
\nelson|y[4][33]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][33]~560_combout\ = (\nelson|y[3][33]~regout\ & ((\nelson|Mult0|auto_generated|op_1~30_combout\ & (\nelson|y[4][32]~559\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~30_combout\ & (!\nelson|y[4][32]~559\)))) # (!\nelson|y[3][33]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~30_combout\ & (!\nelson|y[4][32]~559\)) # (!\nelson|Mult0|auto_generated|op_1~30_combout\ & ((\nelson|y[4][32]~559\) # (GND)))))
-- \nelson|y[4][33]~561\ = CARRY((\nelson|y[3][33]~regout\ & (!\nelson|Mult0|auto_generated|op_1~30_combout\ & !\nelson|y[4][32]~559\)) # (!\nelson|y[3][33]~regout\ & ((!\nelson|y[4][32]~559\) # (!\nelson|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][33]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[4][32]~559\,
	combout => \nelson|y[4][33]~560_combout\,
	cout => \nelson|y[4][33]~561\);

-- Location: LCCOMB_X40_Y16_N14
\nelson|y[4][35]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][35]~564_combout\ = (\nelson|Mult0|auto_generated|op_1~34_combout\ & ((\nelson|y[3][35]~regout\ & (\nelson|y[4][34]~563\ & VCC)) # (!\nelson|y[3][35]~regout\ & (!\nelson|y[4][34]~563\)))) # (!\nelson|Mult0|auto_generated|op_1~34_combout\ & 
-- ((\nelson|y[3][35]~regout\ & (!\nelson|y[4][34]~563\)) # (!\nelson|y[3][35]~regout\ & ((\nelson|y[4][34]~563\) # (GND)))))
-- \nelson|y[4][35]~565\ = CARRY((\nelson|Mult0|auto_generated|op_1~34_combout\ & (!\nelson|y[3][35]~regout\ & !\nelson|y[4][34]~563\)) # (!\nelson|Mult0|auto_generated|op_1~34_combout\ & ((!\nelson|y[4][34]~563\) # (!\nelson|y[3][35]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~34_combout\,
	datab => \nelson|y[3][35]~regout\,
	datad => VCC,
	cin => \nelson|y[4][34]~563\,
	combout => \nelson|y[4][35]~564_combout\,
	cout => \nelson|y[4][35]~565\);

-- Location: LCCOMB_X40_Y16_N18
\nelson|y[4][37]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][37]~568_combout\ = (\nelson|Mult0|auto_generated|op_1~38_combout\ & ((\nelson|y[3][37]~regout\ & (\nelson|y[4][36]~567\ & VCC)) # (!\nelson|y[3][37]~regout\ & (!\nelson|y[4][36]~567\)))) # (!\nelson|Mult0|auto_generated|op_1~38_combout\ & 
-- ((\nelson|y[3][37]~regout\ & (!\nelson|y[4][36]~567\)) # (!\nelson|y[3][37]~regout\ & ((\nelson|y[4][36]~567\) # (GND)))))
-- \nelson|y[4][37]~569\ = CARRY((\nelson|Mult0|auto_generated|op_1~38_combout\ & (!\nelson|y[3][37]~regout\ & !\nelson|y[4][36]~567\)) # (!\nelson|Mult0|auto_generated|op_1~38_combout\ & ((!\nelson|y[4][36]~567\) # (!\nelson|y[3][37]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~38_combout\,
	datab => \nelson|y[3][37]~regout\,
	datad => VCC,
	cin => \nelson|y[4][36]~567\,
	combout => \nelson|y[4][37]~568_combout\,
	cout => \nelson|y[4][37]~569\);

-- Location: LCCOMB_X40_Y16_N20
\nelson|y[4][38]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][38]~570_combout\ = ((\nelson|y[3][38]~regout\ $ (\nelson|Mult0|auto_generated|op_1~40_combout\ $ (!\nelson|y[4][37]~569\)))) # (GND)
-- \nelson|y[4][38]~571\ = CARRY((\nelson|y[3][38]~regout\ & ((\nelson|Mult0|auto_generated|op_1~40_combout\) # (!\nelson|y[4][37]~569\))) # (!\nelson|y[3][38]~regout\ & (\nelson|Mult0|auto_generated|op_1~40_combout\ & !\nelson|y[4][37]~569\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][38]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \nelson|y[4][37]~569\,
	combout => \nelson|y[4][38]~570_combout\,
	cout => \nelson|y[4][38]~571\);

-- Location: LCCOMB_X40_Y16_N22
\nelson|y[4][39]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][39]~572_combout\ = \nelson|Mult0|auto_generated|op_1~42_combout\ $ (\nelson|y[4][38]~571\ $ (\nelson|y[3][39]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|op_1~42_combout\,
	datad => \nelson|y[3][39]~regout\,
	cin => \nelson|y[4][38]~571\,
	combout => \nelson|y[4][39]~572_combout\);

-- Location: LCFF_X27_Y17_N13
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout\,
	sdata => \KEY~combout\(0),
	sload => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4));

-- Location: LCFF_X27_Y17_N11
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout\,
	sdata => \KEY~combout\(0),
	sload => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3));

-- Location: LCFF_X25_Y19_N25
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24));

-- Location: LCCOMB_X25_Y19_N18
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(24),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(24),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[25]~7_combout\);

-- Location: LCFF_X38_Y16_N23
\nelson|y[2][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][39]~730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][39]~regout\);

-- Location: LCFF_X38_Y16_N21
\nelson|y[2][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][38]~728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][38]~regout\);

-- Location: LCFF_X38_Y16_N19
\nelson|y[2][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][37]~726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][37]~regout\);

-- Location: LCFF_X38_Y16_N11
\nelson|y[2][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][33]~718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][33]~regout\);

-- Location: LCFF_X38_Y16_N9
\nelson|y[2][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][32]~716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][32]~regout\);

-- Location: LCFF_X38_Y16_N5
\nelson|y[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][30]~712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][30]~regout\);

-- Location: LCFF_X38_Y16_N1
\nelson|y[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][28]~708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][28]~regout\);

-- Location: LCFF_X38_Y17_N31
\nelson|y[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][27]~706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][27]~regout\);

-- Location: LCFF_X38_Y17_N27
\nelson|y[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][25]~702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][25]~regout\);

-- Location: LCFF_X38_Y17_N25
\nelson|y[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][24]~700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][24]~regout\);

-- Location: LCFF_X38_Y17_N23
\nelson|y[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][23]~698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][23]~regout\);

-- Location: LCFF_X38_Y17_N13
\nelson|y[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][18]~688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][18]~regout\);

-- Location: LCFF_X38_Y17_N9
\nelson|y[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][16]~684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][16]~regout\);

-- Location: LCFF_X38_Y17_N5
\nelson|y[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][14]~680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][14]~regout\);

-- Location: LCFF_X38_Y17_N3
\nelson|y[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][13]~678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][13]~regout\);

-- Location: LCFF_X38_Y17_N1
\nelson|y[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][12]~676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][12]~regout\);

-- Location: LCFF_X38_Y18_N29
\nelson|y[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][10]~672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][10]~regout\);

-- Location: LCFF_X38_Y18_N23
\nelson|y[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][7]~666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][7]~regout\);

-- Location: LCFF_X38_Y18_N21
\nelson|y[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][6]~664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][6]~regout\);

-- Location: LCFF_X38_Y18_N17
\nelson|y[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][4]~660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][4]~regout\);

-- Location: LCFF_X38_Y18_N15
\nelson|y[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][3]~658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][3]~regout\);

-- Location: LCFF_X38_Y18_N13
\nelson|y[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][2]~656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][2]~regout\);

-- Location: LCCOMB_X41_Y18_N8
\nelson|y[3][0]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][0]~574_combout\ = (\nelson|y[2][0]~regout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) $ (VCC))) # (!\nelson|y[2][0]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & VCC))
-- \nelson|y[3][0]~575\ = CARRY((\nelson|y[2][0]~regout\ & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][0]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => VCC,
	combout => \nelson|y[3][0]~574_combout\,
	cout => \nelson|y[3][0]~575\);

-- Location: LCCOMB_X41_Y18_N14
\nelson|y[3][3]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][3]~580_combout\ = (\nelson|y[2][3]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(3) & (\nelson|y[3][2]~579\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(3) & (!\nelson|y[3][2]~579\)))) # (!\nelson|y[2][3]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(3) & (!\nelson|y[3][2]~579\)) # (!\nelson|Mult0|auto_generated|w254w\(3) & ((\nelson|y[3][2]~579\) # (GND)))))
-- \nelson|y[3][3]~581\ = CARRY((\nelson|y[2][3]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(3) & !\nelson|y[3][2]~579\)) # (!\nelson|y[2][3]~regout\ & ((!\nelson|y[3][2]~579\) # (!\nelson|Mult0|auto_generated|w254w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][3]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(3),
	datad => VCC,
	cin => \nelson|y[3][2]~579\,
	combout => \nelson|y[3][3]~580_combout\,
	cout => \nelson|y[3][3]~581\);

-- Location: LCCOMB_X41_Y18_N16
\nelson|y[3][4]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][4]~582_combout\ = ((\nelson|y[2][4]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(4) $ (!\nelson|y[3][3]~581\)))) # (GND)
-- \nelson|y[3][4]~583\ = CARRY((\nelson|y[2][4]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(4)) # (!\nelson|y[3][3]~581\))) # (!\nelson|y[2][4]~regout\ & (\nelson|Mult0|auto_generated|w254w\(4) & !\nelson|y[3][3]~581\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][4]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(4),
	datad => VCC,
	cin => \nelson|y[3][3]~581\,
	combout => \nelson|y[3][4]~582_combout\,
	cout => \nelson|y[3][4]~583\);

-- Location: LCCOMB_X41_Y18_N20
\nelson|y[3][6]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][6]~586_combout\ = ((\nelson|y[2][6]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(6) $ (!\nelson|y[3][5]~585\)))) # (GND)
-- \nelson|y[3][6]~587\ = CARRY((\nelson|y[2][6]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(6)) # (!\nelson|y[3][5]~585\))) # (!\nelson|y[2][6]~regout\ & (\nelson|Mult0|auto_generated|w254w\(6) & !\nelson|y[3][5]~585\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][6]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(6),
	datad => VCC,
	cin => \nelson|y[3][5]~585\,
	combout => \nelson|y[3][6]~586_combout\,
	cout => \nelson|y[3][6]~587\);

-- Location: LCCOMB_X41_Y18_N22
\nelson|y[3][7]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][7]~588_combout\ = (\nelson|y[2][7]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(7) & (\nelson|y[3][6]~587\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(7) & (!\nelson|y[3][6]~587\)))) # (!\nelson|y[2][7]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(7) & (!\nelson|y[3][6]~587\)) # (!\nelson|Mult0|auto_generated|w254w\(7) & ((\nelson|y[3][6]~587\) # (GND)))))
-- \nelson|y[3][7]~589\ = CARRY((\nelson|y[2][7]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(7) & !\nelson|y[3][6]~587\)) # (!\nelson|y[2][7]~regout\ & ((!\nelson|y[3][6]~587\) # (!\nelson|Mult0|auto_generated|w254w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][7]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(7),
	datad => VCC,
	cin => \nelson|y[3][6]~587\,
	combout => \nelson|y[3][7]~588_combout\,
	cout => \nelson|y[3][7]~589\);

-- Location: LCCOMB_X41_Y18_N24
\nelson|y[3][8]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][8]~590_combout\ = ((\nelson|Mult0|auto_generated|w254w\(8) $ (\nelson|y[2][8]~regout\ $ (!\nelson|y[3][7]~589\)))) # (GND)
-- \nelson|y[3][8]~591\ = CARRY((\nelson|Mult0|auto_generated|w254w\(8) & ((\nelson|y[2][8]~regout\) # (!\nelson|y[3][7]~589\))) # (!\nelson|Mult0|auto_generated|w254w\(8) & (\nelson|y[2][8]~regout\ & !\nelson|y[3][7]~589\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(8),
	datab => \nelson|y[2][8]~regout\,
	datad => VCC,
	cin => \nelson|y[3][7]~589\,
	combout => \nelson|y[3][8]~590_combout\,
	cout => \nelson|y[3][8]~591\);

-- Location: LCCOMB_X41_Y18_N26
\nelson|y[3][9]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][9]~592_combout\ = (\nelson|Mult0|auto_generated|w254w\(9) & ((\nelson|y[2][9]~regout\ & (\nelson|y[3][8]~591\ & VCC)) # (!\nelson|y[2][9]~regout\ & (!\nelson|y[3][8]~591\)))) # (!\nelson|Mult0|auto_generated|w254w\(9) & 
-- ((\nelson|y[2][9]~regout\ & (!\nelson|y[3][8]~591\)) # (!\nelson|y[2][9]~regout\ & ((\nelson|y[3][8]~591\) # (GND)))))
-- \nelson|y[3][9]~593\ = CARRY((\nelson|Mult0|auto_generated|w254w\(9) & (!\nelson|y[2][9]~regout\ & !\nelson|y[3][8]~591\)) # (!\nelson|Mult0|auto_generated|w254w\(9) & ((!\nelson|y[3][8]~591\) # (!\nelson|y[2][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(9),
	datab => \nelson|y[2][9]~regout\,
	datad => VCC,
	cin => \nelson|y[3][8]~591\,
	combout => \nelson|y[3][9]~592_combout\,
	cout => \nelson|y[3][9]~593\);

-- Location: LCCOMB_X41_Y17_N2
\nelson|y[3][13]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][13]~600_combout\ = (\nelson|y[2][13]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(13) & (\nelson|y[3][12]~599\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(13) & (!\nelson|y[3][12]~599\)))) # (!\nelson|y[2][13]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(13) & (!\nelson|y[3][12]~599\)) # (!\nelson|Mult0|auto_generated|w254w\(13) & ((\nelson|y[3][12]~599\) # (GND)))))
-- \nelson|y[3][13]~601\ = CARRY((\nelson|y[2][13]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(13) & !\nelson|y[3][12]~599\)) # (!\nelson|y[2][13]~regout\ & ((!\nelson|y[3][12]~599\) # (!\nelson|Mult0|auto_generated|w254w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][13]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(13),
	datad => VCC,
	cin => \nelson|y[3][12]~599\,
	combout => \nelson|y[3][13]~600_combout\,
	cout => \nelson|y[3][13]~601\);

-- Location: LCCOMB_X41_Y17_N4
\nelson|y[3][14]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][14]~602_combout\ = ((\nelson|y[2][14]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(14) $ (!\nelson|y[3][13]~601\)))) # (GND)
-- \nelson|y[3][14]~603\ = CARRY((\nelson|y[2][14]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(14)) # (!\nelson|y[3][13]~601\))) # (!\nelson|y[2][14]~regout\ & (\nelson|Mult0|auto_generated|w254w\(14) & !\nelson|y[3][13]~601\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][14]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(14),
	datad => VCC,
	cin => \nelson|y[3][13]~601\,
	combout => \nelson|y[3][14]~602_combout\,
	cout => \nelson|y[3][14]~603\);

-- Location: LCCOMB_X41_Y17_N6
\nelson|y[3][15]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][15]~604_combout\ = (\nelson|Mult0|auto_generated|w254w\(15) & ((\nelson|y[2][15]~regout\ & (\nelson|y[3][14]~603\ & VCC)) # (!\nelson|y[2][15]~regout\ & (!\nelson|y[3][14]~603\)))) # (!\nelson|Mult0|auto_generated|w254w\(15) & 
-- ((\nelson|y[2][15]~regout\ & (!\nelson|y[3][14]~603\)) # (!\nelson|y[2][15]~regout\ & ((\nelson|y[3][14]~603\) # (GND)))))
-- \nelson|y[3][15]~605\ = CARRY((\nelson|Mult0|auto_generated|w254w\(15) & (!\nelson|y[2][15]~regout\ & !\nelson|y[3][14]~603\)) # (!\nelson|Mult0|auto_generated|w254w\(15) & ((!\nelson|y[3][14]~603\) # (!\nelson|y[2][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(15),
	datab => \nelson|y[2][15]~regout\,
	datad => VCC,
	cin => \nelson|y[3][14]~603\,
	combout => \nelson|y[3][15]~604_combout\,
	cout => \nelson|y[3][15]~605\);

-- Location: LCCOMB_X41_Y17_N10
\nelson|y[3][17]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][17]~608_combout\ = (\nelson|Mult0|auto_generated|w254w\(17) & ((\nelson|y[2][17]~regout\ & (\nelson|y[3][16]~607\ & VCC)) # (!\nelson|y[2][17]~regout\ & (!\nelson|y[3][16]~607\)))) # (!\nelson|Mult0|auto_generated|w254w\(17) & 
-- ((\nelson|y[2][17]~regout\ & (!\nelson|y[3][16]~607\)) # (!\nelson|y[2][17]~regout\ & ((\nelson|y[3][16]~607\) # (GND)))))
-- \nelson|y[3][17]~609\ = CARRY((\nelson|Mult0|auto_generated|w254w\(17) & (!\nelson|y[2][17]~regout\ & !\nelson|y[3][16]~607\)) # (!\nelson|Mult0|auto_generated|w254w\(17) & ((!\nelson|y[3][16]~607\) # (!\nelson|y[2][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(17),
	datab => \nelson|y[2][17]~regout\,
	datad => VCC,
	cin => \nelson|y[3][16]~607\,
	combout => \nelson|y[3][17]~608_combout\,
	cout => \nelson|y[3][17]~609\);

-- Location: LCCOMB_X41_Y17_N12
\nelson|y[3][18]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][18]~610_combout\ = ((\nelson|y[2][18]~regout\ $ (\nelson|Mult0|auto_generated|op_1~0_combout\ $ (!\nelson|y[3][17]~609\)))) # (GND)
-- \nelson|y[3][18]~611\ = CARRY((\nelson|y[2][18]~regout\ & ((\nelson|Mult0|auto_generated|op_1~0_combout\) # (!\nelson|y[3][17]~609\))) # (!\nelson|y[2][18]~regout\ & (\nelson|Mult0|auto_generated|op_1~0_combout\ & !\nelson|y[3][17]~609\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][18]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[3][17]~609\,
	combout => \nelson|y[3][18]~610_combout\,
	cout => \nelson|y[3][18]~611\);

-- Location: LCCOMB_X41_Y17_N16
\nelson|y[3][20]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][20]~614_combout\ = ((\nelson|Mult0|auto_generated|op_1~4_combout\ $ (\nelson|y[2][20]~regout\ $ (!\nelson|y[3][19]~613\)))) # (GND)
-- \nelson|y[3][20]~615\ = CARRY((\nelson|Mult0|auto_generated|op_1~4_combout\ & ((\nelson|y[2][20]~regout\) # (!\nelson|y[3][19]~613\))) # (!\nelson|Mult0|auto_generated|op_1~4_combout\ & (\nelson|y[2][20]~regout\ & !\nelson|y[3][19]~613\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~4_combout\,
	datab => \nelson|y[2][20]~regout\,
	datad => VCC,
	cin => \nelson|y[3][19]~613\,
	combout => \nelson|y[3][20]~614_combout\,
	cout => \nelson|y[3][20]~615\);

-- Location: LCCOMB_X41_Y17_N22
\nelson|y[3][23]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][23]~620_combout\ = (\nelson|y[2][23]~regout\ & ((\nelson|Mult0|auto_generated|op_1~10_combout\ & (\nelson|y[3][22]~619\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~10_combout\ & (!\nelson|y[3][22]~619\)))) # (!\nelson|y[2][23]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~10_combout\ & (!\nelson|y[3][22]~619\)) # (!\nelson|Mult0|auto_generated|op_1~10_combout\ & ((\nelson|y[3][22]~619\) # (GND)))))
-- \nelson|y[3][23]~621\ = CARRY((\nelson|y[2][23]~regout\ & (!\nelson|Mult0|auto_generated|op_1~10_combout\ & !\nelson|y[3][22]~619\)) # (!\nelson|y[2][23]~regout\ & ((!\nelson|y[3][22]~619\) # (!\nelson|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][23]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \nelson|y[3][22]~619\,
	combout => \nelson|y[3][23]~620_combout\,
	cout => \nelson|y[3][23]~621\);

-- Location: LCCOMB_X41_Y17_N26
\nelson|y[3][25]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][25]~624_combout\ = (\nelson|y[2][25]~regout\ & ((\nelson|Mult0|auto_generated|op_1~14_combout\ & (\nelson|y[3][24]~623\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~14_combout\ & (!\nelson|y[3][24]~623\)))) # (!\nelson|y[2][25]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~14_combout\ & (!\nelson|y[3][24]~623\)) # (!\nelson|Mult0|auto_generated|op_1~14_combout\ & ((\nelson|y[3][24]~623\) # (GND)))))
-- \nelson|y[3][25]~625\ = CARRY((\nelson|y[2][25]~regout\ & (!\nelson|Mult0|auto_generated|op_1~14_combout\ & !\nelson|y[3][24]~623\)) # (!\nelson|y[2][25]~regout\ & ((!\nelson|y[3][24]~623\) # (!\nelson|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][25]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[3][24]~623\,
	combout => \nelson|y[3][25]~624_combout\,
	cout => \nelson|y[3][25]~625\);

-- Location: LCCOMB_X41_Y17_N30
\nelson|y[3][27]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][27]~628_combout\ = (\nelson|y[2][27]~regout\ & ((\nelson|Mult0|auto_generated|op_1~18_combout\ & (\nelson|y[3][26]~627\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~18_combout\ & (!\nelson|y[3][26]~627\)))) # (!\nelson|y[2][27]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~18_combout\ & (!\nelson|y[3][26]~627\)) # (!\nelson|Mult0|auto_generated|op_1~18_combout\ & ((\nelson|y[3][26]~627\) # (GND)))))
-- \nelson|y[3][27]~629\ = CARRY((\nelson|y[2][27]~regout\ & (!\nelson|Mult0|auto_generated|op_1~18_combout\ & !\nelson|y[3][26]~627\)) # (!\nelson|y[2][27]~regout\ & ((!\nelson|y[3][26]~627\) # (!\nelson|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][27]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \nelson|y[3][26]~627\,
	combout => \nelson|y[3][27]~628_combout\,
	cout => \nelson|y[3][27]~629\);

-- Location: LCCOMB_X41_Y16_N2
\nelson|y[3][29]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][29]~632_combout\ = (\nelson|Mult0|auto_generated|op_1~22_combout\ & ((\nelson|y[2][29]~regout\ & (\nelson|y[3][28]~631\ & VCC)) # (!\nelson|y[2][29]~regout\ & (!\nelson|y[3][28]~631\)))) # (!\nelson|Mult0|auto_generated|op_1~22_combout\ & 
-- ((\nelson|y[2][29]~regout\ & (!\nelson|y[3][28]~631\)) # (!\nelson|y[2][29]~regout\ & ((\nelson|y[3][28]~631\) # (GND)))))
-- \nelson|y[3][29]~633\ = CARRY((\nelson|Mult0|auto_generated|op_1~22_combout\ & (!\nelson|y[2][29]~regout\ & !\nelson|y[3][28]~631\)) # (!\nelson|Mult0|auto_generated|op_1~22_combout\ & ((!\nelson|y[3][28]~631\) # (!\nelson|y[2][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~22_combout\,
	datab => \nelson|y[2][29]~regout\,
	datad => VCC,
	cin => \nelson|y[3][28]~631\,
	combout => \nelson|y[3][29]~632_combout\,
	cout => \nelson|y[3][29]~633\);

-- Location: LCCOMB_X41_Y16_N4
\nelson|y[3][30]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][30]~634_combout\ = ((\nelson|y[2][30]~regout\ $ (\nelson|Mult0|auto_generated|op_1~24_combout\ $ (!\nelson|y[3][29]~633\)))) # (GND)
-- \nelson|y[3][30]~635\ = CARRY((\nelson|y[2][30]~regout\ & ((\nelson|Mult0|auto_generated|op_1~24_combout\) # (!\nelson|y[3][29]~633\))) # (!\nelson|y[2][30]~regout\ & (\nelson|Mult0|auto_generated|op_1~24_combout\ & !\nelson|y[3][29]~633\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][30]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \nelson|y[3][29]~633\,
	combout => \nelson|y[3][30]~634_combout\,
	cout => \nelson|y[3][30]~635\);

-- Location: LCCOMB_X41_Y16_N6
\nelson|y[3][31]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][31]~636_combout\ = (\nelson|Mult0|auto_generated|op_1~26_combout\ & ((\nelson|y[2][31]~regout\ & (\nelson|y[3][30]~635\ & VCC)) # (!\nelson|y[2][31]~regout\ & (!\nelson|y[3][30]~635\)))) # (!\nelson|Mult0|auto_generated|op_1~26_combout\ & 
-- ((\nelson|y[2][31]~regout\ & (!\nelson|y[3][30]~635\)) # (!\nelson|y[2][31]~regout\ & ((\nelson|y[3][30]~635\) # (GND)))))
-- \nelson|y[3][31]~637\ = CARRY((\nelson|Mult0|auto_generated|op_1~26_combout\ & (!\nelson|y[2][31]~regout\ & !\nelson|y[3][30]~635\)) # (!\nelson|Mult0|auto_generated|op_1~26_combout\ & ((!\nelson|y[3][30]~635\) # (!\nelson|y[2][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~26_combout\,
	datab => \nelson|y[2][31]~regout\,
	datad => VCC,
	cin => \nelson|y[3][30]~635\,
	combout => \nelson|y[3][31]~636_combout\,
	cout => \nelson|y[3][31]~637\);

-- Location: LCCOMB_X41_Y16_N10
\nelson|y[3][33]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][33]~640_combout\ = (\nelson|y[2][33]~regout\ & ((\nelson|Mult0|auto_generated|op_1~30_combout\ & (\nelson|y[3][32]~639\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~30_combout\ & (!\nelson|y[3][32]~639\)))) # (!\nelson|y[2][33]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~30_combout\ & (!\nelson|y[3][32]~639\)) # (!\nelson|Mult0|auto_generated|op_1~30_combout\ & ((\nelson|y[3][32]~639\) # (GND)))))
-- \nelson|y[3][33]~641\ = CARRY((\nelson|y[2][33]~regout\ & (!\nelson|Mult0|auto_generated|op_1~30_combout\ & !\nelson|y[3][32]~639\)) # (!\nelson|y[2][33]~regout\ & ((!\nelson|y[3][32]~639\) # (!\nelson|Mult0|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][33]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[3][32]~639\,
	combout => \nelson|y[3][33]~640_combout\,
	cout => \nelson|y[3][33]~641\);

-- Location: LCCOMB_X41_Y16_N16
\nelson|y[3][36]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][36]~646_combout\ = ((\nelson|Mult0|auto_generated|op_1~36_combout\ $ (\nelson|y[2][36]~regout\ $ (!\nelson|y[3][35]~645\)))) # (GND)
-- \nelson|y[3][36]~647\ = CARRY((\nelson|Mult0|auto_generated|op_1~36_combout\ & ((\nelson|y[2][36]~regout\) # (!\nelson|y[3][35]~645\))) # (!\nelson|Mult0|auto_generated|op_1~36_combout\ & (\nelson|y[2][36]~regout\ & !\nelson|y[3][35]~645\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~36_combout\,
	datab => \nelson|y[2][36]~regout\,
	datad => VCC,
	cin => \nelson|y[3][35]~645\,
	combout => \nelson|y[3][36]~646_combout\,
	cout => \nelson|y[3][36]~647\);

-- Location: LCCOMB_X41_Y16_N18
\nelson|y[3][37]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][37]~648_combout\ = (\nelson|y[2][37]~regout\ & ((\nelson|Mult0|auto_generated|op_1~38_combout\ & (\nelson|y[3][36]~647\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~38_combout\ & (!\nelson|y[3][36]~647\)))) # (!\nelson|y[2][37]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~38_combout\ & (!\nelson|y[3][36]~647\)) # (!\nelson|Mult0|auto_generated|op_1~38_combout\ & ((\nelson|y[3][36]~647\) # (GND)))))
-- \nelson|y[3][37]~649\ = CARRY((\nelson|y[2][37]~regout\ & (!\nelson|Mult0|auto_generated|op_1~38_combout\ & !\nelson|y[3][36]~647\)) # (!\nelson|y[2][37]~regout\ & ((!\nelson|y[3][36]~647\) # (!\nelson|Mult0|auto_generated|op_1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][37]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \nelson|y[3][36]~647\,
	combout => \nelson|y[3][37]~648_combout\,
	cout => \nelson|y[3][37]~649\);

-- Location: LCCOMB_X41_Y16_N20
\nelson|y[3][38]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][38]~650_combout\ = ((\nelson|y[2][38]~regout\ $ (\nelson|Mult0|auto_generated|op_1~40_combout\ $ (!\nelson|y[3][37]~649\)))) # (GND)
-- \nelson|y[3][38]~651\ = CARRY((\nelson|y[2][38]~regout\ & ((\nelson|Mult0|auto_generated|op_1~40_combout\) # (!\nelson|y[3][37]~649\))) # (!\nelson|y[2][38]~regout\ & (\nelson|Mult0|auto_generated|op_1~40_combout\ & !\nelson|y[3][37]~649\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][38]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \nelson|y[3][37]~649\,
	combout => \nelson|y[3][38]~650_combout\,
	cout => \nelson|y[3][38]~651\);

-- Location: LCCOMB_X41_Y16_N22
\nelson|y[3][39]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][39]~652_combout\ = \nelson|Mult0|auto_generated|op_1~42_combout\ $ (\nelson|y[2][39]~regout\ $ (\nelson|y[3][38]~651\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~42_combout\,
	datab => \nelson|y[2][39]~regout\,
	cin => \nelson|y[3][38]~651\,
	combout => \nelson|y[3][39]~652_combout\);

-- Location: LCCOMB_X27_Y17_N8
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & ((GND) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\ $ 
-- (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\);

-- Location: LCCOMB_X27_Y17_N10
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\ & 
-- VCC)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\))
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13\ = CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & !\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~11\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~12_combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13\);

-- Location: LCCOMB_X27_Y17_N12
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout\ = \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4),
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[3]~13\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[4]~14_combout\);

-- Location: LCFF_X25_Y19_N23
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23));

-- Location: LCCOMB_X25_Y19_N24
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(23),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[24]~8_combout\);

-- Location: LCFF_X38_Y13_N19
\nelson|y[1][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][39]~800_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][39]~regout\);

-- Location: LCFF_X38_Y13_N17
\nelson|y[1][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][36]~798_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][36]~regout\);

-- Location: LCFF_X38_Y13_N7
\nelson|y[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][31]~788_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][31]~regout\);

-- Location: LCFF_X38_Y13_N5
\nelson|y[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][30]~786_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][30]~regout\);

-- Location: LCFF_X38_Y14_N29
\nelson|y[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][26]~778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][26]~regout\);

-- Location: LCFF_X38_Y14_N27
\nelson|y[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][25]~776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][25]~regout\);

-- Location: LCFF_X38_Y14_N25
\nelson|y[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][24]~774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][24]~regout\);

-- Location: LCFF_X38_Y14_N19
\nelson|y[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][21]~768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][21]~regout\);

-- Location: LCFF_X38_Y14_N17
\nelson|y[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][20]~766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][20]~regout\);

-- Location: LCFF_X38_Y14_N13
\nelson|y[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][18]~762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][18]~regout\);

-- Location: LCFF_X38_Y14_N9
\nelson|y[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][16]~758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][16]~regout\);

-- Location: LCFF_X38_Y14_N7
\nelson|y[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][15]~756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][15]~regout\);

-- Location: LCFF_X38_Y14_N5
\nelson|y[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][14]~754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][14]~regout\);

-- Location: LCFF_X38_Y14_N3
\nelson|y[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][13]~752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][13]~regout\);

-- Location: LCFF_X38_Y14_N1
\nelson|y[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][12]~750_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][12]~regout\);

-- Location: LCFF_X38_Y15_N31
\nelson|y[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][11]~748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][11]~regout\);

-- Location: LCFF_X38_Y15_N29
\nelson|y[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][10]~746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][10]~regout\);

-- Location: LCFF_X38_Y15_N21
\nelson|y[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][6]~738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][6]~regout\);

-- Location: LCFF_X38_Y15_N17
\nelson|y[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][4]~734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][4]~regout\);

-- Location: LCCOMB_X38_Y18_N12
\nelson|y[2][2]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][2]~656_combout\ = (\nelson|Mult1|auto_generated|w248w\(2) & ((\nelson|y[1][2]~regout\ & (\nelson|y[2][1]~655\ & VCC)) # (!\nelson|y[1][2]~regout\ & (!\nelson|y[2][1]~655\)))) # (!\nelson|Mult1|auto_generated|w248w\(2) & 
-- ((\nelson|y[1][2]~regout\ & (!\nelson|y[2][1]~655\)) # (!\nelson|y[1][2]~regout\ & ((\nelson|y[2][1]~655\) # (GND)))))
-- \nelson|y[2][2]~657\ = CARRY((\nelson|Mult1|auto_generated|w248w\(2) & (!\nelson|y[1][2]~regout\ & !\nelson|y[2][1]~655\)) # (!\nelson|Mult1|auto_generated|w248w\(2) & ((!\nelson|y[2][1]~655\) # (!\nelson|y[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(2),
	datab => \nelson|y[1][2]~regout\,
	datad => VCC,
	cin => \nelson|y[2][1]~655\,
	combout => \nelson|y[2][2]~656_combout\,
	cout => \nelson|y[2][2]~657\);

-- Location: LCCOMB_X38_Y18_N14
\nelson|y[2][3]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][3]~658_combout\ = ((\nelson|Mult1|auto_generated|w248w\(3) $ (\nelson|y[1][3]~regout\ $ (!\nelson|y[2][2]~657\)))) # (GND)
-- \nelson|y[2][3]~659\ = CARRY((\nelson|Mult1|auto_generated|w248w\(3) & ((\nelson|y[1][3]~regout\) # (!\nelson|y[2][2]~657\))) # (!\nelson|Mult1|auto_generated|w248w\(3) & (\nelson|y[1][3]~regout\ & !\nelson|y[2][2]~657\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(3),
	datab => \nelson|y[1][3]~regout\,
	datad => VCC,
	cin => \nelson|y[2][2]~657\,
	combout => \nelson|y[2][3]~658_combout\,
	cout => \nelson|y[2][3]~659\);

-- Location: LCCOMB_X38_Y18_N16
\nelson|y[2][4]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][4]~660_combout\ = (\nelson|y[1][4]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(4) & (\nelson|y[2][3]~659\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(4) & (!\nelson|y[2][3]~659\)))) # (!\nelson|y[1][4]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(4) & (!\nelson|y[2][3]~659\)) # (!\nelson|Mult1|auto_generated|w248w\(4) & ((\nelson|y[2][3]~659\) # (GND)))))
-- \nelson|y[2][4]~661\ = CARRY((\nelson|y[1][4]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(4) & !\nelson|y[2][3]~659\)) # (!\nelson|y[1][4]~regout\ & ((!\nelson|y[2][3]~659\) # (!\nelson|Mult1|auto_generated|w248w\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][4]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(4),
	datad => VCC,
	cin => \nelson|y[2][3]~659\,
	combout => \nelson|y[2][4]~660_combout\,
	cout => \nelson|y[2][4]~661\);

-- Location: LCCOMB_X38_Y18_N20
\nelson|y[2][6]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][6]~664_combout\ = (\nelson|y[1][6]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(6) & (\nelson|y[2][5]~663\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(6) & (!\nelson|y[2][5]~663\)))) # (!\nelson|y[1][6]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(6) & (!\nelson|y[2][5]~663\)) # (!\nelson|Mult1|auto_generated|w248w\(6) & ((\nelson|y[2][5]~663\) # (GND)))))
-- \nelson|y[2][6]~665\ = CARRY((\nelson|y[1][6]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(6) & !\nelson|y[2][5]~663\)) # (!\nelson|y[1][6]~regout\ & ((!\nelson|y[2][5]~663\) # (!\nelson|Mult1|auto_generated|w248w\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][6]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(6),
	datad => VCC,
	cin => \nelson|y[2][5]~663\,
	combout => \nelson|y[2][6]~664_combout\,
	cout => \nelson|y[2][6]~665\);

-- Location: LCCOMB_X38_Y18_N22
\nelson|y[2][7]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][7]~666_combout\ = ((\nelson|Mult1|auto_generated|w248w\(7) $ (\nelson|y[1][7]~regout\ $ (!\nelson|y[2][6]~665\)))) # (GND)
-- \nelson|y[2][7]~667\ = CARRY((\nelson|Mult1|auto_generated|w248w\(7) & ((\nelson|y[1][7]~regout\) # (!\nelson|y[2][6]~665\))) # (!\nelson|Mult1|auto_generated|w248w\(7) & (\nelson|y[1][7]~regout\ & !\nelson|y[2][6]~665\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(7),
	datab => \nelson|y[1][7]~regout\,
	datad => VCC,
	cin => \nelson|y[2][6]~665\,
	combout => \nelson|y[2][7]~666_combout\,
	cout => \nelson|y[2][7]~667\);

-- Location: LCCOMB_X38_Y18_N28
\nelson|y[2][10]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][10]~672_combout\ = (\nelson|y[1][10]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(10) & (\nelson|y[2][9]~671\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(10) & (!\nelson|y[2][9]~671\)))) # (!\nelson|y[1][10]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(10) & (!\nelson|y[2][9]~671\)) # (!\nelson|Mult1|auto_generated|w248w\(10) & ((\nelson|y[2][9]~671\) # (GND)))))
-- \nelson|y[2][10]~673\ = CARRY((\nelson|y[1][10]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(10) & !\nelson|y[2][9]~671\)) # (!\nelson|y[1][10]~regout\ & ((!\nelson|y[2][9]~671\) # (!\nelson|Mult1|auto_generated|w248w\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][10]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(10),
	datad => VCC,
	cin => \nelson|y[2][9]~671\,
	combout => \nelson|y[2][10]~672_combout\,
	cout => \nelson|y[2][10]~673\);

-- Location: LCCOMB_X38_Y17_N0
\nelson|y[2][12]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][12]~676_combout\ = (\nelson|y[1][12]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(12) & (\nelson|y[2][11]~675\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(12) & (!\nelson|y[2][11]~675\)))) # (!\nelson|y[1][12]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(12) & (!\nelson|y[2][11]~675\)) # (!\nelson|Mult1|auto_generated|w248w\(12) & ((\nelson|y[2][11]~675\) # (GND)))))
-- \nelson|y[2][12]~677\ = CARRY((\nelson|y[1][12]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(12) & !\nelson|y[2][11]~675\)) # (!\nelson|y[1][12]~regout\ & ((!\nelson|y[2][11]~675\) # (!\nelson|Mult1|auto_generated|w248w\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][12]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(12),
	datad => VCC,
	cin => \nelson|y[2][11]~675\,
	combout => \nelson|y[2][12]~676_combout\,
	cout => \nelson|y[2][12]~677\);

-- Location: LCCOMB_X38_Y17_N2
\nelson|y[2][13]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][13]~678_combout\ = ((\nelson|y[1][13]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(13) $ (!\nelson|y[2][12]~677\)))) # (GND)
-- \nelson|y[2][13]~679\ = CARRY((\nelson|y[1][13]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(13)) # (!\nelson|y[2][12]~677\))) # (!\nelson|y[1][13]~regout\ & (\nelson|Mult1|auto_generated|w248w\(13) & !\nelson|y[2][12]~677\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][13]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(13),
	datad => VCC,
	cin => \nelson|y[2][12]~677\,
	combout => \nelson|y[2][13]~678_combout\,
	cout => \nelson|y[2][13]~679\);

-- Location: LCCOMB_X38_Y17_N4
\nelson|y[2][14]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][14]~680_combout\ = (\nelson|y[1][14]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(14) & (\nelson|y[2][13]~679\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(14) & (!\nelson|y[2][13]~679\)))) # (!\nelson|y[1][14]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(14) & (!\nelson|y[2][13]~679\)) # (!\nelson|Mult1|auto_generated|w248w\(14) & ((\nelson|y[2][13]~679\) # (GND)))))
-- \nelson|y[2][14]~681\ = CARRY((\nelson|y[1][14]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(14) & !\nelson|y[2][13]~679\)) # (!\nelson|y[1][14]~regout\ & ((!\nelson|y[2][13]~679\) # (!\nelson|Mult1|auto_generated|w248w\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][14]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(14),
	datad => VCC,
	cin => \nelson|y[2][13]~679\,
	combout => \nelson|y[2][14]~680_combout\,
	cout => \nelson|y[2][14]~681\);

-- Location: LCCOMB_X38_Y17_N8
\nelson|y[2][16]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][16]~684_combout\ = (\nelson|y[1][16]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(16) & (\nelson|y[2][15]~683\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(16) & (!\nelson|y[2][15]~683\)))) # (!\nelson|y[1][16]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(16) & (!\nelson|y[2][15]~683\)) # (!\nelson|Mult1|auto_generated|w248w\(16) & ((\nelson|y[2][15]~683\) # (GND)))))
-- \nelson|y[2][16]~685\ = CARRY((\nelson|y[1][16]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(16) & !\nelson|y[2][15]~683\)) # (!\nelson|y[1][16]~regout\ & ((!\nelson|y[2][15]~683\) # (!\nelson|Mult1|auto_generated|w248w\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][16]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(16),
	datad => VCC,
	cin => \nelson|y[2][15]~683\,
	combout => \nelson|y[2][16]~684_combout\,
	cout => \nelson|y[2][16]~685\);

-- Location: LCCOMB_X38_Y17_N12
\nelson|y[2][18]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][18]~688_combout\ = (\nelson|y[1][18]~regout\ & ((\nelson|Mult1|auto_generated|op_1~0_combout\ & (\nelson|y[2][17]~687\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~0_combout\ & (!\nelson|y[2][17]~687\)))) # (!\nelson|y[1][18]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~0_combout\ & (!\nelson|y[2][17]~687\)) # (!\nelson|Mult1|auto_generated|op_1~0_combout\ & ((\nelson|y[2][17]~687\) # (GND)))))
-- \nelson|y[2][18]~689\ = CARRY((\nelson|y[1][18]~regout\ & (!\nelson|Mult1|auto_generated|op_1~0_combout\ & !\nelson|y[2][17]~687\)) # (!\nelson|y[1][18]~regout\ & ((!\nelson|y[2][17]~687\) # (!\nelson|Mult1|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][18]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[2][17]~687\,
	combout => \nelson|y[2][18]~688_combout\,
	cout => \nelson|y[2][18]~689\);

-- Location: LCCOMB_X38_Y17_N22
\nelson|y[2][23]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][23]~698_combout\ = ((\nelson|Mult1|auto_generated|op_1~10_combout\ $ (\nelson|y[1][23]~regout\ $ (!\nelson|y[2][22]~697\)))) # (GND)
-- \nelson|y[2][23]~699\ = CARRY((\nelson|Mult1|auto_generated|op_1~10_combout\ & ((\nelson|y[1][23]~regout\) # (!\nelson|y[2][22]~697\))) # (!\nelson|Mult1|auto_generated|op_1~10_combout\ & (\nelson|y[1][23]~regout\ & !\nelson|y[2][22]~697\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~10_combout\,
	datab => \nelson|y[1][23]~regout\,
	datad => VCC,
	cin => \nelson|y[2][22]~697\,
	combout => \nelson|y[2][23]~698_combout\,
	cout => \nelson|y[2][23]~699\);

-- Location: LCCOMB_X38_Y17_N24
\nelson|y[2][24]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][24]~700_combout\ = (\nelson|y[1][24]~regout\ & ((\nelson|Mult1|auto_generated|op_1~12_combout\ & (\nelson|y[2][23]~699\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~12_combout\ & (!\nelson|y[2][23]~699\)))) # (!\nelson|y[1][24]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~12_combout\ & (!\nelson|y[2][23]~699\)) # (!\nelson|Mult1|auto_generated|op_1~12_combout\ & ((\nelson|y[2][23]~699\) # (GND)))))
-- \nelson|y[2][24]~701\ = CARRY((\nelson|y[1][24]~regout\ & (!\nelson|Mult1|auto_generated|op_1~12_combout\ & !\nelson|y[2][23]~699\)) # (!\nelson|y[1][24]~regout\ & ((!\nelson|y[2][23]~699\) # (!\nelson|Mult1|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][24]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \nelson|y[2][23]~699\,
	combout => \nelson|y[2][24]~700_combout\,
	cout => \nelson|y[2][24]~701\);

-- Location: LCCOMB_X38_Y17_N26
\nelson|y[2][25]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][25]~702_combout\ = ((\nelson|y[1][25]~regout\ $ (\nelson|Mult1|auto_generated|op_1~14_combout\ $ (!\nelson|y[2][24]~701\)))) # (GND)
-- \nelson|y[2][25]~703\ = CARRY((\nelson|y[1][25]~regout\ & ((\nelson|Mult1|auto_generated|op_1~14_combout\) # (!\nelson|y[2][24]~701\))) # (!\nelson|y[1][25]~regout\ & (\nelson|Mult1|auto_generated|op_1~14_combout\ & !\nelson|y[2][24]~701\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][25]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[2][24]~701\,
	combout => \nelson|y[2][25]~702_combout\,
	cout => \nelson|y[2][25]~703\);

-- Location: LCCOMB_X38_Y17_N30
\nelson|y[2][27]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][27]~706_combout\ = ((\nelson|Mult1|auto_generated|op_1~18_combout\ $ (\nelson|y[1][27]~regout\ $ (!\nelson|y[2][26]~705\)))) # (GND)
-- \nelson|y[2][27]~707\ = CARRY((\nelson|Mult1|auto_generated|op_1~18_combout\ & ((\nelson|y[1][27]~regout\) # (!\nelson|y[2][26]~705\))) # (!\nelson|Mult1|auto_generated|op_1~18_combout\ & (\nelson|y[1][27]~regout\ & !\nelson|y[2][26]~705\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~18_combout\,
	datab => \nelson|y[1][27]~regout\,
	datad => VCC,
	cin => \nelson|y[2][26]~705\,
	combout => \nelson|y[2][27]~706_combout\,
	cout => \nelson|y[2][27]~707\);

-- Location: LCCOMB_X38_Y16_N0
\nelson|y[2][28]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][28]~708_combout\ = (\nelson|Mult1|auto_generated|op_1~20_combout\ & ((\nelson|y[1][28]~regout\ & (\nelson|y[2][27]~707\ & VCC)) # (!\nelson|y[1][28]~regout\ & (!\nelson|y[2][27]~707\)))) # (!\nelson|Mult1|auto_generated|op_1~20_combout\ & 
-- ((\nelson|y[1][28]~regout\ & (!\nelson|y[2][27]~707\)) # (!\nelson|y[1][28]~regout\ & ((\nelson|y[2][27]~707\) # (GND)))))
-- \nelson|y[2][28]~709\ = CARRY((\nelson|Mult1|auto_generated|op_1~20_combout\ & (!\nelson|y[1][28]~regout\ & !\nelson|y[2][27]~707\)) # (!\nelson|Mult1|auto_generated|op_1~20_combout\ & ((!\nelson|y[2][27]~707\) # (!\nelson|y[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~20_combout\,
	datab => \nelson|y[1][28]~regout\,
	datad => VCC,
	cin => \nelson|y[2][27]~707\,
	combout => \nelson|y[2][28]~708_combout\,
	cout => \nelson|y[2][28]~709\);

-- Location: LCCOMB_X38_Y16_N4
\nelson|y[2][30]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][30]~712_combout\ = (\nelson|y[1][30]~regout\ & ((\nelson|Mult1|auto_generated|op_1~24_combout\ & (\nelson|y[2][29]~711\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~24_combout\ & (!\nelson|y[2][29]~711\)))) # (!\nelson|y[1][30]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~24_combout\ & (!\nelson|y[2][29]~711\)) # (!\nelson|Mult1|auto_generated|op_1~24_combout\ & ((\nelson|y[2][29]~711\) # (GND)))))
-- \nelson|y[2][30]~713\ = CARRY((\nelson|y[1][30]~regout\ & (!\nelson|Mult1|auto_generated|op_1~24_combout\ & !\nelson|y[2][29]~711\)) # (!\nelson|y[1][30]~regout\ & ((!\nelson|y[2][29]~711\) # (!\nelson|Mult1|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][30]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \nelson|y[2][29]~711\,
	combout => \nelson|y[2][30]~712_combout\,
	cout => \nelson|y[2][30]~713\);

-- Location: LCCOMB_X38_Y16_N8
\nelson|y[2][32]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][32]~716_combout\ = (\nelson|Mult1|auto_generated|op_1~28_combout\ & ((\nelson|y[1][32]~regout\ & (\nelson|y[2][31]~715\ & VCC)) # (!\nelson|y[1][32]~regout\ & (!\nelson|y[2][31]~715\)))) # (!\nelson|Mult1|auto_generated|op_1~28_combout\ & 
-- ((\nelson|y[1][32]~regout\ & (!\nelson|y[2][31]~715\)) # (!\nelson|y[1][32]~regout\ & ((\nelson|y[2][31]~715\) # (GND)))))
-- \nelson|y[2][32]~717\ = CARRY((\nelson|Mult1|auto_generated|op_1~28_combout\ & (!\nelson|y[1][32]~regout\ & !\nelson|y[2][31]~715\)) # (!\nelson|Mult1|auto_generated|op_1~28_combout\ & ((!\nelson|y[2][31]~715\) # (!\nelson|y[1][32]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~28_combout\,
	datab => \nelson|y[1][32]~regout\,
	datad => VCC,
	cin => \nelson|y[2][31]~715\,
	combout => \nelson|y[2][32]~716_combout\,
	cout => \nelson|y[2][32]~717\);

-- Location: LCCOMB_X38_Y16_N10
\nelson|y[2][33]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][33]~718_combout\ = ((\nelson|Mult1|auto_generated|op_1~30_combout\ $ (\nelson|y[1][33]~regout\ $ (!\nelson|y[2][32]~717\)))) # (GND)
-- \nelson|y[2][33]~719\ = CARRY((\nelson|Mult1|auto_generated|op_1~30_combout\ & ((\nelson|y[1][33]~regout\) # (!\nelson|y[2][32]~717\))) # (!\nelson|Mult1|auto_generated|op_1~30_combout\ & (\nelson|y[1][33]~regout\ & !\nelson|y[2][32]~717\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~30_combout\,
	datab => \nelson|y[1][33]~regout\,
	datad => VCC,
	cin => \nelson|y[2][32]~717\,
	combout => \nelson|y[2][33]~718_combout\,
	cout => \nelson|y[2][33]~719\);

-- Location: LCCOMB_X38_Y16_N16
\nelson|y[2][36]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][36]~724_combout\ = (\nelson|y[1][36]~regout\ & ((\nelson|Mult1|auto_generated|op_1~36_combout\ & (\nelson|y[2][35]~723\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~36_combout\ & (!\nelson|y[2][35]~723\)))) # (!\nelson|y[1][36]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~36_combout\ & (!\nelson|y[2][35]~723\)) # (!\nelson|Mult1|auto_generated|op_1~36_combout\ & ((\nelson|y[2][35]~723\) # (GND)))))
-- \nelson|y[2][36]~725\ = CARRY((\nelson|y[1][36]~regout\ & (!\nelson|Mult1|auto_generated|op_1~36_combout\ & !\nelson|y[2][35]~723\)) # (!\nelson|y[1][36]~regout\ & ((!\nelson|y[2][35]~723\) # (!\nelson|Mult1|auto_generated|op_1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][36]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[2][35]~723\,
	combout => \nelson|y[2][36]~724_combout\,
	cout => \nelson|y[2][36]~725\);

-- Location: LCCOMB_X38_Y16_N18
\nelson|y[2][37]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][37]~726_combout\ = ((\nelson|y[1][39]~regout\ $ (\nelson|Mult1|auto_generated|op_1~38_combout\ $ (!\nelson|y[2][36]~725\)))) # (GND)
-- \nelson|y[2][37]~727\ = CARRY((\nelson|y[1][39]~regout\ & ((\nelson|Mult1|auto_generated|op_1~38_combout\) # (!\nelson|y[2][36]~725\))) # (!\nelson|y[1][39]~regout\ & (\nelson|Mult1|auto_generated|op_1~38_combout\ & !\nelson|y[2][36]~725\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][39]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~38_combout\,
	datad => VCC,
	cin => \nelson|y[2][36]~725\,
	combout => \nelson|y[2][37]~726_combout\,
	cout => \nelson|y[2][37]~727\);

-- Location: LCCOMB_X38_Y16_N20
\nelson|y[2][38]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][38]~728_combout\ = (\nelson|y[1][39]~regout\ & ((\nelson|Mult1|auto_generated|op_1~40_combout\ & (\nelson|y[2][37]~727\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~40_combout\ & (!\nelson|y[2][37]~727\)))) # (!\nelson|y[1][39]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~40_combout\ & (!\nelson|y[2][37]~727\)) # (!\nelson|Mult1|auto_generated|op_1~40_combout\ & ((\nelson|y[2][37]~727\) # (GND)))))
-- \nelson|y[2][38]~729\ = CARRY((\nelson|y[1][39]~regout\ & (!\nelson|Mult1|auto_generated|op_1~40_combout\ & !\nelson|y[2][37]~727\)) # (!\nelson|y[1][39]~regout\ & ((!\nelson|y[2][37]~727\) # (!\nelson|Mult1|auto_generated|op_1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][39]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~40_combout\,
	datad => VCC,
	cin => \nelson|y[2][37]~727\,
	combout => \nelson|y[2][38]~728_combout\,
	cout => \nelson|y[2][38]~729\);

-- Location: LCCOMB_X38_Y16_N22
\nelson|y[2][39]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][39]~730_combout\ = \nelson|y[1][39]~regout\ $ (\nelson|y[2][38]~729\ $ (!\nelson|Mult1|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][39]~regout\,
	datad => \nelson|Mult1|auto_generated|op_1~40_combout\,
	cin => \nelson|y[2][38]~729\,
	combout => \nelson|y[2][39]~730_combout\);

-- Location: LCFF_X25_Y19_N29
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22));

-- Location: LCCOMB_X25_Y19_N22
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(22),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[23]~9_combout\);

-- Location: LCCOMB_X38_Y15_N16
\nelson|y[1][4]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][4]~734_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[0][4]~regout\ & (\nelson|y[1][3]~733\ & VCC)) # (!\nelson|y[0][4]~regout\ & 
-- (!\nelson|y[1][3]~733\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[0][4]~regout\ & (!\nelson|y[1][3]~733\)) # (!\nelson|y[0][4]~regout\ & ((\nelson|y[1][3]~733\) 
-- # (GND)))))
-- \nelson|y[1][4]~735\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[0][4]~regout\ & !\nelson|y[1][3]~733\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((!\nelson|y[1][3]~733\) # (!\nelson|y[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datab => \nelson|y[0][4]~regout\,
	datad => VCC,
	cin => \nelson|y[1][3]~733\,
	combout => \nelson|y[1][4]~734_combout\,
	cout => \nelson|y[1][4]~735\);

-- Location: LCCOMB_X38_Y15_N20
\nelson|y[1][6]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][6]~738_combout\ = (\nelson|y[0][6]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & (\nelson|y[1][5]~737\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & (!\nelson|y[1][5]~737\)))) # (!\nelson|y[0][6]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & (!\nelson|y[1][5]~737\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ((\nelson|y[1][5]~737\) # (GND)))))
-- \nelson|y[1][6]~739\ = CARRY((\nelson|y[0][6]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & !\nelson|y[1][5]~737\)) # (!\nelson|y[0][6]~regout\ & ((!\nelson|y[1][5]~737\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][6]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3),
	datad => VCC,
	cin => \nelson|y[1][5]~737\,
	combout => \nelson|y[1][6]~738_combout\,
	cout => \nelson|y[1][6]~739\);

-- Location: LCCOMB_X38_Y15_N28
\nelson|y[1][10]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][10]~746_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ((\nelson|y[0][10]~regout\ & (\nelson|y[1][9]~745\ & VCC)) # (!\nelson|y[0][10]~regout\ & 
-- (!\nelson|y[1][9]~745\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ((\nelson|y[0][10]~regout\ & (!\nelson|y[1][9]~745\)) # (!\nelson|y[0][10]~regout\ & 
-- ((\nelson|y[1][9]~745\) # (GND)))))
-- \nelson|y[1][10]~747\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & (!\nelson|y[0][10]~regout\ & !\nelson|y[1][9]~745\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ((!\nelson|y[1][9]~745\) # (!\nelson|y[0][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7),
	datab => \nelson|y[0][10]~regout\,
	datad => VCC,
	cin => \nelson|y[1][9]~745\,
	combout => \nelson|y[1][10]~746_combout\,
	cout => \nelson|y[1][10]~747\);

-- Location: LCCOMB_X38_Y15_N30
\nelson|y[1][11]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][11]~748_combout\ = ((\nelson|y[0][11]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) $ (!\nelson|y[1][10]~747\)))) # (GND)
-- \nelson|y[1][11]~749\ = CARRY((\nelson|y[0][11]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8)) # (!\nelson|y[1][10]~747\))) # (!\nelson|y[0][11]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) & !\nelson|y[1][10]~747\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][11]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8),
	datad => VCC,
	cin => \nelson|y[1][10]~747\,
	combout => \nelson|y[1][11]~748_combout\,
	cout => \nelson|y[1][11]~749\);

-- Location: LCCOMB_X38_Y14_N0
\nelson|y[1][12]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][12]~750_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((\nelson|y[0][12]~regout\ & (\nelson|y[1][11]~749\ & VCC)) # (!\nelson|y[0][12]~regout\ & 
-- (!\nelson|y[1][11]~749\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((\nelson|y[0][12]~regout\ & (!\nelson|y[1][11]~749\)) # (!\nelson|y[0][12]~regout\ & 
-- ((\nelson|y[1][11]~749\) # (GND)))))
-- \nelson|y[1][12]~751\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & (!\nelson|y[0][12]~regout\ & !\nelson|y[1][11]~749\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ((!\nelson|y[1][11]~749\) # (!\nelson|y[0][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9),
	datab => \nelson|y[0][12]~regout\,
	datad => VCC,
	cin => \nelson|y[1][11]~749\,
	combout => \nelson|y[1][12]~750_combout\,
	cout => \nelson|y[1][12]~751\);

-- Location: LCCOMB_X38_Y14_N2
\nelson|y[1][13]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][13]~752_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) $ (\nelson|y[0][13]~regout\ $ (!\nelson|y[1][12]~751\)))) # (GND)
-- \nelson|y[1][13]~753\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ((\nelson|y[0][13]~regout\) # (!\nelson|y[1][12]~751\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & (\nelson|y[0][13]~regout\ & !\nelson|y[1][12]~751\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10),
	datab => \nelson|y[0][13]~regout\,
	datad => VCC,
	cin => \nelson|y[1][12]~751\,
	combout => \nelson|y[1][13]~752_combout\,
	cout => \nelson|y[1][13]~753\);

-- Location: LCCOMB_X38_Y14_N4
\nelson|y[1][14]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][14]~754_combout\ = (\nelson|y[0][14]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (\nelson|y[1][13]~753\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (!\nelson|y[1][13]~753\)))) # (!\nelson|y[0][14]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & (!\nelson|y[1][13]~753\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ((\nelson|y[1][13]~753\) # (GND)))))
-- \nelson|y[1][14]~755\ = CARRY((\nelson|y[0][14]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & !\nelson|y[1][13]~753\)) # (!\nelson|y[0][14]~regout\ & 
-- ((!\nelson|y[1][13]~753\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][14]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11),
	datad => VCC,
	cin => \nelson|y[1][13]~753\,
	combout => \nelson|y[1][14]~754_combout\,
	cout => \nelson|y[1][14]~755\);

-- Location: LCCOMB_X38_Y14_N6
\nelson|y[1][15]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][15]~756_combout\ = ((\nelson|y[0][15]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) $ (!\nelson|y[1][14]~755\)))) # (GND)
-- \nelson|y[1][15]~757\ = CARRY((\nelson|y[0][15]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12)) # (!\nelson|y[1][14]~755\))) # (!\nelson|y[0][15]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) & !\nelson|y[1][14]~755\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][15]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12),
	datad => VCC,
	cin => \nelson|y[1][14]~755\,
	combout => \nelson|y[1][15]~756_combout\,
	cout => \nelson|y[1][15]~757\);

-- Location: LCCOMB_X38_Y14_N8
\nelson|y[1][16]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][16]~758_combout\ = (\nelson|y[0][16]~regout\ & ((\nelson|Mult2|auto_generated|w236w\(16) & (\nelson|y[1][15]~757\ & VCC)) # (!\nelson|Mult2|auto_generated|w236w\(16) & (!\nelson|y[1][15]~757\)))) # (!\nelson|y[0][16]~regout\ & 
-- ((\nelson|Mult2|auto_generated|w236w\(16) & (!\nelson|y[1][15]~757\)) # (!\nelson|Mult2|auto_generated|w236w\(16) & ((\nelson|y[1][15]~757\) # (GND)))))
-- \nelson|y[1][16]~759\ = CARRY((\nelson|y[0][16]~regout\ & (!\nelson|Mult2|auto_generated|w236w\(16) & !\nelson|y[1][15]~757\)) # (!\nelson|y[0][16]~regout\ & ((!\nelson|y[1][15]~757\) # (!\nelson|Mult2|auto_generated|w236w\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][16]~regout\,
	datab => \nelson|Mult2|auto_generated|w236w\(16),
	datad => VCC,
	cin => \nelson|y[1][15]~757\,
	combout => \nelson|y[1][16]~758_combout\,
	cout => \nelson|y[1][16]~759\);

-- Location: LCCOMB_X38_Y14_N12
\nelson|y[1][18]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][18]~762_combout\ = (\nelson|Mult2|auto_generated|op_1~0_combout\ & ((\nelson|y[0][18]~regout\ & (\nelson|y[1][17]~761\ & VCC)) # (!\nelson|y[0][18]~regout\ & (!\nelson|y[1][17]~761\)))) # (!\nelson|Mult2|auto_generated|op_1~0_combout\ & 
-- ((\nelson|y[0][18]~regout\ & (!\nelson|y[1][17]~761\)) # (!\nelson|y[0][18]~regout\ & ((\nelson|y[1][17]~761\) # (GND)))))
-- \nelson|y[1][18]~763\ = CARRY((\nelson|Mult2|auto_generated|op_1~0_combout\ & (!\nelson|y[0][18]~regout\ & !\nelson|y[1][17]~761\)) # (!\nelson|Mult2|auto_generated|op_1~0_combout\ & ((!\nelson|y[1][17]~761\) # (!\nelson|y[0][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~0_combout\,
	datab => \nelson|y[0][18]~regout\,
	datad => VCC,
	cin => \nelson|y[1][17]~761\,
	combout => \nelson|y[1][18]~762_combout\,
	cout => \nelson|y[1][18]~763\);

-- Location: LCCOMB_X38_Y14_N16
\nelson|y[1][20]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][20]~766_combout\ = (\nelson|y[0][20]~regout\ & ((\nelson|Mult2|auto_generated|op_1~4_combout\ & (\nelson|y[1][19]~765\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~4_combout\ & (!\nelson|y[1][19]~765\)))) # (!\nelson|y[0][20]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~4_combout\ & (!\nelson|y[1][19]~765\)) # (!\nelson|Mult2|auto_generated|op_1~4_combout\ & ((\nelson|y[1][19]~765\) # (GND)))))
-- \nelson|y[1][20]~767\ = CARRY((\nelson|y[0][20]~regout\ & (!\nelson|Mult2|auto_generated|op_1~4_combout\ & !\nelson|y[1][19]~765\)) # (!\nelson|y[0][20]~regout\ & ((!\nelson|y[1][19]~765\) # (!\nelson|Mult2|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][20]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \nelson|y[1][19]~765\,
	combout => \nelson|y[1][20]~766_combout\,
	cout => \nelson|y[1][20]~767\);

-- Location: LCCOMB_X38_Y14_N18
\nelson|y[1][21]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][21]~768_combout\ = ((\nelson|Mult2|auto_generated|op_1~6_combout\ $ (\nelson|y[0][21]~regout\ $ (!\nelson|y[1][20]~767\)))) # (GND)
-- \nelson|y[1][21]~769\ = CARRY((\nelson|Mult2|auto_generated|op_1~6_combout\ & ((\nelson|y[0][21]~regout\) # (!\nelson|y[1][20]~767\))) # (!\nelson|Mult2|auto_generated|op_1~6_combout\ & (\nelson|y[0][21]~regout\ & !\nelson|y[1][20]~767\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~6_combout\,
	datab => \nelson|y[0][21]~regout\,
	datad => VCC,
	cin => \nelson|y[1][20]~767\,
	combout => \nelson|y[1][21]~768_combout\,
	cout => \nelson|y[1][21]~769\);

-- Location: LCCOMB_X38_Y14_N24
\nelson|y[1][24]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][24]~774_combout\ = (\nelson|y[0][24]~regout\ & ((\nelson|Mult2|auto_generated|op_1~12_combout\ & (\nelson|y[1][23]~773\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~12_combout\ & (!\nelson|y[1][23]~773\)))) # (!\nelson|y[0][24]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~12_combout\ & (!\nelson|y[1][23]~773\)) # (!\nelson|Mult2|auto_generated|op_1~12_combout\ & ((\nelson|y[1][23]~773\) # (GND)))))
-- \nelson|y[1][24]~775\ = CARRY((\nelson|y[0][24]~regout\ & (!\nelson|Mult2|auto_generated|op_1~12_combout\ & !\nelson|y[1][23]~773\)) # (!\nelson|y[0][24]~regout\ & ((!\nelson|y[1][23]~773\) # (!\nelson|Mult2|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][24]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \nelson|y[1][23]~773\,
	combout => \nelson|y[1][24]~774_combout\,
	cout => \nelson|y[1][24]~775\);

-- Location: LCCOMB_X38_Y14_N26
\nelson|y[1][25]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][25]~776_combout\ = ((\nelson|y[0][25]~regout\ $ (\nelson|Mult2|auto_generated|op_1~14_combout\ $ (!\nelson|y[1][24]~775\)))) # (GND)
-- \nelson|y[1][25]~777\ = CARRY((\nelson|y[0][25]~regout\ & ((\nelson|Mult2|auto_generated|op_1~14_combout\) # (!\nelson|y[1][24]~775\))) # (!\nelson|y[0][25]~regout\ & (\nelson|Mult2|auto_generated|op_1~14_combout\ & !\nelson|y[1][24]~775\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][25]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[1][24]~775\,
	combout => \nelson|y[1][25]~776_combout\,
	cout => \nelson|y[1][25]~777\);

-- Location: LCCOMB_X38_Y14_N28
\nelson|y[1][26]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][26]~778_combout\ = (\nelson|Mult2|auto_generated|op_1~16_combout\ & ((\nelson|y[0][26]~regout\ & (\nelson|y[1][25]~777\ & VCC)) # (!\nelson|y[0][26]~regout\ & (!\nelson|y[1][25]~777\)))) # (!\nelson|Mult2|auto_generated|op_1~16_combout\ & 
-- ((\nelson|y[0][26]~regout\ & (!\nelson|y[1][25]~777\)) # (!\nelson|y[0][26]~regout\ & ((\nelson|y[1][25]~777\) # (GND)))))
-- \nelson|y[1][26]~779\ = CARRY((\nelson|Mult2|auto_generated|op_1~16_combout\ & (!\nelson|y[0][26]~regout\ & !\nelson|y[1][25]~777\)) # (!\nelson|Mult2|auto_generated|op_1~16_combout\ & ((!\nelson|y[1][25]~777\) # (!\nelson|y[0][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~16_combout\,
	datab => \nelson|y[0][26]~regout\,
	datad => VCC,
	cin => \nelson|y[1][25]~777\,
	combout => \nelson|y[1][26]~778_combout\,
	cout => \nelson|y[1][26]~779\);

-- Location: LCCOMB_X38_Y13_N4
\nelson|y[1][30]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][30]~786_combout\ = (\nelson|y[0][30]~regout\ & ((\nelson|Mult2|auto_generated|op_1~24_combout\ & (\nelson|y[1][29]~785\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~24_combout\ & (!\nelson|y[1][29]~785\)))) # (!\nelson|y[0][30]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~24_combout\ & (!\nelson|y[1][29]~785\)) # (!\nelson|Mult2|auto_generated|op_1~24_combout\ & ((\nelson|y[1][29]~785\) # (GND)))))
-- \nelson|y[1][30]~787\ = CARRY((\nelson|y[0][30]~regout\ & (!\nelson|Mult2|auto_generated|op_1~24_combout\ & !\nelson|y[1][29]~785\)) # (!\nelson|y[0][30]~regout\ & ((!\nelson|y[1][29]~785\) # (!\nelson|Mult2|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][30]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \nelson|y[1][29]~785\,
	combout => \nelson|y[1][30]~786_combout\,
	cout => \nelson|y[1][30]~787\);

-- Location: LCCOMB_X38_Y13_N6
\nelson|y[1][31]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][31]~788_combout\ = ((\nelson|Mult2|auto_generated|op_1~26_combout\ $ (\nelson|y[0][31]~regout\ $ (!\nelson|y[1][30]~787\)))) # (GND)
-- \nelson|y[1][31]~789\ = CARRY((\nelson|Mult2|auto_generated|op_1~26_combout\ & ((\nelson|y[0][31]~regout\) # (!\nelson|y[1][30]~787\))) # (!\nelson|Mult2|auto_generated|op_1~26_combout\ & (\nelson|y[0][31]~regout\ & !\nelson|y[1][30]~787\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~26_combout\,
	datab => \nelson|y[0][31]~regout\,
	datad => VCC,
	cin => \nelson|y[1][30]~787\,
	combout => \nelson|y[1][31]~788_combout\,
	cout => \nelson|y[1][31]~789\);

-- Location: LCCOMB_X38_Y13_N14
\nelson|y[1][35]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][35]~796_combout\ = ((\nelson|y[0][33]~regout\ $ (\nelson|Mult2|auto_generated|op_1~34_combout\ $ (!\nelson|y[1][34]~795\)))) # (GND)
-- \nelson|y[1][35]~797\ = CARRY((\nelson|y[0][33]~regout\ & ((\nelson|Mult2|auto_generated|op_1~34_combout\) # (!\nelson|y[1][34]~795\))) # (!\nelson|y[0][33]~regout\ & (\nelson|Mult2|auto_generated|op_1~34_combout\ & !\nelson|y[1][34]~795\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][33]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \nelson|y[1][34]~795\,
	combout => \nelson|y[1][35]~796_combout\,
	cout => \nelson|y[1][35]~797\);

-- Location: LCCOMB_X38_Y13_N16
\nelson|y[1][36]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][36]~798_combout\ = (\nelson|y[0][33]~regout\ & ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (\nelson|y[1][35]~797\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[1][35]~797\)))) # (!\nelson|y[0][33]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~36_combout\ & (!\nelson|y[1][35]~797\)) # (!\nelson|Mult2|auto_generated|op_1~36_combout\ & ((\nelson|y[1][35]~797\) # (GND)))))
-- \nelson|y[1][36]~799\ = CARRY((\nelson|y[0][33]~regout\ & (!\nelson|Mult2|auto_generated|op_1~36_combout\ & !\nelson|y[1][35]~797\)) # (!\nelson|y[0][33]~regout\ & ((!\nelson|y[1][35]~797\) # (!\nelson|Mult2|auto_generated|op_1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][33]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[1][35]~797\,
	combout => \nelson|y[1][36]~798_combout\,
	cout => \nelson|y[1][36]~799\);

-- Location: LCCOMB_X38_Y13_N18
\nelson|y[1][39]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][39]~800_combout\ = \nelson|y[0][33]~regout\ $ (\nelson|y[1][36]~799\ $ (!\nelson|Mult2|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][33]~regout\,
	datad => \nelson|Mult2|auto_generated|op_1~36_combout\,
	cin => \nelson|y[1][36]~799\,
	combout => \nelson|y[1][39]~800_combout\);

-- Location: LCFF_X25_Y19_N7
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21));

-- Location: LCCOMB_X25_Y19_N28
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(21),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[22]~10_combout\);

-- Location: LCFF_X27_Y18_N21
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20));

-- Location: LCCOMB_X25_Y19_N6
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(20),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[21]~11_combout\);

-- Location: LCFF_X27_Y18_N15
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19));

-- Location: LCCOMB_X27_Y18_N20
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(19),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[20]~12_combout\);

-- Location: LCFF_X27_Y18_N1
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18));

-- Location: LCCOMB_X27_Y18_N14
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(18),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[19]~13_combout\);

-- Location: LCFF_X27_Y18_N19
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17));

-- Location: LCCOMB_X27_Y18_N0
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(17),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[18]~14_combout\);

-- Location: LCFF_X27_Y18_N13
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16));

-- Location: LCCOMB_X27_Y18_N18
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(16),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[17]~15_combout\);

-- Location: LCFF_X27_Y18_N31
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15));

-- Location: LCCOMB_X27_Y18_N12
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(15),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[16]~16_combout\);

-- Location: LCFF_X27_Y18_N5
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14));

-- Location: LCCOMB_X27_Y18_N30
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(14),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[15]~17_combout\);

-- Location: LCFF_X27_Y18_N27
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13));

-- Location: LCCOMB_X27_Y18_N4
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(13),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[14]~18_combout\);

-- Location: LCFF_X27_Y18_N29
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12));

-- Location: LCCOMB_X27_Y18_N26
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(12),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[13]~19_combout\);

-- Location: LCFF_X27_Y19_N9
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11));

-- Location: LCCOMB_X27_Y18_N28
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(11),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[12]~20_combout\);

-- Location: LCFF_X27_Y19_N23
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10));

-- Location: LCCOMB_X27_Y19_N8
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(10),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[11]~21_combout\);

-- Location: LCFF_X27_Y19_N29
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9));

-- Location: LCCOMB_X27_Y19_N22
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(9),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[10]~22_combout\);

-- Location: LCFF_X27_Y19_N3
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8));

-- Location: LCCOMB_X27_Y19_N28
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(8),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[9]~23_combout\);

-- Location: LCFF_X27_Y19_N13
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7));

-- Location: LCCOMB_X27_Y19_N2
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(7),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[8]~24_combout\);

-- Location: LCFF_X27_Y19_N11
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6));

-- Location: LCCOMB_X27_Y19_N12
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(6),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[7]~25_combout\);

-- Location: LCFF_X27_Y19_N5
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5));

-- Location: LCCOMB_X27_Y19_N10
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(5),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[6]~26_combout\);

-- Location: LCFF_X27_Y19_N27
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4));

-- Location: LCCOMB_X27_Y19_N4
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(4),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[5]~27_combout\);

-- Location: LCFF_X27_Y19_N21
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3));

-- Location: LCCOMB_X27_Y19_N26
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[4]~28_combout\);

-- Location: LCFF_X27_Y19_N19
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2));

-- Location: LCCOMB_X27_Y19_N20
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(2),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[3]~29_combout\);

-- Location: LCCOMB_X27_Y19_N18
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[2]~30_combout\);

-- Location: M4K_X26_Y18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y19
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y16_N0
\my_delay_left|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Equal0~0_combout\ = (\my_delay_left|ADDR2\(13) & (\my_delay_left|ADDR2\(11) & (\my_delay_left|ADDR2\(10) & !\my_delay_left|ADDR2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(13),
	datab => \my_delay_left|ADDR2\(11),
	datac => \my_delay_left|ADDR2\(10),
	datad => \my_delay_left|ADDR2\(12),
	combout => \my_delay_left|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y29_N6
\avc|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan0~0_combout\ = (!\avc|mI2C_CLK_DIV\(5) & (!\avc|mI2C_CLK_DIV\(2) & (!\avc|mI2C_CLK_DIV\(3) & !\avc|mI2C_CLK_DIV\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(5),
	datab => \avc|mI2C_CLK_DIV\(2),
	datac => \avc|mI2C_CLK_DIV\(3),
	datad => \avc|mI2C_CLK_DIV\(4),
	combout => \avc|LessThan0~0_combout\);

-- Location: LCCOMB_X31_Y27_N12
\avc|u0|SCLK~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SCLK~2_combout\ = (\avc|u0|SD_COUNTER\(0) & (\avc|u0|SD[22]~0_combout\ $ (!\avc|u0|SCLK~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(0),
	datab => \avc|u0|SD[22]~0_combout\,
	datad => \avc|u0|SCLK~1_combout\,
	combout => \avc|u0|SCLK~2_combout\);

-- Location: LCFF_X27_Y18_N7
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\);

-- Location: LCFF_X28_Y19_N7
\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7));

-- Location: LCFF_X25_Y18_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCFF_X30_Y19_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCFF_X30_Y19_N21
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X28_Y20_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCFF_X28_Y19_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\);

-- Location: LCCOMB_X28_Y19_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\) # (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LCFF_X27_Y18_N23
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\);

-- Location: LCCOMB_X27_Y18_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\) # (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LCFF_X27_Y18_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\);

-- Location: LCCOMB_X27_Y18_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: LCCOMB_X27_Y18_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCCOMB_X27_Y18_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ & !\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: LCCOMB_X27_Y18_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\);

-- Location: LCCOMB_X27_Y18_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ & 
-- ((!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\);

-- Location: LCCOMB_X28_Y19_N6
\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout\ = (\KEY~combout\(0) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~1_combout\);

-- Location: LCCOMB_X28_Y27_N6
\avc|u0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~0_combout\ = (\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER\(1) & (\avc|u0|SD_COUNTER\(0) & \avc|u0|SD_COUNTER\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(1),
	datac => \avc|u0|SD_COUNTER\(0),
	datad => \avc|u0|SD_COUNTER\(3),
	combout => \avc|u0|Mux0~0_combout\);

-- Location: LCFF_X29_Y27_N21
\avc|u0|SD[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[9]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(9));

-- Location: LCFF_X29_Y27_N11
\avc|u0|SD[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(0),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(0));

-- Location: LCFF_X29_Y27_N7
\avc|u0|SD[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[4]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(4));

-- Location: LCFF_X29_Y27_N19
\avc|u0|SD[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[3]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(3));

-- Location: LCFF_X29_Y27_N25
\avc|u0|SD[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[6]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(6));

-- Location: LCFF_X29_Y27_N31
\avc|u0|SD[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(5),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(5));

-- Location: LCCOMB_X29_Y27_N30
\avc|u0|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~7_combout\ = (\avc|u0|SD_COUNTER\(3) & ((\avc|u0|SD_COUNTER\(0) & (\avc|u0|SD\(6))) # (!\avc|u0|SD_COUNTER\(0) & ((\avc|u0|SD\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(6),
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD\(5),
	datad => \avc|u0|SD_COUNTER\(0),
	combout => \avc|u0|Mux0~7_combout\);

-- Location: LCCOMB_X28_Y27_N10
\avc|u0|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~8_combout\ = (\avc|u0|Mux0~7_combout\) # ((!\avc|u0|SD_COUNTER\(3) & (!\avc|u0|SDO~regout\ & !\avc|u0|SD_COUNTER\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(3),
	datab => \avc|u0|SDO~regout\,
	datac => \avc|u0|SD_COUNTER\(0),
	datad => \avc|u0|Mux0~7_combout\,
	combout => \avc|u0|Mux0~8_combout\);

-- Location: LCFF_X29_Y27_N13
\avc|u0|SD[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[15]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(15));

-- Location: LCFF_X28_Y27_N25
\avc|u0|SD[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(12),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(12));

-- Location: LCFF_X28_Y27_N27
\avc|u0|SD[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(14),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(14));

-- Location: LCCOMB_X28_Y27_N26
\avc|u0|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~15_combout\ = (\avc|u0|SD_COUNTER\(3) & (!\avc|u0|SD\(22))) # (!\avc|u0|SD_COUNTER\(3) & ((\avc|u0|SD\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD\(22),
	datac => \avc|u0|SD\(14),
	datad => \avc|u0|SD_COUNTER\(3),
	combout => \avc|u0|Mux0~15_combout\);

-- Location: LCCOMB_X28_Y27_N24
\avc|u0|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~16_combout\ = (\avc|u0|SD_COUNTER\(1) & (((\avc|u0|Mux0~15_combout\)))) # (!\avc|u0|SD_COUNTER\(1) & (!\avc|u0|SD_COUNTER\(3) & (\avc|u0|SD\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(3),
	datab => \avc|u0|SD_COUNTER\(1),
	datac => \avc|u0|SD\(12),
	datad => \avc|u0|Mux0~15_combout\,
	combout => \avc|u0|Mux0~16_combout\);

-- Location: LCCOMB_X28_Y18_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LCFF_X30_Y17_N31
\my_delay_left|y_temp[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[30]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(30));

-- Location: LCFF_X30_Y17_N21
\my_delay_left|y_temp[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[29]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(29));

-- Location: LCFF_X30_Y17_N15
\my_delay_left|y_temp[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[28]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(28));

-- Location: LCFF_X33_Y13_N29
\my_delay_left|y_temp[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|y[7][30]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(22));

-- Location: LCFF_X32_Y17_N5
\my_delay_left|y_temp[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[19]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(19));

-- Location: LCFF_X29_Y17_N11
\my_delay_left|y_temp[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[16]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(16));

-- Location: LCFF_X30_Y14_N5
\my_delay_left|y_temp[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|y[7][22]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(14));

-- Location: LCFF_X30_Y18_N15
\my_delay_left|y_temp[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[13]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(13));

-- Location: LCFF_X30_Y18_N31
\my_delay_left|y_temp[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[10]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(10));

-- Location: LCFF_X30_Y18_N21
\my_delay_left|y_temp[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[8]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(8));

-- Location: LCFF_X30_Y18_N1
\my_delay_left|y_temp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[6]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(6));

-- Location: LCFF_X32_Y18_N7
\my_delay_left|y_temp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[5]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(5));

-- Location: LCFF_X33_Y18_N15
\my_delay_left|y_temp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[4]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(4));

-- Location: LCFF_X32_Y18_N3
\my_delay_left|y_temp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[2]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(2));

-- Location: LCFF_X33_Y18_N25
\my_delay_left|y_temp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[1]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(1));

-- Location: LCCOMB_X25_Y18_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: LCCOMB_X30_Y19_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: LCCOMB_X30_Y19_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: LCCOMB_X28_Y20_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X28_Y20_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) # 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)) # (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X28_Y20_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: LCCOMB_X28_Y20_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\))))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\);

-- Location: LCCOMB_X28_Y19_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~3_combout\);

-- Location: LCCOMB_X28_Y18_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) 
-- & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X28_Y18_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) 
-- # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)) # 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X28_Y18_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: LCCOMB_X28_Y18_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\))))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\))) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\);

-- Location: LCCOMB_X30_Y16_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LCCOMB_X28_Y16_N26
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\) # ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & 
-- \Audio_Controller|Audio_In_Deserializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LCCOMB_X25_Y16_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LCFF_X27_Y26_N17
\avc|mI2C_DATA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(9),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(9));

-- Location: LCFF_X32_Y26_N17
\avc|mI2C_DATA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(0),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(0));

-- Location: LCFF_X29_Y26_N13
\avc|mI2C_DATA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(4),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(4));

-- Location: LCFF_X27_Y26_N9
\avc|mI2C_DATA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(3),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(3));

-- Location: LCFF_X32_Y26_N5
\avc|mI2C_DATA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(6),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(6));

-- Location: LCFF_X31_Y26_N31
\avc|mI2C_DATA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(5),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(5));

-- Location: LCFF_X25_Y26_N17
\avc|mI2C_DATA[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(15),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(15));

-- Location: LCFF_X30_Y26_N9
\avc|mI2C_DATA[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(12),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(12));

-- Location: LCFF_X25_Y26_N5
\avc|mI2C_DATA[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(14),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(14));

-- Location: LCCOMB_X32_Y10_N8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[27]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[27]~4_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[27]~4_combout\);

-- Location: LCCOMB_X23_Y19_N16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[26]~5_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[26]~5_combout\);

-- Location: LCCOMB_X43_Y9_N8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[25]~6_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[25]~6_combout\);

-- Location: LCCOMB_X25_Y11_N4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[24]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[24]~7_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[24]~7_combout\);

-- Location: LCCOMB_X40_Y25_N20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[23]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[23]~8_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[23]~8_combout\);

-- Location: LCCOMB_X23_Y9_N10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[21]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[21]~10_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[21]~10_combout\);

-- Location: LCCOMB_X30_Y9_N8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[20]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[20]~11_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[20]~11_combout\);

-- Location: LCCOMB_X25_Y13_N12
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[18]~13_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[18]~13_combout\);

-- Location: LCCOMB_X27_Y25_N6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[17]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[17]~14_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[17]~14_combout\);

-- Location: LCCOMB_X23_Y25_N18
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[15]~16_combout\);

-- Location: LCCOMB_X23_Y9_N0
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[12]~19_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[12]~19_combout\);

-- Location: LCCOMB_X23_Y25_N12
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[11]~20_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[11]~20_combout\);

-- Location: LCCOMB_X32_Y10_N6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[9]~22_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[9]~22_combout\);

-- Location: LCCOMB_X34_Y14_N8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[7]~24_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[7]~24_combout\);

-- Location: LCCOMB_X25_Y23_N16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[3]~28_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[3]~28_combout\);

-- Location: LCCOMB_X27_Y21_N16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[0]~31_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[0]~31_combout\);

-- Location: LCFF_X33_Y15_N13
\nelson|y[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|y[5][2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][2]~regout\);

-- Location: LCFF_X33_Y15_N11
\nelson|y[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|y[5][1]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][1]~regout\);

-- Location: LCCOMB_X29_Y16_N24
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\) # (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LCFF_X31_Y16_N31
\my_delay_left|ADDR1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR1[12]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(12));

-- Location: LCFF_X29_Y16_N11
\my_delay_left|ADDR1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(13),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(13));

-- Location: LCCOMB_X29_Y16_N10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\ = (\my_delay_left|ADDR1\(12) & (\Audio_Controller|audio_out_allowed~regout\ & (!\my_delay_left|ADDR1\(13) & 
-- \Audio_Controller|audio_in_available~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR1\(12),
	datab => \Audio_Controller|audio_out_allowed~regout\,
	datac => \my_delay_left|ADDR1\(13),
	datad => \Audio_Controller|audio_in_available~regout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\);

-- Location: LCCOMB_X29_Y16_N4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2) = (!\my_delay_left|ADDR1\(13) & (\Audio_Controller|audio_in_available~regout\ & (!\my_delay_left|ADDR1\(12) & \Audio_Controller|audio_out_allowed~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR1\(13),
	datab => \Audio_Controller|audio_in_available~regout\,
	datac => \my_delay_left|ADDR1\(12),
	datad => \Audio_Controller|audio_out_allowed~regout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2));

-- Location: LCCOMB_X29_Y16_N18
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2) = (\my_delay_left|ADDR1\(13) & (\Audio_Controller|audio_in_available~regout\ & (!\my_delay_left|ADDR1\(12) & \Audio_Controller|audio_out_allowed~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR1\(13),
	datab => \Audio_Controller|audio_in_available~regout\,
	datac => \my_delay_left|ADDR1\(12),
	datad => \Audio_Controller|audio_out_allowed~regout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2));

-- Location: LCFF_X32_Y17_N19
\my_delay_left|DI[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~4_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(27));

-- Location: LCFF_X29_Y17_N9
\my_delay_left|DI[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~5_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(26));

-- Location: LCFF_X33_Y13_N25
\my_delay_left|DI[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~6_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(25));

-- Location: LCFF_X30_Y14_N3
\my_delay_left|DI[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~7_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(24));

-- Location: LCFF_X32_Y17_N25
\my_delay_left|DI[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~8_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(23));

-- Location: LCFF_X30_Y14_N21
\my_delay_left|DI[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~10_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(21));

-- Location: LCFF_X33_Y13_N27
\my_delay_left|DI[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~11_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(20));

-- Location: LCFF_X30_Y14_N11
\my_delay_left|DI[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~13_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(18));

-- Location: LCFF_X29_Y17_N19
\my_delay_left|DI[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~14_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(17));

-- Location: LCFF_X30_Y18_N7
\my_delay_left|DI[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~16_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(15));

-- Location: LCFF_X30_Y14_N13
\my_delay_left|DI[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~19_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(12));

-- Location: LCFF_X30_Y18_N13
\my_delay_left|DI[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~20_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(11));

-- Location: LCFF_X30_Y14_N31
\my_delay_left|DI[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~22_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(9));

-- Location: LCFF_X30_Y14_N17
\my_delay_left|DI[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~24_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(7));

-- Location: LCFF_X32_Y18_N21
\my_delay_left|DI[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~28_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(3));

-- Location: LCFF_X33_Y18_N3
\my_delay_left|DI[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~31_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(0));

-- Location: LCFF_X28_Y15_N13
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCFF_X28_Y16_N13
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X30_Y16_N30
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X30_Y16_N4
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) # 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)) # (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X29_Y16_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- (((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: LCCOMB_X28_Y16_N0
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ 
-- & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\) # (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\)))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ $ (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\);

-- Location: LCCOMB_X25_Y16_N20
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) 
-- & !\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X25_Y16_N26
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) 
-- # ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)) # 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & 
-- (((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ & \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\);

-- Location: LCCOMB_X27_Y26_N28
\avc|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~0_combout\ = (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(3) $ (!\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y26_N6
\avc|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~1_combout\ = (\avc|LUT_INDEX\(4) & (!\avc|LUT_INDEX\(3))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3) & \avc|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux10~1_combout\);

-- Location: LCCOMB_X27_Y26_N22
\avc|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~2_combout\ = (\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3) $ (((!\avc|LUT_INDEX\(2)) # (!\avc|LUT_INDEX\(1)))))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux10~2_combout\);

-- Location: LCCOMB_X27_Y26_N4
\avc|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~3_combout\ = (\avc|LUT_INDEX\(5) & (((\avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(0) & (!\avc|Mux10~1_combout\)) # (!\avc|LUT_INDEX\(0) & ((\avc|Mux10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux10~1_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(0),
	datad => \avc|Mux10~2_combout\,
	combout => \avc|Mux10~3_combout\);

-- Location: LCCOMB_X27_Y26_N18
\avc|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~4_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(3)) # ((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(2))))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(2) & ((!\avc|LUT_INDEX\(1)) # (!\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux10~4_combout\);

-- Location: LCCOMB_X27_Y26_N24
\avc|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux10~5_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux10~3_combout\ & ((!\avc|Mux10~4_combout\))) # (!\avc|Mux10~3_combout\ & (\avc|Mux10~0_combout\)))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux10~0_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux10~3_combout\,
	datad => \avc|Mux10~4_combout\,
	combout => \avc|Mux10~5_combout\);

-- Location: LCCOMB_X31_Y26_N6
\avc|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~1_combout\ = (\avc|LUT_INDEX\(2)) # (\avc|LUT_INDEX\(3) $ (\avc|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(4),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux5~1_combout\);

-- Location: LCCOMB_X32_Y26_N2
\avc|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux6~0_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) $ (((\avc|LUT_INDEX\(3)) # (\avc|LUT_INDEX\(4)))))) # (!\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(3) $ (\avc|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(4),
	combout => \avc|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y26_N28
\avc|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux6~1_combout\ = (\avc|LUT_INDEX\(0) & ((\avc|Mux6~3_combout\ & (\avc|Mux13~0_combout\)) # (!\avc|Mux6~3_combout\ & ((\avc|Mux6~0_combout\))))) # (!\avc|LUT_INDEX\(0) & (((\avc|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux13~0_combout\,
	datab => \avc|Mux6~0_combout\,
	datac => \avc|LUT_INDEX\(0),
	datad => \avc|Mux6~3_combout\,
	combout => \avc|Mux6~1_combout\);

-- Location: LCCOMB_X28_Y26_N26
\avc|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux1~0_combout\ = (\avc|LUT_INDEX\(0) & ((\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(2) $ (!\avc|LUT_INDEX\(3)))) # (!\avc|LUT_INDEX\(1) & ((\avc|LUT_INDEX\(2)) # (\avc|LUT_INDEX\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(3),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y26_N24
\avc|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux1~1_combout\ = (\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(2) & ((!\avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(1) & ((\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2) & !\avc|LUT_INDEX\(0))) # (!\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux1~1_combout\);

-- Location: LCCOMB_X29_Y26_N10
\avc|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux1~2_combout\ = (\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(1)) # ((!\avc|LUT_INDEX\(3) & \avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y26_N16
\avc|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux1~3_combout\ = (\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(4))) # (!\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(4) & (\avc|Mux1~1_combout\)) # (!\avc|LUT_INDEX\(4) & ((!\avc|Mux1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux1~1_combout\,
	datad => \avc|Mux1~2_combout\,
	combout => \avc|Mux1~3_combout\);

-- Location: LCCOMB_X29_Y26_N22
\avc|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux1~4_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux1~3_combout\ & (\avc|Mux13~1_combout\)) # (!\avc|Mux1~3_combout\ & ((\avc|Mux1~0_combout\))))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|Mux13~1_combout\,
	datac => \avc|Mux1~3_combout\,
	datad => \avc|Mux1~0_combout\,
	combout => \avc|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y26_N28
\avc|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux3~0_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(3) & \avc|LUT_INDEX\(0))) # (!\avc|LUT_INDEX\(1) & ((!\avc|LUT_INDEX\(0)))))) # (!\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(0)))) # 
-- (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y26_N24
\avc|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux3~1_combout\ = (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(4))) # (!\avc|LUT_INDEX\(1) & ((\avc|LUT_INDEX\(0)))))) # (!\avc|LUT_INDEX\(3) & (((\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux3~1_combout\);

-- Location: LCCOMB_X28_Y26_N16
\avc|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux3~2_combout\ = (\avc|Mux3~1_combout\ & (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3)))) # (!\avc|Mux3~1_combout\ & ((\avc|Mux3~0_combout\) # (\avc|LUT_INDEX\(2) $ (\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|Mux3~1_combout\,
	datad => \avc|Mux3~0_combout\,
	combout => \avc|Mux3~2_combout\);

-- Location: LCCOMB_X28_Y26_N18
\avc|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux3~3_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3) & (\avc|Mux3~1_combout\ $ (!\avc|Mux3~0_combout\)))) # (!\avc|LUT_INDEX\(2) & (\avc|Mux3~1_combout\ & (\avc|LUT_INDEX\(3) $ (!\avc|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|Mux3~1_combout\,
	datad => \avc|Mux3~0_combout\,
	combout => \avc|Mux3~3_combout\);

-- Location: LCCOMB_X27_Y26_N12
\avc|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux3~4_combout\ = \avc|Mux3~3_combout\ $ (((!\avc|LUT_INDEX\(5) & !\avc|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux3~2_combout\,
	datad => \avc|Mux3~3_combout\,
	combout => \avc|Mux3~4_combout\);

-- Location: LCCOMB_X32_Y26_N12
\avc|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~0_combout\ = (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(5) $ (\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux7~0_combout\);

-- Location: LCCOMB_X32_Y26_N10
\avc|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~1_combout\ = (\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(2) $ (((!\avc|LUT_INDEX\(3) & \avc|LUT_INDEX\(1)))))) # (!\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(1) & ((!\avc|LUT_INDEX\(2)) # (!\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux7~1_combout\);

-- Location: LCCOMB_X32_Y26_N20
\avc|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~2_combout\ = (\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(1) $ (!\avc|LUT_INDEX\(2))))) # (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux7~2_combout\);

-- Location: LCCOMB_X32_Y26_N26
\avc|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~3_combout\ = (\avc|LUT_INDEX\(0) & ((\avc|LUT_INDEX\(4)) # ((\avc|Mux7~1_combout\)))) # (!\avc|LUT_INDEX\(0) & (!\avc|LUT_INDEX\(4) & (\avc|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(0),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux7~2_combout\,
	datad => \avc|Mux7~1_combout\,
	combout => \avc|Mux7~3_combout\);

-- Location: LCCOMB_X32_Y26_N8
\avc|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~4_combout\ = (!\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux7~4_combout\);

-- Location: LCCOMB_X32_Y26_N18
\avc|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux7~5_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|Mux7~3_combout\ & ((\avc|Mux7~4_combout\))) # (!\avc|Mux7~3_combout\ & (\avc|Mux7~0_combout\)))) # (!\avc|LUT_INDEX\(4) & (((\avc|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux7~0_combout\,
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux7~4_combout\,
	datad => \avc|Mux7~3_combout\,
	combout => \avc|Mux7~5_combout\);

-- Location: LCCOMB_X31_Y26_N0
\avc|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~0_combout\ = (\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(4) & \avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(4),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y26_N18
\avc|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~1_combout\ = (\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(2) $ (((!\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(1)))))) # (!\avc|LUT_INDEX\(4) & (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(2) & \avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux0~1_combout\);

-- Location: LCCOMB_X31_Y26_N24
\avc|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~2_combout\ = (!\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(0)))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux0~2_combout\);

-- Location: LCCOMB_X31_Y26_N10
\avc|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~3_combout\ = (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(5)) # ((\avc|Mux0~1_combout\)))) # (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(5) & (\avc|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux0~2_combout\,
	datad => \avc|Mux0~1_combout\,
	combout => \avc|Mux0~3_combout\);

-- Location: LCCOMB_X31_Y26_N4
\avc|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~4_combout\ = (\avc|LUT_INDEX\(4)) # (\avc|LUT_INDEX\(2) $ (((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(4),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux0~4_combout\);

-- Location: LCCOMB_X31_Y26_N22
\avc|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux0~5_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux0~3_combout\ & ((!\avc|Mux0~4_combout\))) # (!\avc|Mux0~3_combout\ & (\avc|Mux0~0_combout\)))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|Mux0~0_combout\,
	datac => \avc|Mux0~4_combout\,
	datad => \avc|Mux0~3_combout\,
	combout => \avc|Mux0~5_combout\);

-- Location: LCCOMB_X25_Y26_N14
\avc|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux16~0_combout\ = (\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(1))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y26_N0
\avc|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux16~1_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) & ((\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(4))))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux16~1_combout\);

-- Location: LCCOMB_X25_Y26_N22
\avc|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux16~2_combout\ = (\avc|LUT_INDEX\(5) & (!\avc|LUT_INDEX\(3) & (!\avc|Mux16~0_combout\ & !\avc|Mux16~1_combout\))) # (!\avc|LUT_INDEX\(5) & (\avc|Mux16~1_combout\ & (\avc|LUT_INDEX\(3) $ (\avc|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|Mux16~0_combout\,
	datad => \avc|Mux16~1_combout\,
	combout => \avc|Mux16~2_combout\);

-- Location: LCCOMB_X25_Y26_N6
\avc|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux14~1_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3) $ (((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(5)))))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(5),
	combout => \avc|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y26_N4
\avc|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~2_combout\ = (!\avc|LUT_INDEX\(0) & ((\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(2) & \avc|LUT_INDEX\(1))) # (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux13~2_combout\);

-- Location: LCCOMB_X30_Y26_N26
\avc|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~3_combout\ = (\avc|LUT_INDEX\(2)) # ((\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(1))) # (!\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux13~3_combout\);

-- Location: LCCOMB_X29_Y26_N4
\avc|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~4_combout\ = ((\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux13~4_combout\);

-- Location: LCCOMB_X30_Y26_N0
\avc|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~5_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(5)) # ((\avc|Mux13~3_combout\)))) # (!\avc|LUT_INDEX\(4) & (!\avc|LUT_INDEX\(5) & (!\avc|Mux13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux13~4_combout\,
	datad => \avc|Mux13~3_combout\,
	combout => \avc|Mux13~5_combout\);

-- Location: LCCOMB_X30_Y26_N2
\avc|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~6_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux13~5_combout\ & (\avc|Mux13~1_combout\)) # (!\avc|Mux13~5_combout\ & ((\avc|Mux13~2_combout\))))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux13~1_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux13~2_combout\,
	datad => \avc|Mux13~5_combout\,
	combout => \avc|Mux13~6_combout\);

-- Location: LCCOMB_X25_Y26_N20
\avc|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux15~0_combout\ = (\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(2)) # ((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y26_N26
\avc|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux15~1_combout\ = (\avc|Mux15~3_combout\) # ((!\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(4) & \avc|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux15~0_combout\,
	datad => \avc|Mux15~3_combout\,
	combout => \avc|Mux15~1_combout\);

-- Location: LCCOMB_X32_Y17_N18
\my_delay_left|DI~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~4_combout\ = (\nelson|y[7][35]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][35]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~4_combout\);

-- Location: LCCOMB_X29_Y17_N8
\my_delay_left|DI~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~5_combout\ = (\nelson|y[7][34]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][34]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~5_combout\);

-- Location: LCCOMB_X33_Y13_N24
\my_delay_left|DI~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~6_combout\ = (\nelson|y[7][33]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[7][33]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~6_combout\);

-- Location: LCCOMB_X30_Y14_N2
\my_delay_left|DI~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~7_combout\ = (\nelson|y[7][32]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][32]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~7_combout\);

-- Location: LCCOMB_X32_Y17_N24
\my_delay_left|DI~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~8_combout\ = (\nelson|y[7][31]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][31]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~8_combout\);

-- Location: LCCOMB_X30_Y14_N20
\my_delay_left|DI~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~10_combout\ = (\nelson|y[7][29]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][29]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~10_combout\);

-- Location: LCCOMB_X33_Y13_N26
\my_delay_left|DI~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~11_combout\ = (\nelson|y[7][28]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][28]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~11_combout\);

-- Location: LCCOMB_X30_Y14_N10
\my_delay_left|DI~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~13_combout\ = (\nelson|y[7][26]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][26]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~13_combout\);

-- Location: LCCOMB_X29_Y17_N18
\my_delay_left|DI~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~14_combout\ = (\nelson|y[7][25]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][25]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~14_combout\);

-- Location: LCCOMB_X30_Y18_N6
\my_delay_left|DI~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~16_combout\ = (\nelson|y[7][23]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][23]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~16_combout\);

-- Location: LCCOMB_X30_Y14_N12
\my_delay_left|DI~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~19_combout\ = (\nelson|y[7][20]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][20]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~19_combout\);

-- Location: LCCOMB_X30_Y18_N12
\my_delay_left|DI~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~20_combout\ = (\nelson|y[7][19]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[7][19]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~20_combout\);

-- Location: LCCOMB_X30_Y14_N30
\my_delay_left|DI~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~22_combout\ = (\nelson|y[7][17]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][17]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~22_combout\);

-- Location: LCCOMB_X30_Y14_N16
\my_delay_left|DI~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~24_combout\ = (\nelson|y[7][15]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[7][15]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~24_combout\);

-- Location: LCCOMB_X32_Y18_N20
\my_delay_left|DI~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~28_combout\ = (\nelson|y[7][11]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][11]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~28_combout\);

-- Location: LCCOMB_X33_Y18_N2
\my_delay_left|DI~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~31_combout\ = (\nelson|y[7][8]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][8]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~31_combout\);

-- Location: LCCOMB_X28_Y15_N12
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: LCCOMB_X28_Y16_N12
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: LCFF_X41_Y18_N1
\nelson|y[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][0]~regout\);

-- Location: LCFF_X38_Y18_N7
\nelson|y[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][1]~regout\);

-- Location: LCFF_X34_Y13_N25
\nelson|y[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][30]~regout\);

-- Location: LCFF_X34_Y13_N23
\nelson|y[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][29]~regout\);

-- Location: LCFF_X34_Y13_N15
\nelson|y[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][25]~regout\);

-- Location: LCFF_X34_Y13_N13
\nelson|y[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][24]~regout\);

-- Location: LCFF_X34_Y13_N9
\nelson|y[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][22]~regout\);

-- Location: LCFF_X34_Y13_N5
\nelson|y[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][20]~regout\);

-- Location: LCFF_X34_Y13_N3
\nelson|y[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][19]~regout\);

-- Location: LCFF_X37_Y14_N1
\nelson|y[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][17]~regout\);

-- Location: LCFF_X37_Y14_N21
\nelson|y[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][16]~regout\);

-- Location: LCFF_X40_Y14_N27
\nelson|y[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][15]~regout\);

-- Location: LCFF_X37_Y14_N3
\nelson|y[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][14]~regout\);

-- Location: LCFF_X37_Y15_N1
\nelson|y[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][11]~regout\);

-- Location: LCFF_X38_Y15_N11
\nelson|y[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][9]~regout\);

-- Location: LCFF_X38_Y15_N13
\nelson|y[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][8]~regout\);

-- Location: LCFF_X38_Y15_N7
\nelson|y[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][7]~regout\);

-- Location: LCFF_X37_Y15_N15
\nelson|y[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \nelson|Mult3|auto_generated|w216w\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][6]~regout\);

-- Location: LCFF_X27_Y19_N7
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1));

-- Location: LCCOMB_X27_Y19_N24
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\ = (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|always4~0_combout\ & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|always4~0_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(1),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\);

-- Location: LCCOMB_X27_Y19_N14
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout\ = (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\) # 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~34_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout\);

-- Location: LCCOMB_X27_Y19_N6
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout\) # ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~35_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg~36_combout\);

-- Location: LCCOMB_X29_Y26_N18
\avc|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux15~2_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3) $ (((!\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(0)))))) # (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(3) & ((!\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux15~2_combout\);

-- Location: LCCOMB_X25_Y26_N12
\avc|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux15~3_combout\ = (!\avc|LUT_INDEX\(4) & (\avc|Mux15~2_combout\ & (\avc|LUT_INDEX\(5) $ (\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|LUT_INDEX\(3),
	datad => \avc|Mux15~2_combout\,
	combout => \avc|Mux15~3_combout\);

-- Location: LCCOMB_X27_Y26_N10
\avc|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux6~2_combout\ = (\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3) $ (!\avc|LUT_INDEX\(2))))) # (!\avc|LUT_INDEX\(1) & (((!\avc|LUT_INDEX\(3) & \avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux6~2_combout\);

-- Location: LCCOMB_X31_Y26_N16
\avc|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux6~3_combout\ = (\avc|LUT_INDEX\(0) & (((\avc|LUT_INDEX\(5))))) # (!\avc|LUT_INDEX\(0) & (\avc|Mux6~2_combout\ & ((!\avc|LUT_INDEX\(5)) # (!\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(0),
	datad => \avc|Mux6~2_combout\,
	combout => \avc|Mux6~3_combout\);

-- Location: LCCOMB_X27_Y26_N16
\avc|LUT_DATA[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(9) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux10~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(9),
	datac => \avc|Mux10~5_combout\,
	datad => \avc|Mux2~1clkctrl_outclk\,
	combout => \avc|LUT_DATA\(9));

-- Location: LCCOMB_X32_Y26_N16
\avc|LUT_DATA[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(0) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux6~1_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(0),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux6~1_combout\,
	combout => \avc|LUT_DATA\(0));

-- Location: LCCOMB_X29_Y26_N12
\avc|LUT_DATA[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(4) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux1~4_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(4),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux1~4_combout\,
	combout => \avc|LUT_DATA\(4));

-- Location: LCCOMB_X27_Y26_N8
\avc|LUT_DATA[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(3) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux3~4_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(3),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux3~4_combout\,
	combout => \avc|LUT_DATA\(3));

-- Location: LCCOMB_X32_Y26_N4
\avc|LUT_DATA[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(6) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux7~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(6),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux7~5_combout\,
	combout => \avc|LUT_DATA\(6));

-- Location: LCCOMB_X31_Y26_N30
\avc|LUT_DATA[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(5) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux0~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(5),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux0~5_combout\,
	combout => \avc|LUT_DATA\(5));

-- Location: LCCOMB_X25_Y26_N16
\avc|LUT_DATA[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(15) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux16~2_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(15),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux16~2_combout\,
	combout => \avc|LUT_DATA\(15));

-- Location: LCCOMB_X30_Y26_N8
\avc|LUT_DATA[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(12) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux13~6_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(12),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux13~6_combout\,
	combout => \avc|LUT_DATA\(12));

-- Location: LCCOMB_X25_Y26_N4
\avc|LUT_DATA[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(14) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux15~1_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(14),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux15~1_combout\,
	combout => \avc|LUT_DATA\(14));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\AUD_ADCDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_AUD_ADCDAT,
	combout => \AUD_ADCDAT~combout\);

-- Location: LCCOMB_X30_Y17_N30
\my_delay_left|y_temp[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[30]~feeder_combout\ = \nelson|y[7][38]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][38]~regout\,
	combout => \my_delay_left|y_temp[30]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N20
\my_delay_left|y_temp[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[29]~feeder_combout\ = \nelson|y[7][37]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][37]~regout\,
	combout => \my_delay_left|y_temp[29]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N14
\my_delay_left|y_temp[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[28]~feeder_combout\ = \nelson|y[7][36]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][36]~regout\,
	combout => \my_delay_left|y_temp[28]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N4
\my_delay_left|y_temp[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[19]~feeder_combout\ = \nelson|y[7][27]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][27]~regout\,
	combout => \my_delay_left|y_temp[19]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N10
\my_delay_left|y_temp[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[16]~feeder_combout\ = \nelson|y[7][24]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][24]~regout\,
	combout => \my_delay_left|y_temp[16]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N14
\my_delay_left|y_temp[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[13]~feeder_combout\ = \nelson|y[7][21]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][21]~regout\,
	combout => \my_delay_left|y_temp[13]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N30
\my_delay_left|y_temp[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[10]~feeder_combout\ = \nelson|y[7][18]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][18]~regout\,
	combout => \my_delay_left|y_temp[10]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N20
\my_delay_left|y_temp[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[8]~feeder_combout\ = \nelson|y[7][16]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][16]~regout\,
	combout => \my_delay_left|y_temp[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N0
\my_delay_left|y_temp[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[6]~feeder_combout\ = \nelson|y[7][14]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][14]~regout\,
	combout => \my_delay_left|y_temp[6]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N6
\my_delay_left|y_temp[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[5]~feeder_combout\ = \nelson|y[7][13]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][13]~regout\,
	combout => \my_delay_left|y_temp[5]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N14
\my_delay_left|y_temp[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[4]~feeder_combout\ = \nelson|y[7][12]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][12]~regout\,
	combout => \my_delay_left|y_temp[4]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N2
\my_delay_left|y_temp[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[2]~feeder_combout\ = \nelson|y[7][10]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][10]~regout\,
	combout => \my_delay_left|y_temp[2]~feeder_combout\);

-- Location: LCCOMB_X33_Y18_N24
\my_delay_left|y_temp[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[1]~feeder_combout\ = \nelson|y[7][9]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][9]~regout\,
	combout => \my_delay_left|y_temp[1]~feeder_combout\);

-- Location: LCCOMB_X38_Y15_N10
\nelson|y[0][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][9]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(9),
	combout => \nelson|y[0][9]~feeder_combout\);

-- Location: LCCOMB_X37_Y14_N0
\nelson|y[0][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][17]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(17),
	combout => \nelson|y[0][17]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N30
\my_delay_left|ADDR1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR1[12]~feeder_combout\ = \my_delay_left|ADDR2\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|ADDR2\(12),
	combout => \my_delay_left|ADDR1[12]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N20
\avc|u0|SD[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[9]~feeder_combout\ = \avc|mI2C_DATA\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(9),
	combout => \avc|u0|SD[9]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N6
\avc|u0|SD[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[4]~feeder_combout\ = \avc|mI2C_DATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(4),
	combout => \avc|u0|SD[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N18
\avc|u0|SD[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[3]~feeder_combout\ = \avc|mI2C_DATA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(3),
	combout => \avc|u0|SD[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N24
\avc|u0|SD[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[6]~feeder_combout\ = \avc|mI2C_DATA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(6),
	combout => \avc|u0|SD[6]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N12
\avc|u0|SD[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[15]~feeder_combout\ = \avc|mI2C_DATA\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(15),
	combout => \avc|u0|SD[15]~feeder_combout\);

-- Location: LCCOMB_X38_Y18_N6
\nelson|y[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][1]~feeder_combout\ = \nelson|y[2][0]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[2][0]~regout\,
	combout => \nelson|y[1][1]~feeder_combout\);

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_BCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_BCLK,
	combout => \AUD_BCLK~0\);

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_ADCLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_ADCLRCK,
	combout => \AUD_ADCLRCK~0\);

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_DACLRCK,
	combout => \AUD_DACLRCK~0\);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \avc|u0|ALT_INV_SDO~regout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => I2C_SDAT,
	combout => \I2C_SDAT~0\);

-- Location: LCCOMB_X28_Y29_N0
\avc|mI2C_CLK_DIV[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[0]~16_combout\ = \avc|mI2C_CLK_DIV\(0) $ (VCC)
-- \avc|mI2C_CLK_DIV[0]~17\ = CARRY(\avc|mI2C_CLK_DIV\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(0),
	datad => VCC,
	combout => \avc|mI2C_CLK_DIV[0]~16_combout\,
	cout => \avc|mI2C_CLK_DIV[0]~17\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X28_Y29_N20
\avc|mI2C_CLK_DIV[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[10]~36_combout\ = (\avc|mI2C_CLK_DIV\(10) & (\avc|mI2C_CLK_DIV[9]~35\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(10) & (!\avc|mI2C_CLK_DIV[9]~35\ & VCC))
-- \avc|mI2C_CLK_DIV[10]~37\ = CARRY((\avc|mI2C_CLK_DIV\(10) & !\avc|mI2C_CLK_DIV[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(10),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[9]~35\,
	combout => \avc|mI2C_CLK_DIV[10]~36_combout\,
	cout => \avc|mI2C_CLK_DIV[10]~37\);

-- Location: LCFF_X28_Y29_N21
\avc|mI2C_CLK_DIV[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[10]~36_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(10));

-- Location: LCCOMB_X28_Y29_N16
\avc|mI2C_CLK_DIV[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[8]~32_combout\ = (\avc|mI2C_CLK_DIV\(8) & (\avc|mI2C_CLK_DIV[7]~31\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(8) & (!\avc|mI2C_CLK_DIV[7]~31\ & VCC))
-- \avc|mI2C_CLK_DIV[8]~33\ = CARRY((\avc|mI2C_CLK_DIV\(8) & !\avc|mI2C_CLK_DIV[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(8),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[7]~31\,
	combout => \avc|mI2C_CLK_DIV[8]~32_combout\,
	cout => \avc|mI2C_CLK_DIV[8]~33\);

-- Location: LCFF_X28_Y29_N17
\avc|mI2C_CLK_DIV[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[8]~32_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(8));

-- Location: LCCOMB_X28_Y29_N12
\avc|mI2C_CLK_DIV[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[6]~28_combout\ = (\avc|mI2C_CLK_DIV\(6) & (\avc|mI2C_CLK_DIV[5]~27\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(6) & (!\avc|mI2C_CLK_DIV[5]~27\ & VCC))
-- \avc|mI2C_CLK_DIV[6]~29\ = CARRY((\avc|mI2C_CLK_DIV\(6) & !\avc|mI2C_CLK_DIV[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(6),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[5]~27\,
	combout => \avc|mI2C_CLK_DIV[6]~28_combout\,
	cout => \avc|mI2C_CLK_DIV[6]~29\);

-- Location: LCFF_X28_Y29_N13
\avc|mI2C_CLK_DIV[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[6]~28_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(6));

-- Location: LCCOMB_X29_Y29_N10
\avc|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan0~1_combout\ = ((!\avc|mI2C_CLK_DIV\(6)) # (!\avc|mI2C_CLK_DIV\(8))) # (!\avc|mI2C_CLK_DIV\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(7),
	datab => \avc|mI2C_CLK_DIV\(8),
	datad => \avc|mI2C_CLK_DIV\(6),
	combout => \avc|LessThan0~1_combout\);

-- Location: LCCOMB_X29_Y29_N22
\avc|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan0~2_combout\ = (!\avc|mI2C_CLK_DIV\(9) & (!\avc|mI2C_CLK_DIV\(10) & ((\avc|LessThan0~0_combout\) # (\avc|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LessThan0~0_combout\,
	datab => \avc|mI2C_CLK_DIV\(9),
	datac => \avc|mI2C_CLK_DIV\(10),
	datad => \avc|LessThan0~1_combout\,
	combout => \avc|LessThan0~2_combout\);

-- Location: LCCOMB_X29_Y29_N30
\avc|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan0~4_combout\ = ((\avc|mI2C_CLK_DIV\(11) & !\avc|LessThan0~2_combout\)) # (!\avc|LessThan0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LessThan0~3_combout\,
	datac => \avc|mI2C_CLK_DIV\(11),
	datad => \avc|LessThan0~2_combout\,
	combout => \avc|LessThan0~4_combout\);

-- Location: LCFF_X28_Y29_N1
\avc|mI2C_CLK_DIV[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[0]~16_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(0));

-- Location: LCCOMB_X28_Y29_N2
\avc|mI2C_CLK_DIV[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[1]~18_combout\ = (\avc|mI2C_CLK_DIV\(1) & (!\avc|mI2C_CLK_DIV[0]~17\)) # (!\avc|mI2C_CLK_DIV\(1) & ((\avc|mI2C_CLK_DIV[0]~17\) # (GND)))
-- \avc|mI2C_CLK_DIV[1]~19\ = CARRY((!\avc|mI2C_CLK_DIV[0]~17\) # (!\avc|mI2C_CLK_DIV\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(1),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[0]~17\,
	combout => \avc|mI2C_CLK_DIV[1]~18_combout\,
	cout => \avc|mI2C_CLK_DIV[1]~19\);

-- Location: LCFF_X28_Y29_N3
\avc|mI2C_CLK_DIV[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[1]~18_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(1));

-- Location: LCCOMB_X28_Y29_N4
\avc|mI2C_CLK_DIV[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[2]~20_combout\ = (\avc|mI2C_CLK_DIV\(2) & (\avc|mI2C_CLK_DIV[1]~19\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(2) & (!\avc|mI2C_CLK_DIV[1]~19\ & VCC))
-- \avc|mI2C_CLK_DIV[2]~21\ = CARRY((\avc|mI2C_CLK_DIV\(2) & !\avc|mI2C_CLK_DIV[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(2),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[1]~19\,
	combout => \avc|mI2C_CLK_DIV[2]~20_combout\,
	cout => \avc|mI2C_CLK_DIV[2]~21\);

-- Location: LCFF_X28_Y29_N5
\avc|mI2C_CLK_DIV[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[2]~20_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(2));

-- Location: LCCOMB_X28_Y29_N8
\avc|mI2C_CLK_DIV[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[4]~24_combout\ = (\avc|mI2C_CLK_DIV\(4) & (\avc|mI2C_CLK_DIV[3]~23\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(4) & (!\avc|mI2C_CLK_DIV[3]~23\ & VCC))
-- \avc|mI2C_CLK_DIV[4]~25\ = CARRY((\avc|mI2C_CLK_DIV\(4) & !\avc|mI2C_CLK_DIV[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(4),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[3]~23\,
	combout => \avc|mI2C_CLK_DIV[4]~24_combout\,
	cout => \avc|mI2C_CLK_DIV[4]~25\);

-- Location: LCFF_X28_Y29_N9
\avc|mI2C_CLK_DIV[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[4]~24_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(4));

-- Location: LCCOMB_X28_Y29_N14
\avc|mI2C_CLK_DIV[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[7]~30_combout\ = (\avc|mI2C_CLK_DIV\(7) & (!\avc|mI2C_CLK_DIV[6]~29\)) # (!\avc|mI2C_CLK_DIV\(7) & ((\avc|mI2C_CLK_DIV[6]~29\) # (GND)))
-- \avc|mI2C_CLK_DIV[7]~31\ = CARRY((!\avc|mI2C_CLK_DIV[6]~29\) # (!\avc|mI2C_CLK_DIV\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(7),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[6]~29\,
	combout => \avc|mI2C_CLK_DIV[7]~30_combout\,
	cout => \avc|mI2C_CLK_DIV[7]~31\);

-- Location: LCFF_X28_Y29_N15
\avc|mI2C_CLK_DIV[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[7]~30_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(7));

-- Location: LCCOMB_X28_Y29_N18
\avc|mI2C_CLK_DIV[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[9]~34_combout\ = (\avc|mI2C_CLK_DIV\(9) & (!\avc|mI2C_CLK_DIV[8]~33\)) # (!\avc|mI2C_CLK_DIV\(9) & ((\avc|mI2C_CLK_DIV[8]~33\) # (GND)))
-- \avc|mI2C_CLK_DIV[9]~35\ = CARRY((!\avc|mI2C_CLK_DIV[8]~33\) # (!\avc|mI2C_CLK_DIV\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(9),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[8]~33\,
	combout => \avc|mI2C_CLK_DIV[9]~34_combout\,
	cout => \avc|mI2C_CLK_DIV[9]~35\);

-- Location: LCFF_X28_Y29_N19
\avc|mI2C_CLK_DIV[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[9]~34_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(9));

-- Location: LCCOMB_X28_Y29_N22
\avc|mI2C_CLK_DIV[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[11]~38_combout\ = (\avc|mI2C_CLK_DIV\(11) & (!\avc|mI2C_CLK_DIV[10]~37\)) # (!\avc|mI2C_CLK_DIV\(11) & ((\avc|mI2C_CLK_DIV[10]~37\) # (GND)))
-- \avc|mI2C_CLK_DIV[11]~39\ = CARRY((!\avc|mI2C_CLK_DIV[10]~37\) # (!\avc|mI2C_CLK_DIV\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(11),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[10]~37\,
	combout => \avc|mI2C_CLK_DIV[11]~38_combout\,
	cout => \avc|mI2C_CLK_DIV[11]~39\);

-- Location: LCFF_X28_Y29_N23
\avc|mI2C_CLK_DIV[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[11]~38_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(11));

-- Location: LCCOMB_X28_Y29_N24
\avc|mI2C_CLK_DIV[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[12]~40_combout\ = (\avc|mI2C_CLK_DIV\(12) & (\avc|mI2C_CLK_DIV[11]~39\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(12) & (!\avc|mI2C_CLK_DIV[11]~39\ & VCC))
-- \avc|mI2C_CLK_DIV[12]~41\ = CARRY((\avc|mI2C_CLK_DIV\(12) & !\avc|mI2C_CLK_DIV[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(12),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[11]~39\,
	combout => \avc|mI2C_CLK_DIV[12]~40_combout\,
	cout => \avc|mI2C_CLK_DIV[12]~41\);

-- Location: LCCOMB_X28_Y29_N26
\avc|mI2C_CLK_DIV[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[13]~42_combout\ = (\avc|mI2C_CLK_DIV\(13) & (!\avc|mI2C_CLK_DIV[12]~41\)) # (!\avc|mI2C_CLK_DIV\(13) & ((\avc|mI2C_CLK_DIV[12]~41\) # (GND)))
-- \avc|mI2C_CLK_DIV[13]~43\ = CARRY((!\avc|mI2C_CLK_DIV[12]~41\) # (!\avc|mI2C_CLK_DIV\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(13),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[12]~41\,
	combout => \avc|mI2C_CLK_DIV[13]~42_combout\,
	cout => \avc|mI2C_CLK_DIV[13]~43\);

-- Location: LCFF_X28_Y29_N27
\avc|mI2C_CLK_DIV[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[13]~42_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(13));

-- Location: LCCOMB_X28_Y29_N28
\avc|mI2C_CLK_DIV[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[14]~44_combout\ = (\avc|mI2C_CLK_DIV\(14) & (\avc|mI2C_CLK_DIV[13]~43\ $ (GND))) # (!\avc|mI2C_CLK_DIV\(14) & (!\avc|mI2C_CLK_DIV[13]~43\ & VCC))
-- \avc|mI2C_CLK_DIV[14]~45\ = CARRY((\avc|mI2C_CLK_DIV\(14) & !\avc|mI2C_CLK_DIV[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|mI2C_CLK_DIV\(14),
	datad => VCC,
	cin => \avc|mI2C_CLK_DIV[13]~43\,
	combout => \avc|mI2C_CLK_DIV[14]~44_combout\,
	cout => \avc|mI2C_CLK_DIV[14]~45\);

-- Location: LCFF_X28_Y29_N29
\avc|mI2C_CLK_DIV[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[14]~44_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(14));

-- Location: LCCOMB_X28_Y29_N30
\avc|mI2C_CLK_DIV[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CLK_DIV[15]~46_combout\ = \avc|mI2C_CLK_DIV[14]~45\ $ (\avc|mI2C_CLK_DIV\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_CLK_DIV\(15),
	cin => \avc|mI2C_CLK_DIV[14]~45\,
	combout => \avc|mI2C_CLK_DIV[15]~46_combout\);

-- Location: LCFF_X28_Y29_N31
\avc|mI2C_CLK_DIV[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[15]~46_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(15));

-- Location: LCFF_X28_Y29_N25
\avc|mI2C_CLK_DIV[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CLK_DIV[12]~40_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sclr => \avc|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CLK_DIV\(12));

-- Location: LCCOMB_X29_Y29_N0
\avc|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan0~3_combout\ = (!\avc|mI2C_CLK_DIV\(14) & (!\avc|mI2C_CLK_DIV\(13) & (!\avc|mI2C_CLK_DIV\(15) & !\avc|mI2C_CLK_DIV\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(14),
	datab => \avc|mI2C_CLK_DIV\(13),
	datac => \avc|mI2C_CLK_DIV\(15),
	datad => \avc|mI2C_CLK_DIV\(12),
	combout => \avc|LessThan0~3_combout\);

-- Location: LCCOMB_X29_Y29_N4
\avc|mI2C_CTRL_CLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_CTRL_CLK~0_combout\ = \avc|mI2C_CTRL_CLK~regout\ $ ((((\avc|mI2C_CLK_DIV\(11) & !\avc|LessThan0~2_combout\)) # (!\avc|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mI2C_CLK_DIV\(11),
	datab => \avc|LessThan0~3_combout\,
	datac => \avc|mI2C_CTRL_CLK~regout\,
	datad => \avc|LessThan0~2_combout\,
	combout => \avc|mI2C_CTRL_CLK~0_combout\);

-- Location: LCFF_X29_Y29_N5
\avc|mI2C_CTRL_CLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \avc|mI2C_CTRL_CLK~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_CTRL_CLK~regout\);

-- Location: CLKCTRL_G9
\avc|mI2C_CTRL_CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \avc|mI2C_CTRL_CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y27_N8
\avc|u0|SD_COUNTER[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[0]~6_combout\ = !\avc|u0|SD_COUNTER\(0)
-- \avc|u0|SD_COUNTER[0]~7\ = CARRY(!\avc|u0|SD_COUNTER\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(0),
	combout => \avc|u0|SD_COUNTER[0]~6_combout\,
	cout => \avc|u0|SD_COUNTER[0]~7\);

-- Location: LCCOMB_X30_Y27_N16
\avc|u0|SD_COUNTER[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[4]~16_combout\ = (\avc|u0|SD_COUNTER\(4) & (\avc|u0|SD_COUNTER[3]~15\ & VCC)) # (!\avc|u0|SD_COUNTER\(4) & (!\avc|u0|SD_COUNTER[3]~15\))
-- \avc|u0|SD_COUNTER[4]~17\ = CARRY((!\avc|u0|SD_COUNTER\(4) & !\avc|u0|SD_COUNTER[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datad => VCC,
	cin => \avc|u0|SD_COUNTER[3]~15\,
	combout => \avc|u0|SD_COUNTER[4]~16_combout\,
	cout => \avc|u0|SD_COUNTER[4]~17\);

-- Location: LCCOMB_X30_Y27_N10
\avc|u0|SD_COUNTER[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[1]~10_combout\ = (\avc|u0|SD_COUNTER\(1) & ((GND) # (!\avc|u0|SD_COUNTER[0]~7\))) # (!\avc|u0|SD_COUNTER\(1) & (\avc|u0|SD_COUNTER[0]~7\ $ (GND)))
-- \avc|u0|SD_COUNTER[1]~11\ = CARRY((\avc|u0|SD_COUNTER\(1)) # (!\avc|u0|SD_COUNTER[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(1),
	datad => VCC,
	cin => \avc|u0|SD_COUNTER[0]~7\,
	combout => \avc|u0|SD_COUNTER[1]~10_combout\,
	cout => \avc|u0|SD_COUNTER[1]~11\);

-- Location: LCFF_X30_Y27_N11
\avc|u0|SD_COUNTER[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[1]~10_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(1));

-- Location: LCCOMB_X30_Y27_N20
\avc|u0|SD_COUNTER[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[1]~8_combout\ = (!\avc|u0|SD_COUNTER\(2) & (\avc|mI2C_GO~regout\ & (!\avc|u0|SD_COUNTER\(3) & !\avc|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|mI2C_GO~regout\,
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|SD_COUNTER[1]~8_combout\);

-- Location: LCCOMB_X30_Y27_N6
\avc|u0|SD_COUNTER[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[1]~9_combout\ = (\avc|u0|SD_COUNTER\(4)) # ((\avc|u0|SD_COUNTER\(0)) # ((\avc|u0|SD_COUNTER\(5)) # (!\avc|u0|SD_COUNTER[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datab => \avc|u0|SD_COUNTER\(0),
	datac => \avc|u0|SD_COUNTER[1]~8_combout\,
	datad => \avc|u0|SD_COUNTER\(5),
	combout => \avc|u0|SD_COUNTER[1]~9_combout\);

-- Location: LCFF_X30_Y27_N17
\avc|u0|SD_COUNTER[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[4]~16_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(4));

-- Location: LCCOMB_X30_Y27_N0
\avc|u0|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Selector1~0_combout\ = (!\avc|u0|SD_COUNTER\(4)) # (!\avc|u0|SD_COUNTER\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD_COUNTER\(4),
	combout => \avc|u0|Selector1~0_combout\);

-- Location: LCCOMB_X30_Y27_N12
\avc|u0|SD_COUNTER[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[2]~12_combout\ = (\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER[1]~11\ & VCC)) # (!\avc|u0|SD_COUNTER\(2) & (!\avc|u0|SD_COUNTER[1]~11\))
-- \avc|u0|SD_COUNTER[2]~13\ = CARRY((!\avc|u0|SD_COUNTER\(2) & !\avc|u0|SD_COUNTER[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datad => VCC,
	cin => \avc|u0|SD_COUNTER[1]~11\,
	combout => \avc|u0|SD_COUNTER[2]~12_combout\,
	cout => \avc|u0|SD_COUNTER[2]~13\);

-- Location: LCFF_X30_Y27_N13
\avc|u0|SD_COUNTER[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[2]~12_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(2));

-- Location: LCCOMB_X30_Y27_N2
\avc|u0|END~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|END~0_combout\ = (\avc|u0|SD_COUNTER\(1) & (!\avc|u0|Selector1~0_combout\ & (\avc|u0|SD_COUNTER\(0) & \avc|u0|SD_COUNTER\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(1),
	datab => \avc|u0|Selector1~0_combout\,
	datac => \avc|u0|SD_COUNTER\(0),
	datad => \avc|u0|SD_COUNTER\(2),
	combout => \avc|u0|END~0_combout\);

-- Location: LCCOMB_X30_Y27_N24
\avc|u0|END~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|END~1_combout\ = (\avc|u0|END~0_combout\ & (\avc|u0|SD_COUNTER\(5))) # (!\avc|u0|END~0_combout\ & ((\avc|u0|END~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|END~regout\,
	datad => \avc|u0|END~0_combout\,
	combout => \avc|u0|END~1_combout\);

-- Location: LCFF_X30_Y27_N25
\avc|u0|END\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|END~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|END~regout\);

-- Location: LCCOMB_X29_Y25_N24
\avc|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Selector2~0_combout\ = ((\avc|mSetup_ST.0001~regout\ & \avc|u0|END~regout\)) # (!\avc|mSetup_ST.0000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mSetup_ST.0000~regout\,
	datac => \avc|mSetup_ST.0001~regout\,
	datad => \avc|u0|END~regout\,
	combout => \avc|Selector2~0_combout\);

-- Location: LCCOMB_X29_Y26_N28
\avc|LUT_INDEX[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[0]~16_combout\ = \avc|LUT_INDEX[5]~11_combout\ $ (\avc|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX[5]~11_combout\,
	datac => \avc|LUT_INDEX\(0),
	combout => \avc|LUT_INDEX[0]~16_combout\);

-- Location: LCFF_X29_Y26_N29
\avc|LUT_INDEX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_INDEX[0]~16_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(0));

-- Location: LCCOMB_X28_Y26_N0
\avc|LUT_INDEX[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[1]~5_combout\ = (\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(0) $ (VCC))) # (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(0) & VCC))
-- \avc|LUT_INDEX[1]~6\ = CARRY((\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(0),
	datad => VCC,
	combout => \avc|LUT_INDEX[1]~5_combout\,
	cout => \avc|LUT_INDEX[1]~6\);

-- Location: LCCOMB_X28_Y26_N2
\avc|LUT_INDEX[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[2]~7_combout\ = (\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX[1]~6\)) # (!\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX[1]~6\) # (GND)))
-- \avc|LUT_INDEX[2]~8\ = CARRY((!\avc|LUT_INDEX[1]~6\) # (!\avc|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(2),
	datad => VCC,
	cin => \avc|LUT_INDEX[1]~6\,
	combout => \avc|LUT_INDEX[2]~7_combout\,
	cout => \avc|LUT_INDEX[2]~8\);

-- Location: LCCOMB_X28_Y26_N4
\avc|LUT_INDEX[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[3]~9_combout\ = (\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX[2]~8\ $ (GND))) # (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX[2]~8\ & VCC))
-- \avc|LUT_INDEX[3]~10\ = CARRY((\avc|LUT_INDEX\(3) & !\avc|LUT_INDEX[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(3),
	datad => VCC,
	cin => \avc|LUT_INDEX[2]~8\,
	combout => \avc|LUT_INDEX[3]~9_combout\,
	cout => \avc|LUT_INDEX[3]~10\);

-- Location: LCFF_X28_Y26_N5
\avc|LUT_INDEX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~regout\,
	datain => \avc|LUT_INDEX[3]~9_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(3));

-- Location: LCCOMB_X28_Y26_N6
\avc|LUT_INDEX[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[4]~12_combout\ = (\avc|LUT_INDEX\(4) & (!\avc|LUT_INDEX[3]~10\)) # (!\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX[3]~10\) # (GND)))
-- \avc|LUT_INDEX[4]~13\ = CARRY((!\avc|LUT_INDEX[3]~10\) # (!\avc|LUT_INDEX\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datad => VCC,
	cin => \avc|LUT_INDEX[3]~10\,
	combout => \avc|LUT_INDEX[4]~12_combout\,
	cout => \avc|LUT_INDEX[4]~13\);

-- Location: LCCOMB_X28_Y26_N8
\avc|LUT_INDEX[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[5]~14_combout\ = \avc|LUT_INDEX\(5) $ (!\avc|LUT_INDEX[4]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(5),
	cin => \avc|LUT_INDEX[4]~13\,
	combout => \avc|LUT_INDEX[5]~14_combout\);

-- Location: LCFF_X28_Y26_N9
\avc|LUT_INDEX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~regout\,
	datain => \avc|LUT_INDEX[5]~14_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(5));

-- Location: LCCOMB_X28_Y26_N30
\avc|LUT_INDEX[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_INDEX[5]~11_combout\ = (\avc|mSetup_ST.0010~regout\ & (((\avc|Mux13~0_combout\) # (!\avc|LUT_INDEX\(5))) # (!\avc|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux13~0_combout\,
	datad => \avc|mSetup_ST.0010~regout\,
	combout => \avc|LUT_INDEX[5]~11_combout\);

-- Location: LCFF_X28_Y26_N3
\avc|LUT_INDEX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~regout\,
	datain => \avc|LUT_INDEX[2]~7_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(2));

-- Location: LCFF_X28_Y26_N1
\avc|LUT_INDEX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_INDEX[1]~5_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(1));

-- Location: LCCOMB_X28_Y26_N14
\avc|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~0_combout\ = (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(3) & !\avc|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(3),
	datad => \avc|LUT_INDEX\(1),
	combout => \avc|Mux13~0_combout\);

-- Location: LCFF_X28_Y26_N7
\avc|LUT_INDEX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~regout\,
	datain => \avc|LUT_INDEX[4]~12_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LUT_INDEX[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|LUT_INDEX\(4));

-- Location: LCCOMB_X29_Y25_N22
\avc|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan1~0_combout\ = ((\avc|Mux13~0_combout\) # (!\avc|LUT_INDEX\(4))) # (!\avc|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datac => \avc|Mux13~0_combout\,
	datad => \avc|LUT_INDEX\(4),
	combout => \avc|LessThan1~0_combout\);

-- Location: LCFF_X29_Y25_N25
\avc|mSetup_ST.0001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|Selector2~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mSetup_ST.0001~regout\);

-- Location: LCCOMB_X30_Y27_N26
\avc|u0|ACK3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK3~0_combout\ = (\avc|u0|SD_COUNTER\(5) & (\avc|u0|SD_COUNTER\(0) & (\avc|u0|SD_COUNTER\(2) $ (!\avc|u0|SD_COUNTER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SD_COUNTER\(0),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|ACK3~0_combout\);

-- Location: LCCOMB_X30_Y27_N28
\avc|u0|ACK3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK3~1_combout\ = (\avc|u0|ACK3~0_combout\ & ((\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER\(3) & \avc|u0|SD_COUNTER\(4))) # (!\avc|u0|SD_COUNTER\(2) & (!\avc|u0|SD_COUNTER\(3) & !\avc|u0|SD_COUNTER\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD_COUNTER\(4),
	datad => \avc|u0|ACK3~0_combout\,
	combout => \avc|u0|ACK3~1_combout\);

-- Location: LCCOMB_X31_Y27_N30
\avc|u0|ACK3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK3~2_combout\ = (\avc|u0|ACK3~1_combout\ & (!\avc|u0|SD_COUNTER\(4) & (\I2C_SDAT~0\))) # (!\avc|u0|ACK3~1_combout\ & (((\avc|u0|ACK3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datab => \I2C_SDAT~0\,
	datac => \avc|u0|ACK3~regout\,
	datad => \avc|u0|ACK3~1_combout\,
	combout => \avc|u0|ACK3~2_combout\);

-- Location: LCFF_X31_Y27_N31
\avc|u0|ACK3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|ACK3~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|ACK3~regout\);

-- Location: LCCOMB_X31_Y27_N4
\avc|u0|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Selector4~0_combout\ = (\avc|u0|SD_COUNTER\(0) & (((\I2C_SDAT~0\ & !\avc|u0|SD_COUNTER\(2))))) # (!\avc|u0|SD_COUNTER\(0) & (\avc|u0|ACK1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(0),
	datab => \avc|u0|ACK1~regout\,
	datac => \I2C_SDAT~0\,
	datad => \avc|u0|SD_COUNTER\(2),
	combout => \avc|u0|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y27_N26
\avc|u0|ACK1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK1~0_combout\ = (\avc|u0|SD_COUNTER\(5) & (\avc|u0|SD_COUNTER\(1) & (\avc|u0|SD_COUNTER\(2) $ (!\avc|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|ACK1~0_combout\);

-- Location: LCCOMB_X31_Y27_N14
\avc|u0|ACK1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK1~1_combout\ = (\avc|u0|SD_COUNTER\(4) & ((\avc|u0|ACK1~0_combout\ & (\avc|u0|Selector4~0_combout\)) # (!\avc|u0|ACK1~0_combout\ & ((\avc|u0|ACK1~regout\))))) # (!\avc|u0|SD_COUNTER\(4) & (((\avc|u0|ACK1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datab => \avc|u0|Selector4~0_combout\,
	datac => \avc|u0|ACK1~regout\,
	datad => \avc|u0|ACK1~0_combout\,
	combout => \avc|u0|ACK1~1_combout\);

-- Location: LCFF_X31_Y27_N15
\avc|u0|ACK1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|ACK1~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|ACK1~regout\);

-- Location: LCCOMB_X31_Y27_N20
\avc|u0|ACK2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK2~0_combout\ = (\avc|u0|SD_COUNTER\(5) & (\avc|u0|SD_COUNTER\(3) & \avc|u0|SD_COUNTER\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|ACK2~0_combout\);

-- Location: LCCOMB_X31_Y27_N22
\avc|u0|ACK2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK2~1_combout\ = (\avc|u0|ACK2~0_combout\ & ((\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER\(4) & \avc|u0|SD_COUNTER\(0))) # (!\avc|u0|SD_COUNTER\(2) & (!\avc|u0|SD_COUNTER\(4) & !\avc|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(4),
	datac => \avc|u0|ACK2~0_combout\,
	datad => \avc|u0|SD_COUNTER\(0),
	combout => \avc|u0|ACK2~1_combout\);

-- Location: LCCOMB_X31_Y27_N24
\avc|u0|ACK2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|ACK2~2_combout\ = (\avc|u0|ACK2~1_combout\ & (!\avc|u0|SD_COUNTER\(4) & (\I2C_SDAT~0\))) # (!\avc|u0|ACK2~1_combout\ & (((\avc|u0|ACK2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datab => \I2C_SDAT~0\,
	datac => \avc|u0|ACK2~regout\,
	datad => \avc|u0|ACK2~1_combout\,
	combout => \avc|u0|ACK2~2_combout\);

-- Location: LCFF_X31_Y27_N25
\avc|u0|ACK2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|ACK2~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|ACK2~regout\);

-- Location: LCCOMB_X30_Y27_N4
\avc|mSetup_ST~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mSetup_ST~12_combout\ = (!\avc|u0|ACK3~regout\ & (!\avc|u0|ACK1~regout\ & !\avc|u0|ACK2~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|ACK3~regout\,
	datac => \avc|u0|ACK1~regout\,
	datad => \avc|u0|ACK2~regout\,
	combout => \avc|mSetup_ST~12_combout\);

-- Location: LCCOMB_X29_Y25_N6
\avc|mSetup_ST~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mSetup_ST~13_combout\ = (!\avc|u0|END~regout\ & (\avc|mSetup_ST.0001~regout\ & \avc|mSetup_ST~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|END~regout\,
	datac => \avc|mSetup_ST.0001~regout\,
	datad => \avc|mSetup_ST~12_combout\,
	combout => \avc|mSetup_ST~13_combout\);

-- Location: LCFF_X29_Y25_N7
\avc|mSetup_ST.0010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|mSetup_ST~13_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mSetup_ST.0010~regout\);

-- Location: LCCOMB_X29_Y25_N16
\avc|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Selector0~0_combout\ = (\avc|mSetup_ST.0001~regout\ & (\avc|u0|END~regout\ & (\avc|mI2C_GO~regout\))) # (!\avc|mSetup_ST.0001~regout\ & (((\avc|mI2C_GO~regout\) # (!\avc|mSetup_ST.0010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mSetup_ST.0001~regout\,
	datab => \avc|u0|END~regout\,
	datac => \avc|mI2C_GO~regout\,
	datad => \avc|mSetup_ST.0010~regout\,
	combout => \avc|Selector0~0_combout\);

-- Location: LCFF_X29_Y25_N17
\avc|mI2C_GO\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|Selector0~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_GO~regout\);

-- Location: LCFF_X30_Y27_N9
\avc|u0|SD_COUNTER[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[0]~6_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(0));

-- Location: LCCOMB_X30_Y27_N14
\avc|u0|SD_COUNTER[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[3]~14_combout\ = (\avc|u0|SD_COUNTER\(3) & ((GND) # (!\avc|u0|SD_COUNTER[2]~13\))) # (!\avc|u0|SD_COUNTER\(3) & (\avc|u0|SD_COUNTER[2]~13\ $ (GND)))
-- \avc|u0|SD_COUNTER[3]~15\ = CARRY((\avc|u0|SD_COUNTER\(3)) # (!\avc|u0|SD_COUNTER[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(3),
	datad => VCC,
	cin => \avc|u0|SD_COUNTER[2]~13\,
	combout => \avc|u0|SD_COUNTER[3]~14_combout\,
	cout => \avc|u0|SD_COUNTER[3]~15\);

-- Location: LCFF_X30_Y27_N15
\avc|u0|SD_COUNTER[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[3]~14_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(3));

-- Location: LCCOMB_X30_Y27_N18
\avc|u0|SD_COUNTER[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD_COUNTER[5]~18_combout\ = \avc|u0|SD_COUNTER[4]~17\ $ (\avc|u0|SD_COUNTER\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \avc|u0|SD_COUNTER\(5),
	cin => \avc|u0|SD_COUNTER[4]~17\,
	combout => \avc|u0|SD_COUNTER[5]~18_combout\);

-- Location: LCFF_X30_Y27_N19
\avc|u0|SD_COUNTER[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD_COUNTER[5]~18_combout\,
	sdata => VCC,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => \avc|ALT_INV_mI2C_GO~regout\,
	ena => \avc|u0|SD_COUNTER[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD_COUNTER\(5));

-- Location: LCCOMB_X25_Y26_N18
\avc|LessThan2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan2~0_combout\ = (!\avc|LUT_INDEX\(4) & (((!\avc|LUT_INDEX\(2) & !\avc|LUT_INDEX\(1))) # (!\avc|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(3),
	combout => \avc|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y26_N28
\avc|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LessThan2~1_combout\ = (\avc|LUT_INDEX\(5)) # (!\avc|LessThan2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(5),
	datad => \avc|LessThan2~0_combout\,
	combout => \avc|LessThan2~1_combout\);

-- Location: LCCOMB_X29_Y25_N12
\avc|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Selector1~0_combout\ = (!\avc|mSetup_ST.0010~regout\ & ((\avc|u0|END~regout\) # ((\avc|mSetup_ST~12_combout\) # (!\avc|mSetup_ST.0001~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|mSetup_ST.0010~regout\,
	datab => \avc|u0|END~regout\,
	datac => \avc|mSetup_ST.0001~regout\,
	datad => \avc|mSetup_ST~12_combout\,
	combout => \avc|Selector1~0_combout\);

-- Location: LCFF_X29_Y25_N13
\avc|mSetup_ST.0000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|Selector1~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \avc|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mSetup_ST.0000~regout\);

-- Location: LCCOMB_X29_Y25_N18
\avc|mI2C_DATA[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_DATA[22]~0_combout\ = (\KEY~combout\(0) & !\avc|mSetup_ST.0000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datad => \avc|mSetup_ST.0000~regout\,
	combout => \avc|mI2C_DATA[22]~0_combout\);

-- Location: LCCOMB_X28_Y26_N22
\avc|mI2C_DATA[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|mI2C_DATA[22]~1_combout\ = (\avc|mI2C_DATA[22]~0_combout\ & (((\avc|Mux13~0_combout\) # (!\avc|LUT_INDEX\(5))) # (!\avc|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|mI2C_DATA[22]~0_combout\,
	datad => \avc|Mux13~0_combout\,
	combout => \avc|mI2C_DATA[22]~1_combout\);

-- Location: LCFF_X27_Y26_N7
\avc|mI2C_DATA[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|LessThan2~1_combout\,
	sload => VCC,
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(22));

-- Location: LCCOMB_X28_Y27_N22
\avc|u0|SD[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[22]~feeder_combout\ = \avc|mI2C_DATA\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(22),
	combout => \avc|u0|SD[22]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N22
\avc|u0|SD[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[22]~0_combout\ = (\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER\(3) & (\avc|u0|SD_COUNTER\(4) & \avc|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD_COUNTER\(4),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|SD[22]~0_combout\);

-- Location: LCCOMB_X30_Y27_N30
\avc|u0|SD[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[22]~1_combout\ = (\KEY~combout\(0) & (\avc|u0|SD_COUNTER\(5) & (!\avc|u0|SD_COUNTER\(0) & \avc|u0|SD[22]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SD_COUNTER\(0),
	datad => \avc|u0|SD[22]~0_combout\,
	combout => \avc|u0|SD[22]~1_combout\);

-- Location: LCFF_X28_Y27_N23
\avc|u0|SD[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[22]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(22));

-- Location: LCCOMB_X25_Y26_N24
\avc|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux14~0_combout\ = (\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(3)) # ((!\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(5))))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) & ((\avc|LUT_INDEX\(3)) # (\avc|LUT_INDEX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(5),
	combout => \avc|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y26_N30
\avc|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux14~2_combout\ = (\avc|LUT_INDEX\(4) & (((\avc|Mux14~0_combout\) # (!\avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(4) & ((\avc|Mux14~1_combout\ & (\avc|Mux14~0_combout\ & !\avc|LUT_INDEX\(0))) # (!\avc|Mux14~1_combout\ & (!\avc|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux14~1_combout\,
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux14~0_combout\,
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y26_N8
\avc|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux14~3_combout\ = (\avc|Mux14~0_combout\ & ((\avc|LUT_INDEX\(5) $ (\avc|Mux14~2_combout\)))) # (!\avc|Mux14~0_combout\ & (\avc|Mux14~2_combout\ & (\avc|Mux14~1_combout\ $ (\avc|LUT_INDEX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux14~1_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux14~0_combout\,
	datad => \avc|Mux14~2_combout\,
	combout => \avc|Mux14~3_combout\);

-- Location: LCCOMB_X28_Y26_N12
\avc|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux2~0_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(1)) # ((\avc|LUT_INDEX\(2)) # (\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(3),
	datad => \avc|LUT_INDEX\(4),
	combout => \avc|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y26_N10
\avc|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux2~1_combout\ = (!\avc|Mux2~0_combout\) # (!\avc|LUT_INDEX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \avc|LUT_INDEX\(5),
	datad => \avc|Mux2~0_combout\,
	combout => \avc|Mux2~1_combout\);

-- Location: CLKCTRL_G11
\avc|Mux2~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \avc|Mux2~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \avc|Mux2~1clkctrl_outclk\);

-- Location: LCCOMB_X25_Y26_N10
\avc|LUT_DATA[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(13) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux14~3_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(13),
	datac => \avc|Mux14~3_combout\,
	datad => \avc|Mux2~1clkctrl_outclk\,
	combout => \avc|LUT_DATA\(13));

-- Location: LCFF_X25_Y26_N11
\avc|mI2C_DATA[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(13),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(13));

-- Location: LCFF_X29_Y27_N27
\avc|u0|SD[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(13),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(13));

-- Location: LCCOMB_X29_Y27_N26
\avc|u0|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~10_combout\ = (!\avc|u0|SD_COUNTER\(3) & ((\avc|u0|SD_COUNTER\(1) & (\avc|u0|SD\(15))) # (!\avc|u0|SD_COUNTER\(1) & ((\avc|u0|SD\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(15),
	datab => \avc|u0|SD_COUNTER\(1),
	datac => \avc|u0|SD\(13),
	datad => \avc|u0|SD_COUNTER\(3),
	combout => \avc|u0|Mux0~10_combout\);

-- Location: LCCOMB_X29_Y27_N0
\avc|u0|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~11_combout\ = (\avc|u0|Mux0~10_combout\) # ((\avc|u0|SD_COUNTER\(3) & (\avc|u0|SD\(22) $ (!\avc|u0|SD_COUNTER\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(3),
	datab => \avc|u0|SD\(22),
	datac => \avc|u0|SD_COUNTER\(1),
	datad => \avc|u0|Mux0~10_combout\,
	combout => \avc|u0|Mux0~11_combout\);

-- Location: LCCOMB_X28_Y27_N20
\avc|u0|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~13_combout\ = (\avc|u0|SD_COUNTER\(1) & (((\avc|u0|SD_COUNTER\(3)) # (!\avc|u0|SD\(22))))) # (!\avc|u0|SD_COUNTER\(1) & (!\avc|u0|SDO~regout\ & ((\avc|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SDO~regout\,
	datab => \avc|u0|SD\(22),
	datac => \avc|u0|SD_COUNTER\(1),
	datad => \avc|u0|SD_COUNTER\(3),
	combout => \avc|u0|Mux0~13_combout\);

-- Location: LCCOMB_X29_Y27_N2
\avc|u0|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~12_combout\ = (!\avc|u0|SD_COUNTER\(3) & !\avc|u0|SD_COUNTER\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|Mux0~12_combout\);

-- Location: LCCOMB_X28_Y27_N2
\avc|u0|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~14_combout\ = (\avc|u0|SD_COUNTER\(2) & ((\avc|u0|SD_COUNTER\(0) & (\avc|u0|Mux0~13_combout\)) # (!\avc|u0|SD_COUNTER\(0) & ((\avc|u0|Mux0~12_combout\))))) # (!\avc|u0|SD_COUNTER\(2) & (!\avc|u0|SD_COUNTER\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(0),
	datac => \avc|u0|Mux0~13_combout\,
	datad => \avc|u0|Mux0~12_combout\,
	combout => \avc|u0|Mux0~14_combout\);

-- Location: LCCOMB_X28_Y27_N4
\avc|u0|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~17_combout\ = (\avc|u0|SD_COUNTER\(2) & (((\avc|u0|Mux0~14_combout\)))) # (!\avc|u0|SD_COUNTER\(2) & ((\avc|u0|Mux0~14_combout\ & (\avc|u0|Mux0~16_combout\)) # (!\avc|u0|Mux0~14_combout\ & ((\avc|u0|Mux0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|Mux0~16_combout\,
	datab => \avc|u0|SD_COUNTER\(2),
	datac => \avc|u0|Mux0~11_combout\,
	datad => \avc|u0|Mux0~14_combout\,
	combout => \avc|u0|Mux0~17_combout\);

-- Location: LCCOMB_X29_Y26_N8
\avc|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~0_combout\ = (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y26_N20
\avc|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux4~0_combout\ = (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(1)) # (!\avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(3) & !\avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(3),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y26_N20
\avc|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux4~2_combout\ = (\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(3) $ (((\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(2)))))) # (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux4~2_combout\);

-- Location: LCCOMB_X29_Y26_N2
\avc|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux4~1_combout\ = (\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(0) & (\avc|LUT_INDEX\(3) $ (!\avc|LUT_INDEX\(1))))) # (!\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(1))) # (!\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux4~1_combout\);

-- Location: LCCOMB_X29_Y26_N30
\avc|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux4~3_combout\ = (\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(4))) # (!\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(4) & ((\avc|Mux4~1_combout\))) # (!\avc|LUT_INDEX\(4) & (\avc|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(4),
	datac => \avc|Mux4~2_combout\,
	datad => \avc|Mux4~1_combout\,
	combout => \avc|Mux4~3_combout\);

-- Location: LCCOMB_X29_Y26_N14
\avc|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux4~4_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux4~3_combout\ & (\avc|Mux11~0_combout\)) # (!\avc|Mux4~3_combout\ & ((\avc|Mux4~0_combout\))))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|Mux11~0_combout\,
	datac => \avc|Mux4~0_combout\,
	datad => \avc|Mux4~3_combout\,
	combout => \avc|Mux4~4_combout\);

-- Location: LCCOMB_X29_Y26_N6
\avc|LUT_DATA[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(2) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux4~4_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(2),
	datac => \avc|Mux4~4_combout\,
	datad => \avc|Mux2~1clkctrl_outclk\,
	combout => \avc|LUT_DATA\(2));

-- Location: LCFF_X29_Y26_N7
\avc|mI2C_DATA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(2),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(2));

-- Location: LCCOMB_X29_Y27_N8
\avc|u0|SD[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SD[2]~feeder_combout\ = \avc|mI2C_DATA\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \avc|mI2C_DATA\(2),
	combout => \avc|u0|SD[2]~feeder_combout\);

-- Location: LCFF_X29_Y27_N9
\avc|u0|SD[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SD[2]~feeder_combout\,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(2));

-- Location: LCCOMB_X30_Y26_N14
\avc|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~4_combout\ = (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(0) $ (\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(0),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(3),
	combout => \avc|Mux5~4_combout\);

-- Location: LCCOMB_X30_Y26_N24
\avc|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~0_combout\ = (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(4) $ (\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(0),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(3),
	combout => \avc|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y26_N6
\avc|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~2_combout\ = (\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2) $ (((\avc|LUT_INDEX\(4) & \avc|LUT_INDEX\(0)))))) # (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(0) & ((\avc|LUT_INDEX\(2)) # (\avc|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(4),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y26_N12
\avc|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~3_combout\ = (\avc|LUT_INDEX\(5) & (((\avc|LUT_INDEX\(1))))) # (!\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(1) & (!\avc|Mux5~1_combout\)) # (!\avc|LUT_INDEX\(1) & ((\avc|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux5~1_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|Mux5~2_combout\,
	combout => \avc|Mux5~3_combout\);

-- Location: LCCOMB_X30_Y26_N28
\avc|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux5~5_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux5~3_combout\ & (\avc|Mux5~4_combout\)) # (!\avc|Mux5~3_combout\ & ((\avc|Mux5~0_combout\))))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|Mux5~4_combout\,
	datac => \avc|Mux5~0_combout\,
	datad => \avc|Mux5~3_combout\,
	combout => \avc|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y26_N20
\avc|LUT_DATA[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(1) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux5~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(1),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux5~5_combout\,
	combout => \avc|LUT_DATA\(1));

-- Location: LCFF_X30_Y26_N21
\avc|mI2C_DATA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(1),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(1));

-- Location: LCFF_X29_Y27_N15
\avc|u0|SD[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(1),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(1));

-- Location: LCCOMB_X31_Y26_N8
\avc|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~0_combout\ = (!\avc|LUT_INDEX\(5) & (!\avc|LUT_INDEX\(0) & \avc|LUT_INDEX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(0),
	datad => \avc|LUT_INDEX\(2),
	combout => \avc|Mux9~0_combout\);

-- Location: LCCOMB_X31_Y26_N14
\avc|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~4_combout\ = (\avc|LUT_INDEX\(5)) # ((\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(2) & \avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(1),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux9~4_combout\);

-- Location: LCCOMB_X30_Y26_N30
\avc|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~1_combout\ = (\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(0)))) # (!\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(0))))) # (!\avc|LUT_INDEX\(2) & (((\avc|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux9~1_combout\);

-- Location: LCCOMB_X31_Y26_N26
\avc|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~2_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(1) & (!\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(1) & ((!\avc|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux9~2_combout\);

-- Location: LCCOMB_X31_Y26_N28
\avc|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~3_combout\ = (\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3))) # (!\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(3) & (\avc|Mux9~1_combout\)) # (!\avc|LUT_INDEX\(3) & ((\avc|Mux9~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|Mux9~1_combout\,
	datad => \avc|Mux9~2_combout\,
	combout => \avc|Mux9~3_combout\);

-- Location: LCCOMB_X31_Y26_N12
\avc|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux9~5_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|Mux9~3_combout\ & ((!\avc|Mux9~4_combout\))) # (!\avc|Mux9~3_combout\ & (\avc|Mux9~0_combout\)))) # (!\avc|LUT_INDEX\(4) & (((\avc|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|Mux9~0_combout\,
	datac => \avc|Mux9~4_combout\,
	datad => \avc|Mux9~3_combout\,
	combout => \avc|Mux9~5_combout\);

-- Location: LCCOMB_X31_Y26_N20
\avc|LUT_DATA[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(8) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux9~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(8),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux9~5_combout\,
	combout => \avc|LUT_DATA\(8));

-- Location: LCFF_X31_Y26_N21
\avc|mI2C_DATA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(8),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(8));

-- Location: LCFF_X29_Y27_N23
\avc|u0|SD[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(8),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(8));

-- Location: LCCOMB_X29_Y27_N22
\avc|u0|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~1_combout\ = (\avc|u0|SD_COUNTER\(3) & ((\avc|u0|SD_COUNTER\(0) & (\avc|u0|SD\(9))) # (!\avc|u0|SD_COUNTER\(0) & ((\avc|u0|SD\(8)))))) # (!\avc|u0|SD_COUNTER\(3) & (((!\avc|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(9),
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD\(8),
	datad => \avc|u0|SD_COUNTER\(0),
	combout => \avc|u0|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y27_N14
\avc|u0|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~2_combout\ = (\avc|u0|SD_COUNTER\(3) & (((\avc|u0|Mux0~1_combout\)))) # (!\avc|u0|SD_COUNTER\(3) & ((\avc|u0|Mux0~1_combout\ & ((\avc|u0|SD\(1)))) # (!\avc|u0|Mux0~1_combout\ & (\avc|u0|SD\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(3),
	datab => \avc|u0|SD\(2),
	datac => \avc|u0|SD\(1),
	datad => \avc|u0|Mux0~1_combout\,
	combout => \avc|u0|Mux0~2_combout\);

-- Location: LCCOMB_X30_Y26_N18
\avc|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux8~1_combout\ = (\avc|LUT_INDEX\(5)) # ((\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2) & !\avc|LUT_INDEX\(0))) # (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(2) & \avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux8~1_combout\);

-- Location: LCCOMB_X30_Y26_N16
\avc|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux8~2_combout\ = (\avc|LUT_INDEX\(0) & (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(2))))) # (!\avc|LUT_INDEX\(0) & (\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(3) $ (!\avc|LUT_INDEX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(2),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux8~2_combout\);

-- Location: LCCOMB_X29_Y26_N0
\avc|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux13~1_combout\ = (!\avc|LUT_INDEX\(2) & (!\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(1) & !\avc|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux13~1_combout\);

-- Location: LCCOMB_X29_Y26_N26
\avc|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux8~0_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux13~1_combout\))) # (!\avc|LUT_INDEX\(5) & (\avc|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(5),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|Mux13~1_combout\,
	combout => \avc|Mux8~0_combout\);

-- Location: LCCOMB_X30_Y26_N22
\avc|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux8~3_combout\ = (\avc|Mux8~1_combout\ & ((\avc|LUT_INDEX\(4) & ((\avc|Mux8~0_combout\))) # (!\avc|LUT_INDEX\(4) & (\avc|Mux8~2_combout\)))) # (!\avc|Mux8~1_combout\ & ((\avc|Mux8~0_combout\ & ((\avc|Mux8~2_combout\))) # (!\avc|Mux8~0_combout\ & 
-- (\avc|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|Mux8~1_combout\,
	datac => \avc|Mux8~2_combout\,
	datad => \avc|Mux8~0_combout\,
	combout => \avc|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y26_N10
\avc|LUT_DATA[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(7) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux8~3_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_DATA\(7),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux8~3_combout\,
	combout => \avc|LUT_DATA\(7));

-- Location: LCFF_X30_Y26_N11
\avc|mI2C_DATA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(7),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(7));

-- Location: LCFF_X29_Y27_N17
\avc|u0|SD[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(7),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(7));

-- Location: LCCOMB_X29_Y27_N16
\avc|u0|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~3_combout\ = (\avc|u0|SD_COUNTER\(0) & ((\avc|u0|SD\(0)) # ((\avc|u0|SD_COUNTER\(3))))) # (!\avc|u0|SD_COUNTER\(0) & (((\avc|u0|SD\(7)) # (!\avc|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(0),
	datab => \avc|u0|SD_COUNTER\(0),
	datac => \avc|u0|SD\(7),
	datad => \avc|u0|SD_COUNTER\(3),
	combout => \avc|u0|Mux0~3_combout\);

-- Location: LCCOMB_X32_Y26_N14
\avc|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~1_combout\ = (\avc|LUT_INDEX\(3) & (!\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2) & ((!\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux11~1_combout\);

-- Location: LCCOMB_X32_Y26_N24
\avc|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~2_combout\ = (\avc|LUT_INDEX\(3) & (\avc|LUT_INDEX\(2) $ (((\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0)))))) # (!\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(2) & (\avc|LUT_INDEX\(1) & \avc|LUT_INDEX\(0))) # (!\avc|LUT_INDEX\(2) & ((\avc|LUT_INDEX\(1)) # 
-- (\avc|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux11~2_combout\);

-- Location: LCCOMB_X32_Y26_N30
\avc|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~3_combout\ = (\avc|LUT_INDEX\(1) & (((\avc|LUT_INDEX\(0)) # (!\avc|LUT_INDEX\(2))) # (!\avc|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(3),
	datab => \avc|LUT_INDEX\(2),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux11~3_combout\);

-- Location: LCCOMB_X32_Y26_N0
\avc|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~4_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(5)) # ((!\avc|Mux11~2_combout\)))) # (!\avc|LUT_INDEX\(4) & (!\avc|LUT_INDEX\(5) & ((\avc|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux11~2_combout\,
	datad => \avc|Mux11~3_combout\,
	combout => \avc|Mux11~4_combout\);

-- Location: LCCOMB_X32_Y26_N6
\avc|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux11~5_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|Mux11~4_combout\ & (\avc|Mux11~0_combout\)) # (!\avc|Mux11~4_combout\ & ((!\avc|Mux11~1_combout\))))) # (!\avc|LUT_INDEX\(5) & (((\avc|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|Mux11~0_combout\,
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux11~1_combout\,
	datad => \avc|Mux11~4_combout\,
	combout => \avc|Mux11~5_combout\);

-- Location: LCCOMB_X32_Y26_N22
\avc|LUT_DATA[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(10) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux11~5_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(10),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux11~5_combout\,
	combout => \avc|LUT_DATA\(10));

-- Location: LCFF_X32_Y26_N23
\avc|mI2C_DATA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(10),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(10));

-- Location: LCFF_X29_Y27_N5
\avc|u0|SD[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(10),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(10));

-- Location: LCCOMB_X27_Y26_N14
\avc|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux12~0_combout\ = (\avc|LUT_INDEX\(0) & (\avc|LUT_INDEX\(4) & ((!\avc|LUT_INDEX\(1))))) # (!\avc|LUT_INDEX\(0) & (((\avc|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y26_N0
\avc|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux12~1_combout\ = (\avc|LUT_INDEX\(4) & ((\avc|LUT_INDEX\(1) & ((!\avc|LUT_INDEX\(0)))) # (!\avc|LUT_INDEX\(1) & (\avc|LUT_INDEX\(3))))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(3) & ((\avc|LUT_INDEX\(1)) # (\avc|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(3),
	datac => \avc|LUT_INDEX\(1),
	datad => \avc|LUT_INDEX\(0),
	combout => \avc|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y26_N20
\avc|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux12~3_combout\ = (\avc|LUT_INDEX\(4) & (!\avc|Mux12~1_combout\ & (\avc|LUT_INDEX\(5) $ (!\avc|Mux12~0_combout\)))) # (!\avc|LUT_INDEX\(4) & (\avc|LUT_INDEX\(5) & (\avc|Mux12~0_combout\ $ (\avc|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux12~0_combout\,
	datad => \avc|Mux12~1_combout\,
	combout => \avc|Mux12~3_combout\);

-- Location: LCCOMB_X27_Y26_N2
\avc|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux12~2_combout\ = (\avc|LUT_INDEX\(5) & ((\avc|LUT_INDEX\(4) $ (!\avc|Mux12~1_combout\)) # (!\avc|Mux12~0_combout\))) # (!\avc|LUT_INDEX\(5) & (\avc|Mux12~1_combout\ & ((\avc|Mux12~0_combout\) # (!\avc|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(4),
	datab => \avc|LUT_INDEX\(5),
	datac => \avc|Mux12~0_combout\,
	datad => \avc|Mux12~1_combout\,
	combout => \avc|Mux12~2_combout\);

-- Location: LCCOMB_X27_Y26_N30
\avc|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|Mux12~4_combout\ = \avc|Mux12~3_combout\ $ (((\avc|LUT_INDEX\(2) & !\avc|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|LUT_INDEX\(2),
	datac => \avc|Mux12~3_combout\,
	datad => \avc|Mux12~2_combout\,
	combout => \avc|Mux12~4_combout\);

-- Location: LCCOMB_X27_Y26_N26
\avc|LUT_DATA[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|LUT_DATA\(11) = (GLOBAL(\avc|Mux2~1clkctrl_outclk\) & ((\avc|Mux12~4_combout\))) # (!GLOBAL(\avc|Mux2~1clkctrl_outclk\) & (\avc|LUT_DATA\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \avc|LUT_DATA\(11),
	datac => \avc|Mux2~1clkctrl_outclk\,
	datad => \avc|Mux12~4_combout\,
	combout => \avc|LUT_DATA\(11));

-- Location: LCFF_X27_Y26_N27
\avc|mI2C_DATA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|LUT_DATA\(11),
	ena => \avc|mI2C_DATA[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|mI2C_DATA\(11));

-- Location: LCFF_X29_Y27_N29
\avc|u0|SD[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	sdata => \avc|mI2C_DATA\(11),
	sload => VCC,
	ena => \avc|u0|SD[22]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SD\(11));

-- Location: LCCOMB_X29_Y27_N28
\avc|u0|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~4_combout\ = (\avc|u0|SD_COUNTER\(3) & (((\avc|u0|SD\(11) & \avc|u0|SD_COUNTER\(0))))) # (!\avc|u0|SD_COUNTER\(3) & ((\avc|u0|SD\(4)) # ((!\avc|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(4),
	datab => \avc|u0|SD_COUNTER\(3),
	datac => \avc|u0|SD\(11),
	datad => \avc|u0|SD_COUNTER\(0),
	combout => \avc|u0|Mux0~4_combout\);

-- Location: LCCOMB_X29_Y27_N4
\avc|u0|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~5_combout\ = (\avc|u0|SD_COUNTER\(0) & (((\avc|u0|Mux0~4_combout\)))) # (!\avc|u0|SD_COUNTER\(0) & ((\avc|u0|Mux0~4_combout\ & (\avc|u0|SD\(3))) # (!\avc|u0|Mux0~4_combout\ & ((\avc|u0|SD\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD\(3),
	datab => \avc|u0|SD_COUNTER\(0),
	datac => \avc|u0|SD\(10),
	datad => \avc|u0|Mux0~4_combout\,
	combout => \avc|u0|Mux0~5_combout\);

-- Location: LCCOMB_X28_Y27_N28
\avc|u0|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~6_combout\ = (\avc|u0|SD_COUNTER\(2) & (\avc|u0|SD_COUNTER\(1) & ((\avc|u0|Mux0~5_combout\)))) # (!\avc|u0|SD_COUNTER\(2) & (((\avc|u0|Mux0~3_combout\)) # (!\avc|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(1),
	datac => \avc|u0|Mux0~3_combout\,
	datad => \avc|u0|Mux0~5_combout\,
	combout => \avc|u0|Mux0~6_combout\);

-- Location: LCCOMB_X28_Y27_N0
\avc|u0|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~9_combout\ = (\avc|u0|SD_COUNTER\(1) & (((\avc|u0|Mux0~6_combout\)))) # (!\avc|u0|SD_COUNTER\(1) & ((\avc|u0|Mux0~6_combout\ & (\avc|u0|Mux0~8_combout\)) # (!\avc|u0|Mux0~6_combout\ & ((\avc|u0|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|Mux0~8_combout\,
	datab => \avc|u0|SD_COUNTER\(1),
	datac => \avc|u0|Mux0~2_combout\,
	datad => \avc|u0|Mux0~6_combout\,
	combout => \avc|u0|Mux0~9_combout\);

-- Location: LCCOMB_X28_Y27_N18
\avc|u0|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~18_combout\ = (\avc|u0|SD_COUNTER\(4) & (\avc|u0|SD_COUNTER\(5) & (\avc|u0|Mux0~17_combout\))) # (!\avc|u0|SD_COUNTER\(4) & (((\avc|u0|Mux0~9_combout\)) # (!\avc|u0|SD_COUNTER\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(4),
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|Mux0~17_combout\,
	datad => \avc|u0|Mux0~9_combout\,
	combout => \avc|u0|Mux0~18_combout\);

-- Location: LCCOMB_X28_Y27_N8
\avc|u0|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|Mux0~19_combout\ = (\avc|u0|SD_COUNTER\(5) & (((!\avc|u0|Mux0~18_combout\)))) # (!\avc|u0|SD_COUNTER\(5) & (\avc|u0|SDO~regout\ & ((\avc|u0|Mux0~18_combout\) # (!\avc|u0|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|Mux0~0_combout\,
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SDO~regout\,
	datad => \avc|u0|Mux0~18_combout\,
	combout => \avc|u0|Mux0~19_combout\);

-- Location: LCFF_X28_Y27_N9
\avc|u0|SDO\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|Mux0~19_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SDO~regout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: PLL_1
\Audio_Controller|Audio_Clock|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 16,
	c0_initial => 1,
	c0_low => 16,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 4,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_duty_cycle => 50,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 8,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 2500,
	vco_max => 3333,
	vco_min => 2000,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	inclk => \Audio_Controller|Audio_Clock|altpll_component|pll_INCLK_bus\,
	clk => \Audio_Controller|Audio_Clock|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y15_N24
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~0_combout\ = (\AUD_ADCDAT~combout\ & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AUD_ADCDAT~combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~0_combout\);

-- Location: LCFF_X27_Y16_N21
\Audio_Controller|Bit_Clock_Edges|cur_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \AUD_BCLK~0\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\);

-- Location: LCFF_X27_Y16_N13
\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \AUD_ADCLRCK~0\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\);

-- Location: LCFF_X27_Y16_N19
\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\);

-- Location: LCCOMB_X27_Y17_N4
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout\ = \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) $ (VCC)
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\ = CARRY(\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\);

-- Location: LCCOMB_X27_Y16_N0
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\ = (\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\ $ (\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\)) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datab => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\);

-- Location: LCFF_X27_Y16_N7
\Audio_Controller|Bit_Clock_Edges|last_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\);

-- Location: LCCOMB_X27_Y16_N6
\Audio_Controller|Bit_Clock_Edges|falling_edge\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ = (\Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\) # (!\Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\,
	datac => \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\,
	combout => \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\);

-- Location: LCCOMB_X27_Y17_N2
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\) # ((!\Audio_Controller|Bit_Clock_Edges|falling_edge~combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\,
	datad => \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\);

-- Location: LCFF_X27_Y17_N5
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~6_combout\,
	sdata => \KEY~combout\(0),
	sload => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0));

-- Location: LCCOMB_X27_Y17_N6
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\ & 
-- VCC)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\))
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\ = CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1) & !\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[0]~7\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~9\);

-- Location: LCFF_X27_Y17_N9
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[2]~10_combout\,
	sdata => \KEY~combout\(0),
	sload => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2));

-- Location: LCFF_X27_Y17_N7
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~8_combout\,
	sdata => \KEY~combout\(0),
	sload => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1));

-- Location: LCCOMB_X27_Y17_N0
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\ = (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3) & (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0) & !\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(3),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(2),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(0),
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(1),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\);

-- Location: LCCOMB_X27_Y17_N18
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4)) # 
-- ((\Audio_Controller|Bit_Clock_Edges|falling_edge~combout\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter\(4),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|bit_counter[1]~5_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\,
	datad => \Audio_Controller|Bit_Clock_Edges|falling_edge~combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\);

-- Location: LCCOMB_X28_Y16_N4
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\) # (\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\ $ 
-- (\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~0_combout\,
	datad => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~1_combout\);

-- Location: LCFF_X28_Y16_N5
\Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~1_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\);

-- Location: LCCOMB_X27_Y16_N16
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\ = ((!\Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\ & (\Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\ & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\,
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_Out_Bit_Counter|counting~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\);

-- Location: LCFF_X25_Y15_N25
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~0_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1));

-- Location: LCCOMB_X29_Y15_N6
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ 
-- (VCC)
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y15_N30
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X28_Y16_N30
\Audio_Controller|done_adc_channel_sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|done_adc_channel_sync~0_combout\ = (\Audio_Controller|done_adc_channel_sync~regout\) # ((!\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\ & \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datac => \Audio_Controller|done_adc_channel_sync~regout\,
	datad => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	combout => \Audio_Controller|done_adc_channel_sync~0_combout\);

-- Location: LCFF_X28_Y16_N31
\Audio_Controller|done_adc_channel_sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|done_adc_channel_sync~0_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|done_adc_channel_sync~regout\);

-- Location: LCCOMB_X27_Y16_N12
\Audio_Controller|Audio_In_Deserializer|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|comb~0_combout\ = (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ & (\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\ & 
-- (!\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\ & \Audio_Controller|done_adc_channel_sync~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datab => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datac => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datad => \Audio_Controller|done_adc_channel_sync~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\);

-- Location: LCCOMB_X29_Y15_N0
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: LCFF_X29_Y15_N7
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X29_Y15_N8
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) 
-- & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X29_Y15_N9
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X29_Y15_N10
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & 
-- VCC))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y15_N11
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X29_Y15_N12
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) 
-- & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X29_Y15_N13
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X29_Y15_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & 
-- VCC))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X29_Y15_N15
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X29_Y15_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) 
-- & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: LCFF_X29_Y15_N17
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X29_Y15_N18
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ $ (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6),
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\);

-- Location: LCFF_X29_Y15_N19
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6));

-- Location: LCCOMB_X29_Y18_N14
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X29_Y18_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X29_Y18_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & ((VCC)))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (!\Audio_Controller|Audio_Out_Serializer|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X29_Y18_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (((\Audio_Controller|Audio_Out_Serializer|comb~0_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5)) # ((GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) $ (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X29_Y18_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\);

-- Location: LCCOMB_X27_Y16_N8
\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ = \AUD_DACLRCK~0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AUD_DACLRCK~0\,
	combout => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\);

-- Location: LCFF_X27_Y16_N9
\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\);

-- Location: LCFF_X27_Y16_N27
\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\);

-- Location: LCCOMB_X28_Y16_N28
\Audio_Controller|done_dac_channel_sync~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|done_dac_channel_sync~0_combout\ = (\Audio_Controller|done_dac_channel_sync~regout\) # ((!\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\ & \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datac => \Audio_Controller|done_dac_channel_sync~regout\,
	datad => \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\,
	combout => \Audio_Controller|done_dac_channel_sync~0_combout\);

-- Location: LCFF_X28_Y16_N29
\Audio_Controller|done_dac_channel_sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|done_dac_channel_sync~0_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|done_dac_channel_sync~regout\);

-- Location: LCCOMB_X29_Y20_N14
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y20_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ $ (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\)) 
-- # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: LCFF_X29_Y20_N15
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0));

-- Location: LCCOMB_X29_Y20_N16
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1)) # (GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: LCFF_X29_Y20_N17
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1));

-- Location: LCCOMB_X29_Y20_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) & VCC)))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\)))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ & (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y20_N19
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2));

-- Location: LCCOMB_X29_Y20_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) $ (((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\) # (VCC))))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)) # (GND))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: LCFF_X29_Y20_N21
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3));

-- Location: LCCOMB_X29_Y20_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & VCC)))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) $ (((VCC) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\)))))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ & (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: LCFF_X29_Y20_N23
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4));

-- Location: LCFF_X29_Y20_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5));

-- Location: LCCOMB_X28_Y20_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4) & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0) & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LCCOMB_X28_Y20_N28
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LCCOMB_X28_Y20_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LCFF_X28_Y20_N9
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\);

-- Location: LCCOMB_X29_Y19_N0
\Audio_Controller|Audio_Out_Serializer|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|comb~1_combout\ = (\Audio_Controller|audio_in_available~regout\ & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ & 
-- \Audio_Controller|audio_out_allowed~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|audio_in_available~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \Audio_Controller|audio_out_allowed~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\);

-- Location: LCCOMB_X28_Y19_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: LCCOMB_X28_Y19_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\)) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\);

-- Location: LCCOMB_X28_Y19_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout\);

-- Location: LCFF_X28_Y19_N1
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\);

-- Location: LCCOMB_X28_Y19_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: LCCOMB_X28_Y19_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\))) # (!\Audio_Controller|Audio_Out_Serializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\);

-- Location: LCFF_X28_Y19_N21
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\);

-- Location: LCCOMB_X27_Y16_N10
\Audio_Controller|Audio_Out_Serializer|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|always4~0_combout\ = (\Audio_Controller|done_dac_channel_sync~regout\ & (\Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\ $ (\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datac => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datad => \Audio_Controller|done_dac_channel_sync~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|always4~0_combout\);

-- Location: LCCOMB_X27_Y18_N16
\Audio_Controller|Audio_Out_Serializer|read_left_channel\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ & (\Audio_Controller|Audio_Out_Serializer|always4~0_combout\ & \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\,
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|always4~0_combout\,
	datad => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\);

-- Location: LCCOMB_X28_Y19_N14
\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) # ((!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\);

-- Location: LCFF_X28_Y19_N15
\Audio_Controller|Audio_Out_Serializer|left_channel_was_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~0_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\);

-- Location: LCCOMB_X27_Y16_N22
\Audio_Controller|Audio_Out_Serializer|read_right_channel~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ = (!\Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\ & (\Audio_Controller|done_dac_channel_sync~regout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\ & \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|DAC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datab => \Audio_Controller|done_dac_channel_sync~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|left_channel_was_read~regout\,
	datad => \Audio_Controller|DAC_Left_Right_Clock_Edges|last_test_clk~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\);

-- Location: LCCOMB_X28_Y18_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: LCFF_X29_Y18_N27
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6));

-- Location: LCFF_X29_Y18_N19
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2));

-- Location: LCCOMB_X28_Y18_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|comb~0_combout\ & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LCCOMB_X28_Y18_N14
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\) # ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) & 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LCFF_X28_Y18_N15
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\);

-- Location: LCCOMB_X29_Y18_N28
\Audio_Controller|Audio_Out_Serializer|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|comb~0_combout\ = (\Audio_Controller|audio_out_allowed~regout\ & (\Audio_Controller|audio_in_available~regout\ & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|audio_out_allowed~regout\,
	datac => \Audio_Controller|audio_in_available~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|comb~0_combout\);

-- Location: LCFF_X29_Y18_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5));

-- Location: LCFF_X29_Y18_N23
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4));

-- Location: LCFF_X29_Y18_N15
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0));

-- Location: LCCOMB_X28_Y18_N16
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => VCC,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout\);

-- Location: LCCOMB_X28_Y18_N18
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~3_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout\);

-- Location: LCCOMB_X28_Y18_N20
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) & 
-- !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~5_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout\);

-- Location: LCCOMB_X28_Y18_N22
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~7_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout\);

-- Location: LCCOMB_X28_Y18_N24
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) & 
-- !\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~9_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\);

-- Location: LCCOMB_X28_Y18_N26
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\) # (GND))) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & 
-- (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\))
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~11_cout\,
	combout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13\);

-- Location: LCFF_X28_Y18_N27
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~12_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6));

-- Location: LCCOMB_X28_Y20_N14
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(1),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(0),
	datad => VCC,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout\);

-- Location: LCCOMB_X28_Y20_N16
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~3_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout\);

-- Location: LCCOMB_X28_Y20_N18
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3) & 
-- !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~5_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout\);

-- Location: LCCOMB_X28_Y20_N20
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout\ = CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~7_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout\);

-- Location: LCCOMB_X28_Y20_N22
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\ = CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5) & 
-- !\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~9_cout\,
	cout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~11_cout\);

-- Location: LCCOMB_X28_Y20_N26
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout\ = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	cin => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]~13\,
	combout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout\);

-- Location: LCFF_X28_Y20_N27
\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]~14_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7));

-- Location: LCCOMB_X28_Y18_N28
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout\ = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ $ 
-- (!\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	cin => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]~13\,
	combout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout\);

-- Location: LCFF_X28_Y18_N29
\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]~14_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7));

-- Location: LCCOMB_X28_Y18_N12
\Audio_Controller|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|always1~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6) & ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6)) # 
-- ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7))))) # (!\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6) & (\Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7) & 
-- ((\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6)) # (\Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(6),
	datab => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(6),
	datac => \Audio_Controller|Audio_Out_Serializer|left_channel_fifo_write_space\(7),
	datad => \Audio_Controller|Audio_Out_Serializer|right_channel_fifo_write_space\(7),
	combout => \Audio_Controller|always1~0_combout\);

-- Location: LCFF_X28_Y18_N13
\Audio_Controller|audio_out_allowed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|always1~0_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|audio_out_allowed~regout\);

-- Location: LCFF_X27_Y16_N31
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\);

-- Location: LCCOMB_X27_Y16_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|comb~3_combout\ $ (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCCOMB_X27_Y16_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\) # (\Audio_Controller|Audio_In_Deserializer|comb~3_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LCCOMB_X27_Y16_N28
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|comb~2_combout\) # ((!\Audio_Controller|Audio_In_Deserializer|comb~3_combout\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: LCFF_X27_Y16_N29
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\);

-- Location: LCCOMB_X28_Y16_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\) 
-- # (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~3_combout\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ & (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ $ (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\);

-- Location: LCFF_X28_Y16_N3
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\);

-- Location: LCCOMB_X27_Y16_N4
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & (((!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ & (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: LCCOMB_X27_Y16_N30
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\);

-- Location: LCCOMB_X28_Y16_N20
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ & 
-- ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\) # (!\Audio_Controller|Audio_In_Deserializer|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\);

-- Location: LCFF_X28_Y16_N21
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\);

-- Location: LCCOMB_X29_Y16_N30
\Audio_Controller|Audio_In_Deserializer|comb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|comb~3_combout\ = (\Audio_Controller|audio_out_allowed~regout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ & 
-- \Audio_Controller|audio_in_available~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|audio_out_allowed~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\,
	datad => \Audio_Controller|audio_in_available~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\);

-- Location: LCCOMB_X28_Y16_N24
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = (!\Audio_Controller|Audio_In_Deserializer|comb~3_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\) # ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & 
-- \Audio_Controller|Audio_In_Deserializer|comb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: LCFF_X28_Y16_N25
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\);

-- Location: LCCOMB_X27_Y16_N18
\Audio_Controller|Audio_In_Deserializer|comb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|comb~2_combout\ = (\Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\ & (\Audio_Controller|done_adc_channel_sync~regout\ & (!\Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\ & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|ADC_Left_Right_Clock_Edges|cur_test_clk~regout\,
	datab => \Audio_Controller|done_adc_channel_sync~regout\,
	datac => \Audio_Controller|ADC_Left_Right_Clock_Edges|last_test_clk~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\);

-- Location: LCCOMB_X25_Y16_N18
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ $ 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\);

-- Location: LCCOMB_X25_Y16_N0
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~2_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~3_combout\)) # 
-- (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~2_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~3_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: LCFF_X25_Y16_N19
\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6));

-- Location: LCCOMB_X28_Y19_N28
\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout\ = (\KEY~combout\(0) & \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	combout => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout\);

-- Location: LCFF_X28_Y19_N29
\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6));

-- Location: LCCOMB_X30_Y16_N28
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ $ 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\);

-- Location: LCCOMB_X30_Y16_N12
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ $ (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\)) # 
-- (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: LCFF_X30_Y16_N29
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit3a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6));

-- Location: LCCOMB_X29_Y16_N26
\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|safe_q\(6),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout\);

-- Location: LCFF_X29_Y16_N27
\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6));

-- Location: LCCOMB_X28_Y16_N22
\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout\);

-- Location: LCFF_X28_Y16_N23
\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7));

-- Location: LCCOMB_X28_Y19_N16
\Audio_Controller|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|always0~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7) & ((\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6)) # 
-- ((\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7))))) # (!\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7) & (\Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6) & 
-- ((\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6)) # (\Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(7),
	datab => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(6),
	datac => \Audio_Controller|Audio_In_Deserializer|left_audio_fifo_read_space\(6),
	datad => \Audio_Controller|Audio_In_Deserializer|right_audio_fifo_read_space\(7),
	combout => \Audio_Controller|always0~0_combout\);

-- Location: LCFF_X28_Y19_N17
\Audio_Controller|audio_in_available\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|always0~0_combout\,
	sclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|audio_in_available~regout\);

-- Location: LCCOMB_X29_Y16_N28
\Audio_Controller|Audio_In_Deserializer|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|comb~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\ & (\Audio_Controller|audio_in_available~regout\ & 
-- \Audio_Controller|audio_out_allowed~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\,
	datab => \Audio_Controller|audio_in_available~regout\,
	datad => \Audio_Controller|audio_out_allowed~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\);

-- Location: LCCOMB_X28_Y16_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: LCFF_X28_Y16_N15
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X28_Y16_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ & 
-- \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ $ (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LCFF_X29_Y16_N3
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\);

-- Location: LCCOMB_X29_Y16_N20
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- (((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\ & !\Audio_Controller|Audio_In_Deserializer|comb~1_combout\)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\ & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~regout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\);

-- Location: LCCOMB_X29_Y16_N22
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\ = (\KEY~combout\(0) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\) # 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\);

-- Location: LCFF_X29_Y16_N23
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\);

-- Location: LCCOMB_X29_Y16_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & 
-- (((\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\)) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: LCCOMB_X29_Y16_N6
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ & 
-- ((!\Audio_Controller|Audio_In_Deserializer|comb~0_combout\) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~2_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\);

-- Location: LCFF_X29_Y16_N7
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\);

-- Location: LCCOMB_X29_Y16_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ((\Audio_Controller|audio_in_available~regout\ & (\Audio_Controller|audio_out_allowed~regout\ & 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|audio_in_available~regout\,
	datac => \Audio_Controller|audio_out_allowed~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~regout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: LCFF_X28_Y16_N17
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\);

-- Location: LCCOMB_X28_Y16_N6
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LCCOMB_X28_Y15_N14
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0) $ (VCC)
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y15_N8
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: LCFF_X28_Y15_N15
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0));

-- Location: LCCOMB_X28_Y15_N28
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: LCFF_X28_Y15_N29
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X28_Y15_N10
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LCCOMB_X28_Y15_N4
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: LCFF_X28_Y15_N5
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X28_Y15_N16
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: LCFF_X28_Y15_N17
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1));

-- Location: LCCOMB_X28_Y15_N6
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LCCOMB_X28_Y15_N18
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: LCFF_X28_Y15_N19
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2));

-- Location: LCCOMB_X28_Y15_N26
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LCCOMB_X28_Y15_N0
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datab => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: LCFF_X28_Y15_N1
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X28_Y15_N20
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: LCFF_X28_Y15_N21
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3));

-- Location: LCCOMB_X28_Y15_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LCCOMB_X28_Y15_N22
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- !\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: LCFF_X28_Y15_N23
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4));

-- Location: LCCOMB_X29_Y15_N28
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: LCFF_X29_Y15_N29
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCCOMB_X29_Y15_N2
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datac => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	datad => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LCCOMB_X28_Y15_N24
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = 
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5) $ 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	cin => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\);

-- Location: LCFF_X28_Y15_N25
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5));

-- Location: LCCOMB_X28_Y16_N18
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5)))) # (!\Audio_Controller|Audio_In_Deserializer|comb~1_combout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datac => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	datad => \Audio_Controller|Audio_In_Deserializer|comb~1_combout\,
	combout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LCCOMB_X25_Y15_N28
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~13_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(1),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~13_combout\);

-- Location: LCFF_X25_Y15_N29
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~13_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2));

-- Location: LCCOMB_X25_Y15_N10
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~12_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(2),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~12_combout\);

-- Location: LCFF_X25_Y15_N11
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~12_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3));

-- Location: LCCOMB_X25_Y15_N4
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~11_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(3),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~11_combout\);

-- Location: LCFF_X25_Y15_N5
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~11_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4));

-- Location: LCCOMB_X25_Y15_N6
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~10_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(4),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~10_combout\);

-- Location: LCFF_X25_Y15_N7
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~10_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5));

-- Location: LCCOMB_X25_Y15_N20
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~9_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(5),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~9_combout\);

-- Location: LCFF_X25_Y15_N21
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~9_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6));

-- Location: LCCOMB_X25_Y15_N30
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~8_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(6),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~8_combout\);

-- Location: LCFF_X25_Y15_N31
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~8_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7));

-- Location: LCCOMB_X25_Y15_N8
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~7_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(7),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~7_combout\);

-- Location: LCFF_X25_Y15_N9
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~7_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8));

-- Location: LCCOMB_X25_Y15_N18
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~6_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(8),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~6_combout\);

-- Location: LCFF_X25_Y15_N19
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~6_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9));

-- Location: LCCOMB_X25_Y15_N12
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~5_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(9),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~5_combout\);

-- Location: LCFF_X25_Y15_N13
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~5_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10));

-- Location: LCCOMB_X25_Y15_N2
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~4_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(10),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~4_combout\);

-- Location: LCFF_X25_Y15_N3
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~4_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11));

-- Location: LCCOMB_X25_Y15_N0
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~3_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(11),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~3_combout\);

-- Location: LCFF_X25_Y15_N1
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~3_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12));

-- Location: LCCOMB_X25_Y15_N26
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~2_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(12),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~2_combout\);

-- Location: LCFF_X25_Y15_N27
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~2_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13));

-- Location: LCCOMB_X25_Y15_N22
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~28_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(13),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~28_combout\);

-- Location: LCFF_X25_Y15_N23
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~28_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14));

-- Location: LCCOMB_X25_Y15_N16
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~29_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(14),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~29_combout\);

-- Location: LCFF_X25_Y15_N17
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~29_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15));

-- Location: LCCOMB_X25_Y15_N14
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~30_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(15),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~30_combout\);

-- Location: LCFF_X25_Y15_N15
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~30_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16));

-- Location: LCCOMB_X27_Y15_N0
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~31_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(16),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~31_combout\);

-- Location: LCFF_X27_Y15_N1
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~31_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17));

-- Location: LCCOMB_X27_Y15_N6
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~32_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(17),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~32_combout\);

-- Location: LCFF_X27_Y15_N7
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~32_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18));

-- Location: LCCOMB_X27_Y15_N12
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~14_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(18),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~14_combout\);

-- Location: LCFF_X27_Y15_N13
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~14_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19));

-- Location: LCCOMB_X27_Y15_N10
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~15_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(19),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~15_combout\);

-- Location: LCFF_X27_Y15_N11
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~15_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20));

-- Location: LCCOMB_X27_Y15_N20
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~16_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(20),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~16_combout\);

-- Location: LCFF_X27_Y15_N21
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~16_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21));

-- Location: LCCOMB_X27_Y15_N18
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~17_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(21),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~17_combout\);

-- Location: LCFF_X27_Y15_N19
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~17_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22));

-- Location: LCCOMB_X27_Y15_N8
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~18_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(22),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~18_combout\);

-- Location: LCFF_X27_Y15_N9
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~18_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23));

-- Location: LCCOMB_X27_Y15_N14
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~19_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(23),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~19_combout\);

-- Location: LCFF_X27_Y15_N15
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~19_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24));

-- Location: LCCOMB_X27_Y15_N4
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~20_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(24),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~20_combout\);

-- Location: LCFF_X27_Y15_N5
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~20_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25));

-- Location: LCCOMB_X27_Y15_N26
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~21_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(25),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~21_combout\);

-- Location: LCFF_X27_Y15_N27
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~21_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26));

-- Location: LCCOMB_X27_Y15_N28
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~22_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(26),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~22_combout\);

-- Location: LCFF_X27_Y15_N29
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~22_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27));

-- Location: LCCOMB_X27_Y15_N2
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~23_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(27),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~23_combout\);

-- Location: LCFF_X27_Y15_N3
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~23_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28));

-- Location: LCCOMB_X27_Y15_N24
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~24_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(28),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~24_combout\);

-- Location: LCFF_X27_Y15_N25
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~24_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29));

-- Location: LCCOMB_X27_Y15_N22
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~25_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(29),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~25_combout\);

-- Location: LCFF_X27_Y15_N23
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~25_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30));

-- Location: LCCOMB_X27_Y15_N16
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~26_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(30),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~26_combout\);

-- Location: LCFF_X27_Y15_N17
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~26_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31));

-- Location: LCCOMB_X27_Y15_N30
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~27_combout\ = (\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31) & \KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(31),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~27_combout\);

-- Location: LCFF_X27_Y15_N31
\Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg~27_combout\,
	ena => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_In_Deserializer|data_in_shift_reg\(32));

-- Location: M4K_X26_Y15
\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \Audio_Controller|Audio_In_Deserializer|comb~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X39_Y16_N0
\nelson|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \nelson|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \nelson|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPMULT_X39_Y17_N0
\nelson|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \nelson|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \nelson|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y15_N4
\nelson|y[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][5]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(5),
	combout => \nelson|y[0][5]~feeder_combout\);

-- Location: LCFF_X38_Y15_N5
\nelson|y[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][5]~regout\);

-- Location: LCCOMB_X38_Y15_N2
\nelson|y[0][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][4]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(4),
	combout => \nelson|y[0][4]~feeder_combout\);

-- Location: LCFF_X38_Y15_N3
\nelson|y[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][4]~regout\);

-- Location: LCCOMB_X38_Y15_N0
\nelson|y[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][3]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(3),
	combout => \nelson|y[0][3]~feeder_combout\);

-- Location: LCFF_X38_Y15_N1
\nelson|y[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][3]~regout\);

-- Location: LCCOMB_X38_Y15_N14
\nelson|y[1][3]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][3]~732_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & (\nelson|y[0][3]~regout\ $ (VCC))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & (\nelson|y[0][3]~regout\ & VCC))
-- \nelson|y[1][3]~733\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & \nelson|y[0][3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datab => \nelson|y[0][3]~regout\,
	datad => VCC,
	combout => \nelson|y[1][3]~732_combout\,
	cout => \nelson|y[1][3]~733\);

-- Location: LCCOMB_X38_Y15_N18
\nelson|y[1][5]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][5]~736_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) $ (\nelson|y[0][5]~regout\ $ (!\nelson|y[1][4]~735\)))) # (GND)
-- \nelson|y[1][5]~737\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ((\nelson|y[0][5]~regout\) # (!\nelson|y[1][4]~735\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & (\nelson|y[0][5]~regout\ & !\nelson|y[1][4]~735\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2),
	datab => \nelson|y[0][5]~regout\,
	datad => VCC,
	cin => \nelson|y[1][4]~735\,
	combout => \nelson|y[1][5]~736_combout\,
	cout => \nelson|y[1][5]~737\);

-- Location: LCFF_X38_Y15_N19
\nelson|y[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][5]~736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][5]~regout\);

-- Location: LCFF_X38_Y15_N15
\nelson|y[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][3]~732_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][3]~regout\);

-- Location: LCCOMB_X38_Y18_N0
\nelson|y[0][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][2]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(2),
	combout => \nelson|y[0][2]~feeder_combout\);

-- Location: LCFF_X38_Y18_N1
\nelson|y[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][2]~regout\);

-- Location: LCCOMB_X38_Y18_N4
\nelson|y[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][2]~feeder_combout\ = \nelson|y[0][2]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[0][2]~regout\,
	combout => \nelson|y[1][2]~feeder_combout\);

-- Location: LCFF_X38_Y18_N5
\nelson|y[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][2]~regout\);

-- Location: LCCOMB_X38_Y18_N10
\nelson|y[2][1]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][1]~654_combout\ = (\nelson|y[1][1]~regout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) $ (VCC))) # (!\nelson|y[1][1]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & VCC))
-- \nelson|y[2][1]~655\ = CARRY((\nelson|y[1][1]~regout\ & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][1]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => VCC,
	combout => \nelson|y[2][1]~654_combout\,
	cout => \nelson|y[2][1]~655\);

-- Location: LCCOMB_X38_Y18_N18
\nelson|y[2][5]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][5]~662_combout\ = ((\nelson|Mult1|auto_generated|w248w\(5) $ (\nelson|y[1][5]~regout\ $ (!\nelson|y[2][4]~661\)))) # (GND)
-- \nelson|y[2][5]~663\ = CARRY((\nelson|Mult1|auto_generated|w248w\(5) & ((\nelson|y[1][5]~regout\) # (!\nelson|y[2][4]~661\))) # (!\nelson|Mult1|auto_generated|w248w\(5) & (\nelson|y[1][5]~regout\ & !\nelson|y[2][4]~661\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(5),
	datab => \nelson|y[1][5]~regout\,
	datad => VCC,
	cin => \nelson|y[2][4]~661\,
	combout => \nelson|y[2][5]~662_combout\,
	cout => \nelson|y[2][5]~663\);

-- Location: LCFF_X38_Y18_N19
\nelson|y[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][5]~662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][5]~regout\);

-- Location: DSPMULT_X39_Y18_N0
\nelson|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \nelson|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \nelson|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X38_Y18_N11
\nelson|y[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][1]~654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][1]~regout\);

-- Location: LCCOMB_X41_Y18_N10
\nelson|y[3][1]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][1]~576_combout\ = (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[2][1]~regout\ & (\nelson|y[3][0]~575\ & VCC)) # (!\nelson|y[2][1]~regout\ & 
-- (!\nelson|y[3][0]~575\)))) # (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\nelson|y[2][1]~regout\ & (!\nelson|y[3][0]~575\)) # (!\nelson|y[2][1]~regout\ & ((\nelson|y[3][0]~575\) 
-- # (GND)))))
-- \nelson|y[3][1]~577\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\nelson|y[2][1]~regout\ & !\nelson|y[3][0]~575\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ((!\nelson|y[3][0]~575\) # (!\nelson|y[2][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1),
	datab => \nelson|y[2][1]~regout\,
	datad => VCC,
	cin => \nelson|y[3][0]~575\,
	combout => \nelson|y[3][1]~576_combout\,
	cout => \nelson|y[3][1]~577\);

-- Location: LCCOMB_X41_Y18_N12
\nelson|y[3][2]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][2]~578_combout\ = ((\nelson|y[2][2]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(2) $ (!\nelson|y[3][1]~577\)))) # (GND)
-- \nelson|y[3][2]~579\ = CARRY((\nelson|y[2][2]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(2)) # (!\nelson|y[3][1]~577\))) # (!\nelson|y[2][2]~regout\ & (\nelson|Mult0|auto_generated|w254w\(2) & !\nelson|y[3][1]~577\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][2]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(2),
	datad => VCC,
	cin => \nelson|y[3][1]~577\,
	combout => \nelson|y[3][2]~578_combout\,
	cout => \nelson|y[3][2]~579\);

-- Location: LCCOMB_X41_Y18_N18
\nelson|y[3][5]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][5]~584_combout\ = (\nelson|Mult0|auto_generated|w254w\(5) & ((\nelson|y[2][5]~regout\ & (\nelson|y[3][4]~583\ & VCC)) # (!\nelson|y[2][5]~regout\ & (!\nelson|y[3][4]~583\)))) # (!\nelson|Mult0|auto_generated|w254w\(5) & 
-- ((\nelson|y[2][5]~regout\ & (!\nelson|y[3][4]~583\)) # (!\nelson|y[2][5]~regout\ & ((\nelson|y[3][4]~583\) # (GND)))))
-- \nelson|y[3][5]~585\ = CARRY((\nelson|Mult0|auto_generated|w254w\(5) & (!\nelson|y[2][5]~regout\ & !\nelson|y[3][4]~583\)) # (!\nelson|Mult0|auto_generated|w254w\(5) & ((!\nelson|y[3][4]~583\) # (!\nelson|y[2][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(5),
	datab => \nelson|y[2][5]~regout\,
	datad => VCC,
	cin => \nelson|y[3][4]~583\,
	combout => \nelson|y[3][5]~584_combout\,
	cout => \nelson|y[3][5]~585\);

-- Location: LCFF_X41_Y18_N19
\nelson|y[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][5]~584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][5]~regout\);

-- Location: LCFF_X41_Y18_N13
\nelson|y[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][2]~578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][2]~regout\);

-- Location: LCFF_X41_Y18_N11
\nelson|y[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][1]~576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][1]~regout\);

-- Location: LCCOMB_X40_Y18_N8
\nelson|y[4][0]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][0]~494_combout\ = (\nelson|y[3][0]~regout\ & (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) $ (VCC))) # (!\nelson|y[3][0]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & VCC))
-- \nelson|y[4][0]~495\ = CARRY((\nelson|y[3][0]~regout\ & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][0]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => VCC,
	combout => \nelson|y[4][0]~494_combout\,
	cout => \nelson|y[4][0]~495\);

-- Location: LCCOMB_X40_Y18_N18
\nelson|y[4][5]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][5]~504_combout\ = (\nelson|Mult0|auto_generated|w254w\(5) & ((\nelson|y[3][5]~regout\ & (\nelson|y[4][4]~503\ & VCC)) # (!\nelson|y[3][5]~regout\ & (!\nelson|y[4][4]~503\)))) # (!\nelson|Mult0|auto_generated|w254w\(5) & 
-- ((\nelson|y[3][5]~regout\ & (!\nelson|y[4][4]~503\)) # (!\nelson|y[3][5]~regout\ & ((\nelson|y[4][4]~503\) # (GND)))))
-- \nelson|y[4][5]~505\ = CARRY((\nelson|Mult0|auto_generated|w254w\(5) & (!\nelson|y[3][5]~regout\ & !\nelson|y[4][4]~503\)) # (!\nelson|Mult0|auto_generated|w254w\(5) & ((!\nelson|y[4][4]~503\) # (!\nelson|y[3][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(5),
	datab => \nelson|y[3][5]~regout\,
	datad => VCC,
	cin => \nelson|y[4][4]~503\,
	combout => \nelson|y[4][5]~504_combout\,
	cout => \nelson|y[4][5]~505\);

-- Location: LCFF_X40_Y18_N19
\nelson|y[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][5]~504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][5]~regout\);

-- Location: LCFF_X40_Y18_N9
\nelson|y[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][0]~494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][0]~regout\);

-- Location: LCCOMB_X36_Y18_N8
\nelson|y[5][0]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][0]~415_cout\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) & \nelson|y[4][0]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datab => \nelson|y[4][0]~regout\,
	datad => VCC,
	cout => \nelson|y[5][0]~415_cout\);

-- Location: LCCOMB_X36_Y18_N14
\nelson|y[5][3]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][3]~420_combout\ = (\nelson|y[4][3]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(3) & (\nelson|y[5][2]~419\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(3) & (!\nelson|y[5][2]~419\)))) # (!\nelson|y[4][3]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(3) & (!\nelson|y[5][2]~419\)) # (!\nelson|Mult1|auto_generated|w248w\(3) & ((\nelson|y[5][2]~419\) # (GND)))))
-- \nelson|y[5][3]~421\ = CARRY((\nelson|y[4][3]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(3) & !\nelson|y[5][2]~419\)) # (!\nelson|y[4][3]~regout\ & ((!\nelson|y[5][2]~419\) # (!\nelson|Mult1|auto_generated|w248w\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][3]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(3),
	datad => VCC,
	cin => \nelson|y[5][2]~419\,
	combout => \nelson|y[5][3]~420_combout\,
	cout => \nelson|y[5][3]~421\);

-- Location: LCCOMB_X36_Y18_N16
\nelson|y[5][4]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][4]~422_combout\ = ((\nelson|y[4][4]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(4) $ (!\nelson|y[5][3]~421\)))) # (GND)
-- \nelson|y[5][4]~423\ = CARRY((\nelson|y[4][4]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(4)) # (!\nelson|y[5][3]~421\))) # (!\nelson|y[4][4]~regout\ & (\nelson|Mult1|auto_generated|w248w\(4) & !\nelson|y[5][3]~421\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][4]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(4),
	datad => VCC,
	cin => \nelson|y[5][3]~421\,
	combout => \nelson|y[5][4]~422_combout\,
	cout => \nelson|y[5][4]~423\);

-- Location: LCCOMB_X36_Y18_N20
\nelson|y[5][6]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][6]~426_combout\ = ((\nelson|y[4][6]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(6) $ (!\nelson|y[5][5]~425\)))) # (GND)
-- \nelson|y[5][6]~427\ = CARRY((\nelson|y[4][6]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(6)) # (!\nelson|y[5][5]~425\))) # (!\nelson|y[4][6]~regout\ & (\nelson|Mult1|auto_generated|w248w\(6) & !\nelson|y[5][5]~425\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][6]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(6),
	datad => VCC,
	cin => \nelson|y[5][5]~425\,
	combout => \nelson|y[5][6]~426_combout\,
	cout => \nelson|y[5][6]~427\);

-- Location: LCCOMB_X36_Y18_N22
\nelson|y[5][7]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][7]~428_combout\ = (\nelson|y[4][7]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(7) & (\nelson|y[5][6]~427\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(7) & (!\nelson|y[5][6]~427\)))) # (!\nelson|y[4][7]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(7) & (!\nelson|y[5][6]~427\)) # (!\nelson|Mult1|auto_generated|w248w\(7) & ((\nelson|y[5][6]~427\) # (GND)))))
-- \nelson|y[5][7]~429\ = CARRY((\nelson|y[4][7]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(7) & !\nelson|y[5][6]~427\)) # (!\nelson|y[4][7]~regout\ & ((!\nelson|y[5][6]~427\) # (!\nelson|Mult1|auto_generated|w248w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][7]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(7),
	datad => VCC,
	cin => \nelson|y[5][6]~427\,
	combout => \nelson|y[5][7]~428_combout\,
	cout => \nelson|y[5][7]~429\);

-- Location: LCFF_X36_Y18_N23
\nelson|y[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][7]~428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][7]~regout\);

-- Location: LCFF_X36_Y18_N21
\nelson|y[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][6]~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][6]~regout\);

-- Location: LCFF_X36_Y18_N17
\nelson|y[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][4]~422_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][4]~regout\);

-- Location: LCFF_X36_Y18_N15
\nelson|y[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][3]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][3]~regout\);

-- Location: LCCOMB_X36_Y15_N20
\nelson|y[6][7]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][7]~348_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) $ (\nelson|y[5][7]~regout\ $ (!\nelson|y[6][6]~347\)))) # (GND)
-- \nelson|y[6][7]~349\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ((\nelson|y[5][7]~regout\) # (!\nelson|y[6][6]~347\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & (\nelson|y[5][7]~regout\ & !\nelson|y[6][6]~347\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4),
	datab => \nelson|y[5][7]~regout\,
	datad => VCC,
	cin => \nelson|y[6][6]~347\,
	combout => \nelson|y[6][7]~348_combout\,
	cout => \nelson|y[6][7]~349\);

-- Location: LCFF_X36_Y15_N21
\nelson|y[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][7]~348_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][7]~regout\);

-- Location: LCCOMB_X33_Y15_N10
\nelson|y[7][8]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~263_cout\ = CARRY((\nelson|y[6][1]~regout\ & \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][1]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => VCC,
	cout => \nelson|y[7][8]~263_cout\);

-- Location: LCCOMB_X33_Y15_N12
\nelson|y[7][8]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~265_cout\ = CARRY((\nelson|y[6][2]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(2) & !\nelson|y[7][8]~263_cout\)) # (!\nelson|y[6][2]~regout\ & ((!\nelson|y[7][8]~263_cout\) # (!\nelson|Mult3|auto_generated|w216w\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][2]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(2),
	datad => VCC,
	cin => \nelson|y[7][8]~263_cout\,
	cout => \nelson|y[7][8]~265_cout\);

-- Location: LCCOMB_X33_Y15_N14
\nelson|y[7][8]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~267_cout\ = CARRY((\nelson|y[6][3]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(3)) # (!\nelson|y[7][8]~265_cout\))) # (!\nelson|y[6][3]~regout\ & (\nelson|Mult3|auto_generated|w216w\(3) & !\nelson|y[7][8]~265_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][3]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(3),
	datad => VCC,
	cin => \nelson|y[7][8]~265_cout\,
	cout => \nelson|y[7][8]~267_cout\);

-- Location: LCCOMB_X33_Y15_N16
\nelson|y[7][8]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~269_cout\ = CARRY((\nelson|y[6][4]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(4) & !\nelson|y[7][8]~267_cout\)) # (!\nelson|y[6][4]~regout\ & ((!\nelson|y[7][8]~267_cout\) # (!\nelson|Mult3|auto_generated|w216w\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][4]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(4),
	datad => VCC,
	cin => \nelson|y[7][8]~267_cout\,
	cout => \nelson|y[7][8]~269_cout\);

-- Location: LCCOMB_X33_Y15_N18
\nelson|y[7][8]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~271_cout\ = CARRY((\nelson|y[6][5]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(5)) # (!\nelson|y[7][8]~269_cout\))) # (!\nelson|y[6][5]~regout\ & (\nelson|Mult3|auto_generated|w216w\(5) & !\nelson|y[7][8]~269_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][5]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(5),
	datad => VCC,
	cin => \nelson|y[7][8]~269_cout\,
	cout => \nelson|y[7][8]~271_cout\);

-- Location: LCCOMB_X33_Y15_N20
\nelson|y[7][8]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~273_cout\ = CARRY((\nelson|y[6][6]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(6) & !\nelson|y[7][8]~271_cout\)) # (!\nelson|y[6][6]~regout\ & ((!\nelson|y[7][8]~271_cout\) # (!\nelson|Mult3|auto_generated|w216w\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][6]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(6),
	datad => VCC,
	cin => \nelson|y[7][8]~271_cout\,
	cout => \nelson|y[7][8]~273_cout\);

-- Location: LCCOMB_X33_Y15_N22
\nelson|y[7][8]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~275_cout\ = CARRY((\nelson|Mult3|auto_generated|w216w\(7) & ((\nelson|y[6][7]~regout\) # (!\nelson|y[7][8]~273_cout\))) # (!\nelson|Mult3|auto_generated|w216w\(7) & (\nelson|y[6][7]~regout\ & !\nelson|y[7][8]~273_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|w216w\(7),
	datab => \nelson|y[6][7]~regout\,
	datad => VCC,
	cin => \nelson|y[7][8]~273_cout\,
	cout => \nelson|y[7][8]~275_cout\);

-- Location: LCCOMB_X33_Y15_N24
\nelson|y[7][8]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][8]~276_combout\ = (\nelson|y[6][8]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(8) & (\nelson|y[7][8]~275_cout\ & VCC)) # (!\nelson|Mult3|auto_generated|w216w\(8) & (!\nelson|y[7][8]~275_cout\)))) # (!\nelson|y[6][8]~regout\ & 
-- ((\nelson|Mult3|auto_generated|w216w\(8) & (!\nelson|y[7][8]~275_cout\)) # (!\nelson|Mult3|auto_generated|w216w\(8) & ((\nelson|y[7][8]~275_cout\) # (GND)))))
-- \nelson|y[7][8]~277\ = CARRY((\nelson|y[6][8]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(8) & !\nelson|y[7][8]~275_cout\)) # (!\nelson|y[6][8]~regout\ & ((!\nelson|y[7][8]~275_cout\) # (!\nelson|Mult3|auto_generated|w216w\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][8]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(8),
	datad => VCC,
	cin => \nelson|y[7][8]~275_cout\,
	combout => \nelson|y[7][8]~276_combout\,
	cout => \nelson|y[7][8]~277\);

-- Location: LCFF_X33_Y15_N25
\nelson|y[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][8]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][8]~regout\);

-- Location: LCCOMB_X33_Y18_N10
\my_delay_left|y_temp[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[0]~feeder_combout\ = \nelson|y[7][8]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][8]~regout\,
	combout => \my_delay_left|y_temp[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N8
\reset|rst_meta~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reset|rst_meta~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \reset|rst_meta~feeder_combout\);

-- Location: LCFF_X28_Y16_N9
\reset|rst_meta\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \reset|rst_meta~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reset|rst_meta~regout\);

-- Location: LCCOMB_X28_Y16_N10
\reset|rst_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reset|rst_out~feeder_combout\ = \reset|rst_meta~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset|rst_meta~regout\,
	combout => \reset|rst_out~feeder_combout\);

-- Location: LCFF_X28_Y16_N11
\reset|rst_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \reset|rst_out~feeder_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reset|rst_out~regout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCFF_X33_Y18_N11
\my_delay_left|y_temp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[0]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(0));

-- Location: LCCOMB_X31_Y18_N0
\my_delay_left|y[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[0]~32_combout\ = (\my_delay_left|ram_memory|DO2\(0) & (\my_delay_left|y_temp\(0) $ (VCC))) # (!\my_delay_left|ram_memory|DO2\(0) & (\my_delay_left|y_temp\(0) & VCC))
-- \my_delay_left|y[0]~33\ = CARRY((\my_delay_left|ram_memory|DO2\(0) & \my_delay_left|y_temp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(0),
	datab => \my_delay_left|y_temp\(0),
	datad => VCC,
	combout => \my_delay_left|y[0]~32_combout\,
	cout => \my_delay_left|y[0]~33\);

-- Location: LCCOMB_X33_Y18_N20
\my_delay_left|y[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[0]~feeder_combout\ = \my_delay_left|y[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[0]~32_combout\,
	combout => \my_delay_left|y[0]~feeder_combout\);

-- Location: LCFF_X33_Y18_N21
\my_delay_left|y[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[0]~feeder_combout\,
	sdata => \nelson|y[7][8]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(0));

-- Location: LCCOMB_X29_Y18_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0) 
-- $ (VCC)
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X29_Y18_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\ & 
-- (\Audio_Controller|audio_in_available~regout\ & \Audio_Controller|audio_out_allowed~regout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|audio_in_available~regout\,
	datad => \Audio_Controller|audio_out_allowed~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: LCFF_X29_Y18_N1
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X29_Y18_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) 
-- & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X29_Y18_N3
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X29_Y18_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) 
-- & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ 
-- & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y18_N5
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X29_Y18_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) 
-- & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X29_Y18_N7
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X29_Y18_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) 
-- & (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ 
-- & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X29_Y18_N9
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X29_Y18_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) 
-- & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: LCFF_X29_Y18_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X29_Y18_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ $ (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\);

-- Location: LCFF_X29_Y18_N13
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6));

-- Location: LCCOMB_X25_Y18_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (\KEY~combout\(0) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LCCOMB_X25_Y18_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: LCFF_X25_Y18_N31
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\);

-- Location: LCCOMB_X25_Y18_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: LCFF_X25_Y18_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X25_Y18_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0) $ (VCC)
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X24_Y18_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ & 
-- \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\)) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: LCFF_X24_Y18_N3
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0));

-- Location: LCCOMB_X25_Y18_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: LCFF_X25_Y18_N19
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X25_Y18_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: LCFF_X24_Y18_N5
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1));

-- Location: LCCOMB_X25_Y18_N14
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: LCFF_X25_Y18_N15
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X25_Y18_N16
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LCCOMB_X24_Y18_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: LCFF_X24_Y18_N7
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2));

-- Location: LCCOMB_X25_Y18_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: LCFF_X25_Y18_N23
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LCCOMB_X25_Y18_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: LCFF_X24_Y18_N9
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3));

-- Location: LCCOMB_X25_Y18_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: LCFF_X25_Y18_N3
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X25_Y18_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: LCFF_X24_Y18_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4));

-- Location: LCCOMB_X25_Y18_N28
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LCCOMB_X24_Y18_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\);

-- Location: LCFF_X24_Y18_N13
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5));

-- Location: LCCOMB_X25_Y18_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: LCFF_X25_Y18_N27
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LCCOMB_X25_Y18_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LCCOMB_X33_Y15_N26
\nelson|y[7][9]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][9]~278_combout\ = ((\nelson|y[6][9]~regout\ $ (\nelson|Mult3|auto_generated|w216w\(9) $ (!\nelson|y[7][8]~277\)))) # (GND)
-- \nelson|y[7][9]~279\ = CARRY((\nelson|y[6][9]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(9)) # (!\nelson|y[7][8]~277\))) # (!\nelson|y[6][9]~regout\ & (\nelson|Mult3|auto_generated|w216w\(9) & !\nelson|y[7][8]~277\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][9]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(9),
	datad => VCC,
	cin => \nelson|y[7][8]~277\,
	combout => \nelson|y[7][9]~278_combout\,
	cout => \nelson|y[7][9]~279\);

-- Location: LCFF_X33_Y15_N27
\nelson|y[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][9]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][9]~regout\);

-- Location: LCCOMB_X33_Y18_N16
\my_delay_left|DI~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~30_combout\ = (\nelson|y[7][9]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][9]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~30_combout\);

-- Location: LCFF_X33_Y18_N17
\my_delay_left|DI[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~30_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(1));

-- Location: LCCOMB_X32_Y16_N4
\my_delay_left|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~0_combout\ = \my_delay_left|ADDR2\(0) $ (GND)
-- \my_delay_left|Add0~1\ = CARRY(!\my_delay_left|ADDR2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(0),
	datad => VCC,
	combout => \my_delay_left|Add0~0_combout\,
	cout => \my_delay_left|Add0~1\);

-- Location: LCCOMB_X32_Y16_N6
\my_delay_left|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~2_combout\ = (\my_delay_left|ADDR2\(1) & (!\my_delay_left|Add0~1\)) # (!\my_delay_left|ADDR2\(1) & ((\my_delay_left|Add0~1\) # (GND)))
-- \my_delay_left|Add0~3\ = CARRY((!\my_delay_left|Add0~1\) # (!\my_delay_left|ADDR2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(1),
	datad => VCC,
	cin => \my_delay_left|Add0~1\,
	combout => \my_delay_left|Add0~2_combout\,
	cout => \my_delay_left|Add0~3\);

-- Location: LCCOMB_X32_Y16_N8
\my_delay_left|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~4_combout\ = (\my_delay_left|ADDR2\(2) & (\my_delay_left|Add0~3\ $ (GND))) # (!\my_delay_left|ADDR2\(2) & (!\my_delay_left|Add0~3\ & VCC))
-- \my_delay_left|Add0~5\ = CARRY((\my_delay_left|ADDR2\(2) & !\my_delay_left|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ADDR2\(2),
	datad => VCC,
	cin => \my_delay_left|Add0~3\,
	combout => \my_delay_left|Add0~4_combout\,
	cout => \my_delay_left|Add0~5\);

-- Location: LCCOMB_X29_Y16_N12
\write_audio_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_audio_out~0_combout\ = (\Audio_Controller|audio_out_allowed~regout\ & \Audio_Controller|audio_in_available~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|audio_out_allowed~regout\,
	datad => \Audio_Controller|audio_in_available~regout\,
	combout => \write_audio_out~0_combout\);

-- Location: LCFF_X32_Y16_N9
\my_delay_left|ADDR2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~4_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(2));

-- Location: LCCOMB_X32_Y16_N10
\my_delay_left|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~6_combout\ = (\my_delay_left|ADDR2\(3) & (!\my_delay_left|Add0~5\)) # (!\my_delay_left|ADDR2\(3) & ((\my_delay_left|Add0~5\) # (GND)))
-- \my_delay_left|Add0~7\ = CARRY((!\my_delay_left|Add0~5\) # (!\my_delay_left|ADDR2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(3),
	datad => VCC,
	cin => \my_delay_left|Add0~5\,
	combout => \my_delay_left|Add0~6_combout\,
	cout => \my_delay_left|Add0~7\);

-- Location: LCCOMB_X32_Y16_N12
\my_delay_left|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~8_combout\ = (\my_delay_left|ADDR2\(4) & (\my_delay_left|Add0~7\ $ (GND))) # (!\my_delay_left|ADDR2\(4) & (!\my_delay_left|Add0~7\ & VCC))
-- \my_delay_left|Add0~9\ = CARRY((\my_delay_left|ADDR2\(4) & !\my_delay_left|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(4),
	datad => VCC,
	cin => \my_delay_left|Add0~7\,
	combout => \my_delay_left|Add0~8_combout\,
	cout => \my_delay_left|Add0~9\);

-- Location: LCFF_X32_Y16_N13
\my_delay_left|ADDR2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~8_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(4));

-- Location: LCCOMB_X32_Y16_N14
\my_delay_left|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~10_combout\ = (\my_delay_left|ADDR2\(5) & (!\my_delay_left|Add0~9\)) # (!\my_delay_left|ADDR2\(5) & ((\my_delay_left|Add0~9\) # (GND)))
-- \my_delay_left|Add0~11\ = CARRY((!\my_delay_left|Add0~9\) # (!\my_delay_left|ADDR2\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ADDR2\(5),
	datad => VCC,
	cin => \my_delay_left|Add0~9\,
	combout => \my_delay_left|Add0~10_combout\,
	cout => \my_delay_left|Add0~11\);

-- Location: LCCOMB_X31_Y16_N20
\my_delay_left|ADDR2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~5_combout\ = (\my_delay_left|Add0~10_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_delay_left|Add0~10_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~5_combout\);

-- Location: LCFF_X31_Y16_N21
\my_delay_left|ADDR2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~5_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(5));

-- Location: LCCOMB_X33_Y16_N2
\my_delay_left|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Equal0~2_combout\ = (!\my_delay_left|ADDR2\(3) & (!\my_delay_left|ADDR2\(4) & (\my_delay_left|ADDR2\(5) & !\my_delay_left|ADDR2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(3),
	datab => \my_delay_left|ADDR2\(4),
	datac => \my_delay_left|ADDR2\(5),
	datad => \my_delay_left|ADDR2\(2),
	combout => \my_delay_left|Equal0~2_combout\);

-- Location: LCFF_X32_Y16_N7
\my_delay_left|ADDR2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~2_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(1));

-- Location: LCCOMB_X32_Y16_N0
\my_delay_left|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Equal0~3_combout\ = (\my_delay_left|ADDR2\(0) & !\my_delay_left|ADDR2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(0),
	datad => \my_delay_left|ADDR2\(1),
	combout => \my_delay_left|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y16_N16
\my_delay_left|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~12_combout\ = (\my_delay_left|ADDR2\(6) & (\my_delay_left|Add0~11\ $ (GND))) # (!\my_delay_left|ADDR2\(6) & (!\my_delay_left|Add0~11\ & VCC))
-- \my_delay_left|Add0~13\ = CARRY((\my_delay_left|ADDR2\(6) & !\my_delay_left|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(6),
	datad => VCC,
	cin => \my_delay_left|Add0~11\,
	combout => \my_delay_left|Add0~12_combout\,
	cout => \my_delay_left|Add0~13\);

-- Location: LCCOMB_X32_Y16_N18
\my_delay_left|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~14_combout\ = (\my_delay_left|ADDR2\(7) & (!\my_delay_left|Add0~13\)) # (!\my_delay_left|ADDR2\(7) & ((\my_delay_left|Add0~13\) # (GND)))
-- \my_delay_left|Add0~15\ = CARRY((!\my_delay_left|Add0~13\) # (!\my_delay_left|ADDR2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(7),
	datad => VCC,
	cin => \my_delay_left|Add0~13\,
	combout => \my_delay_left|Add0~14_combout\,
	cout => \my_delay_left|Add0~15\);

-- Location: LCCOMB_X32_Y16_N20
\my_delay_left|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~16_combout\ = (\my_delay_left|ADDR2\(8) & (\my_delay_left|Add0~15\ $ (GND))) # (!\my_delay_left|ADDR2\(8) & (!\my_delay_left|Add0~15\ & VCC))
-- \my_delay_left|Add0~17\ = CARRY((\my_delay_left|ADDR2\(8) & !\my_delay_left|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(8),
	datad => VCC,
	cin => \my_delay_left|Add0~15\,
	combout => \my_delay_left|Add0~16_combout\,
	cout => \my_delay_left|Add0~17\);

-- Location: LCCOMB_X32_Y16_N22
\my_delay_left|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~18_combout\ = (\my_delay_left|ADDR2\(9) & (!\my_delay_left|Add0~17\)) # (!\my_delay_left|ADDR2\(9) & ((\my_delay_left|Add0~17\) # (GND)))
-- \my_delay_left|Add0~19\ = CARRY((!\my_delay_left|Add0~17\) # (!\my_delay_left|ADDR2\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(9),
	datad => VCC,
	cin => \my_delay_left|Add0~17\,
	combout => \my_delay_left|Add0~18_combout\,
	cout => \my_delay_left|Add0~19\);

-- Location: LCCOMB_X31_Y16_N18
\my_delay_left|ADDR2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~3_combout\ = (\my_delay_left|Add0~18_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|Add0~18_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~3_combout\);

-- Location: LCFF_X31_Y16_N19
\my_delay_left|ADDR2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~3_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(9));

-- Location: LCFF_X32_Y16_N21
\my_delay_left|ADDR2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~16_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(8));

-- Location: LCCOMB_X31_Y16_N24
\my_delay_left|ADDR2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~4_combout\ = (\my_delay_left|Add0~14_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|Add0~14_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~4_combout\);

-- Location: LCFF_X31_Y16_N25
\my_delay_left|ADDR2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~4_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(7));

-- Location: LCCOMB_X33_Y16_N0
\my_delay_left|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Equal0~1_combout\ = (!\my_delay_left|ADDR2\(6) & (\my_delay_left|ADDR2\(9) & (!\my_delay_left|ADDR2\(8) & \my_delay_left|ADDR2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(6),
	datab => \my_delay_left|ADDR2\(9),
	datac => \my_delay_left|ADDR2\(8),
	datad => \my_delay_left|ADDR2\(7),
	combout => \my_delay_left|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y16_N8
\my_delay_left|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Equal0~4_combout\ = (\my_delay_left|Equal0~0_combout\ & (\my_delay_left|Equal0~2_combout\ & (\my_delay_left|Equal0~3_combout\ & \my_delay_left|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|Equal0~0_combout\,
	datab => \my_delay_left|Equal0~2_combout\,
	datac => \my_delay_left|Equal0~3_combout\,
	datad => \my_delay_left|Equal0~1_combout\,
	combout => \my_delay_left|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y16_N14
\my_delay_left|ADDR2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~6_combout\ = (\my_delay_left|Equal0~4_combout\) # (!\my_delay_left|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_delay_left|Add0~0_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~6_combout\);

-- Location: LCFF_X31_Y16_N15
\my_delay_left|ADDR2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~6_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(0));

-- Location: LCCOMB_X31_Y16_N6
\my_delay_left|ADDR1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR1[0]~0_combout\ = !\my_delay_left|ADDR2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_delay_left|ADDR2\(0),
	combout => \my_delay_left|ADDR1[0]~0_combout\);

-- Location: LCFF_X31_Y16_N7
\my_delay_left|ADDR1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR1[0]~0_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(0));

-- Location: LCFF_X32_Y16_N15
\my_delay_left|ADDR1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(1),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(1));

-- Location: LCCOMB_X31_Y16_N28
\my_delay_left|ADDR1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR1[2]~feeder_combout\ = \my_delay_left|ADDR2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|ADDR2\(2),
	combout => \my_delay_left|ADDR1[2]~feeder_combout\);

-- Location: LCFF_X31_Y16_N29
\my_delay_left|ADDR1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR1[2]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(2));

-- Location: LCFF_X32_Y16_N11
\my_delay_left|ADDR2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~6_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(3));

-- Location: LCCOMB_X32_Y16_N2
\my_delay_left|ADDR1[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR1[3]~feeder_combout\ = \my_delay_left|ADDR2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|ADDR2\(3),
	combout => \my_delay_left|ADDR1[3]~feeder_combout\);

-- Location: LCFF_X32_Y16_N3
\my_delay_left|ADDR1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR1[3]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(3));

-- Location: LCFF_X32_Y16_N27
\my_delay_left|ADDR1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(4),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(4));

-- Location: LCFF_X31_Y16_N27
\my_delay_left|ADDR1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(5),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(5));

-- Location: LCFF_X32_Y16_N17
\my_delay_left|ADDR2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~12_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(6));

-- Location: LCFF_X32_Y16_N19
\my_delay_left|ADDR1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(6),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(6));

-- Location: LCFF_X31_Y16_N9
\my_delay_left|ADDR1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(7),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(7));

-- Location: LCFF_X32_Y16_N1
\my_delay_left|ADDR1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(8),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(8));

-- Location: LCFF_X31_Y16_N13
\my_delay_left|ADDR1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(9),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(9));

-- Location: LCCOMB_X32_Y16_N24
\my_delay_left|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~20_combout\ = (\my_delay_left|ADDR2\(10) & (\my_delay_left|Add0~19\ $ (GND))) # (!\my_delay_left|ADDR2\(10) & (!\my_delay_left|Add0~19\ & VCC))
-- \my_delay_left|Add0~21\ = CARRY((\my_delay_left|ADDR2\(10) & !\my_delay_left|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ADDR2\(10),
	datad => VCC,
	cin => \my_delay_left|Add0~19\,
	combout => \my_delay_left|Add0~20_combout\,
	cout => \my_delay_left|Add0~21\);

-- Location: LCCOMB_X31_Y16_N16
\my_delay_left|ADDR2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~2_combout\ = (\my_delay_left|Add0~20_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|Add0~20_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~2_combout\);

-- Location: LCFF_X31_Y16_N17
\my_delay_left|ADDR2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~2_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(10));

-- Location: LCFF_X31_Y16_N1
\my_delay_left|ADDR1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(10),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(10));

-- Location: LCCOMB_X32_Y16_N26
\my_delay_left|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~22_combout\ = (\my_delay_left|ADDR2\(11) & (!\my_delay_left|Add0~21\)) # (!\my_delay_left|ADDR2\(11) & ((\my_delay_left|Add0~21\) # (GND)))
-- \my_delay_left|Add0~23\ = CARRY((!\my_delay_left|Add0~21\) # (!\my_delay_left|ADDR2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ADDR2\(11),
	datad => VCC,
	cin => \my_delay_left|Add0~21\,
	combout => \my_delay_left|Add0~22_combout\,
	cout => \my_delay_left|Add0~23\);

-- Location: LCCOMB_X31_Y16_N4
\my_delay_left|ADDR2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~1_combout\ = (\my_delay_left|Add0~22_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \my_delay_left|Add0~22_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~1_combout\);

-- Location: LCFF_X31_Y16_N5
\my_delay_left|ADDR2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~1_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(11));

-- Location: LCFF_X31_Y16_N23
\my_delay_left|ADDR1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(11),
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => VCC,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR1\(11));

-- Location: LCCOMB_X31_Y16_N12
\my_delay_left|ADDR2[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2[0]~_wirecell_combout\ = !\my_delay_left|ADDR2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ADDR2\(0),
	combout => \my_delay_left|ADDR2[0]~_wirecell_combout\);

-- Location: M4K_X13_Y30
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N28
\my_delay_left|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~24_combout\ = (\my_delay_left|ADDR2\(12) & (\my_delay_left|Add0~23\ $ (GND))) # (!\my_delay_left|ADDR2\(12) & (!\my_delay_left|Add0~23\ & VCC))
-- \my_delay_left|Add0~25\ = CARRY((\my_delay_left|ADDR2\(12) & !\my_delay_left|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ADDR2\(12),
	datad => VCC,
	cin => \my_delay_left|Add0~23\,
	combout => \my_delay_left|Add0~24_combout\,
	cout => \my_delay_left|Add0~25\);

-- Location: LCFF_X32_Y16_N29
\my_delay_left|ADDR2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|Add0~24_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(12));

-- Location: LCCOMB_X31_Y16_N2
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \my_delay_left|ADDR2\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|ADDR2\(12),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: LCFF_X31_Y16_N3
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X23_Y25_N26
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout\);

-- Location: M4K_X13_Y32
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y16_N30
\my_delay_left|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|Add0~26_combout\ = \my_delay_left|Add0~25\ $ (\my_delay_left|ADDR2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|ADDR2\(13),
	cin => \my_delay_left|Add0~25\,
	combout => \my_delay_left|Add0~26_combout\);

-- Location: LCCOMB_X31_Y16_N10
\my_delay_left|ADDR2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ADDR2~0_combout\ = (\my_delay_left|Add0~26_combout\ & !\my_delay_left|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|Add0~26_combout\,
	datad => \my_delay_left|Equal0~4_combout\,
	combout => \my_delay_left|ADDR2~0_combout\);

-- Location: LCFF_X31_Y16_N11
\my_delay_left|ADDR2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ADDR2~0_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \write_audio_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ADDR2\(13));

-- Location: LCFF_X29_Y16_N1
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \my_delay_left|ADDR2\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCFF_X23_Y25_N27
\my_delay_left|ram_memory|DO2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[1]~30_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(1));

-- Location: LCCOMB_X31_Y18_N2
\my_delay_left|y[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[1]~34_combout\ = (\my_delay_left|y_temp\(1) & ((\my_delay_left|ram_memory|DO2\(1) & (\my_delay_left|y[0]~33\ & VCC)) # (!\my_delay_left|ram_memory|DO2\(1) & (!\my_delay_left|y[0]~33\)))) # (!\my_delay_left|y_temp\(1) & 
-- ((\my_delay_left|ram_memory|DO2\(1) & (!\my_delay_left|y[0]~33\)) # (!\my_delay_left|ram_memory|DO2\(1) & ((\my_delay_left|y[0]~33\) # (GND)))))
-- \my_delay_left|y[1]~35\ = CARRY((\my_delay_left|y_temp\(1) & (!\my_delay_left|ram_memory|DO2\(1) & !\my_delay_left|y[0]~33\)) # (!\my_delay_left|y_temp\(1) & ((!\my_delay_left|y[0]~33\) # (!\my_delay_left|ram_memory|DO2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(1),
	datab => \my_delay_left|ram_memory|DO2\(1),
	datad => VCC,
	cin => \my_delay_left|y[0]~33\,
	combout => \my_delay_left|y[1]~34_combout\,
	cout => \my_delay_left|y[1]~35\);

-- Location: LCCOMB_X33_Y18_N6
\my_delay_left|y[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[1]~feeder_combout\ = \my_delay_left|y[1]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[1]~34_combout\,
	combout => \my_delay_left|y[1]~feeder_combout\);

-- Location: LCFF_X33_Y18_N7
\my_delay_left|y[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[1]~feeder_combout\,
	sdata => \nelson|y[7][9]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(1));

-- Location: LCCOMB_X33_Y15_N28
\nelson|y[7][10]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][10]~280_combout\ = (\nelson|y[6][10]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(10) & (\nelson|y[7][9]~279\ & VCC)) # (!\nelson|Mult3|auto_generated|w216w\(10) & (!\nelson|y[7][9]~279\)))) # (!\nelson|y[6][10]~regout\ & 
-- ((\nelson|Mult3|auto_generated|w216w\(10) & (!\nelson|y[7][9]~279\)) # (!\nelson|Mult3|auto_generated|w216w\(10) & ((\nelson|y[7][9]~279\) # (GND)))))
-- \nelson|y[7][10]~281\ = CARRY((\nelson|y[6][10]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(10) & !\nelson|y[7][9]~279\)) # (!\nelson|y[6][10]~regout\ & ((!\nelson|y[7][9]~279\) # (!\nelson|Mult3|auto_generated|w216w\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][10]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(10),
	datad => VCC,
	cin => \nelson|y[7][9]~279\,
	combout => \nelson|y[7][10]~280_combout\,
	cout => \nelson|y[7][10]~281\);

-- Location: LCFF_X33_Y15_N29
\nelson|y[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][10]~280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][10]~regout\);

-- Location: LCCOMB_X32_Y18_N10
\my_delay_left|DI~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~29_combout\ = (\nelson|y[7][10]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][10]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~29_combout\);

-- Location: LCFF_X32_Y18_N11
\my_delay_left|DI[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~29_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(2));

-- Location: M4K_X13_Y21
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N0
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[2]~29_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[2]~29_combout\);

-- Location: M4K_X13_Y17
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y17_N1
\my_delay_left|ram_memory|DO2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[2]~29_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(2));

-- Location: LCCOMB_X31_Y18_N4
\my_delay_left|y[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[2]~36_combout\ = ((\my_delay_left|y_temp\(2) $ (\my_delay_left|ram_memory|DO2\(2) $ (!\my_delay_left|y[1]~35\)))) # (GND)
-- \my_delay_left|y[2]~37\ = CARRY((\my_delay_left|y_temp\(2) & ((\my_delay_left|ram_memory|DO2\(2)) # (!\my_delay_left|y[1]~35\))) # (!\my_delay_left|y_temp\(2) & (\my_delay_left|ram_memory|DO2\(2) & !\my_delay_left|y[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(2),
	datab => \my_delay_left|ram_memory|DO2\(2),
	datad => VCC,
	cin => \my_delay_left|y[1]~35\,
	combout => \my_delay_left|y[2]~36_combout\,
	cout => \my_delay_left|y[2]~37\);

-- Location: LCCOMB_X32_Y18_N8
\my_delay_left|y[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[2]~feeder_combout\ = \my_delay_left|y[2]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|y[2]~36_combout\,
	combout => \my_delay_left|y[2]~feeder_combout\);

-- Location: LCFF_X32_Y18_N9
\my_delay_left|y[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[2]~feeder_combout\,
	sdata => \nelson|y[7][10]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(2));

-- Location: LCCOMB_X33_Y15_N30
\nelson|y[7][11]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][11]~282_combout\ = ((\nelson|y[6][11]~regout\ $ (\nelson|Mult3|auto_generated|w216w\(11) $ (!\nelson|y[7][10]~281\)))) # (GND)
-- \nelson|y[7][11]~283\ = CARRY((\nelson|y[6][11]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(11)) # (!\nelson|y[7][10]~281\))) # (!\nelson|y[6][11]~regout\ & (\nelson|Mult3|auto_generated|w216w\(11) & !\nelson|y[7][10]~281\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][11]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(11),
	datad => VCC,
	cin => \nelson|y[7][10]~281\,
	combout => \nelson|y[7][11]~282_combout\,
	cout => \nelson|y[7][11]~283\);

-- Location: LCFF_X33_Y15_N31
\nelson|y[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][11]~282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][11]~regout\);

-- Location: LCCOMB_X32_Y18_N28
\my_delay_left|y_temp[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[3]~feeder_combout\ = \nelson|y[7][11]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][11]~regout\,
	combout => \my_delay_left|y_temp[3]~feeder_combout\);

-- Location: LCFF_X32_Y18_N29
\my_delay_left|y_temp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[3]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(3));

-- Location: LCCOMB_X31_Y18_N6
\my_delay_left|y[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[3]~38_combout\ = (\my_delay_left|ram_memory|DO2\(3) & ((\my_delay_left|y_temp\(3) & (\my_delay_left|y[2]~37\ & VCC)) # (!\my_delay_left|y_temp\(3) & (!\my_delay_left|y[2]~37\)))) # (!\my_delay_left|ram_memory|DO2\(3) & 
-- ((\my_delay_left|y_temp\(3) & (!\my_delay_left|y[2]~37\)) # (!\my_delay_left|y_temp\(3) & ((\my_delay_left|y[2]~37\) # (GND)))))
-- \my_delay_left|y[3]~39\ = CARRY((\my_delay_left|ram_memory|DO2\(3) & (!\my_delay_left|y_temp\(3) & !\my_delay_left|y[2]~37\)) # (!\my_delay_left|ram_memory|DO2\(3) & ((!\my_delay_left|y[2]~37\) # (!\my_delay_left|y_temp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(3),
	datab => \my_delay_left|y_temp\(3),
	datad => VCC,
	cin => \my_delay_left|y[2]~37\,
	combout => \my_delay_left|y[3]~38_combout\,
	cout => \my_delay_left|y[3]~39\);

-- Location: LCCOMB_X32_Y18_N22
\my_delay_left|y[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[3]~feeder_combout\ = \my_delay_left|y[3]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|y[3]~38_combout\,
	combout => \my_delay_left|y[3]~feeder_combout\);

-- Location: LCFF_X32_Y18_N23
\my_delay_left|y[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[3]~feeder_combout\,
	sdata => \nelson|y[7][11]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(3));

-- Location: LCCOMB_X33_Y14_N0
\nelson|y[7][12]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][12]~284_combout\ = (\nelson|y[6][12]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(12) & (\nelson|y[7][11]~283\ & VCC)) # (!\nelson|Mult3|auto_generated|w216w\(12) & (!\nelson|y[7][11]~283\)))) # (!\nelson|y[6][12]~regout\ & 
-- ((\nelson|Mult3|auto_generated|w216w\(12) & (!\nelson|y[7][11]~283\)) # (!\nelson|Mult3|auto_generated|w216w\(12) & ((\nelson|y[7][11]~283\) # (GND)))))
-- \nelson|y[7][12]~285\ = CARRY((\nelson|y[6][12]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(12) & !\nelson|y[7][11]~283\)) # (!\nelson|y[6][12]~regout\ & ((!\nelson|y[7][11]~283\) # (!\nelson|Mult3|auto_generated|w216w\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][12]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(12),
	datad => VCC,
	cin => \nelson|y[7][11]~283\,
	combout => \nelson|y[7][12]~284_combout\,
	cout => \nelson|y[7][12]~285\);

-- Location: LCFF_X33_Y14_N1
\nelson|y[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][12]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][12]~regout\);

-- Location: LCCOMB_X33_Y18_N22
\my_delay_left|DI~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~27_combout\ = (\nelson|y[7][12]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][12]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~27_combout\);

-- Location: LCFF_X33_Y18_N23
\my_delay_left|DI[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~27_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(4));

-- Location: M4K_X52_Y25
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y26
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y25_N10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[4]~27_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[4]~27_combout\);

-- Location: M4K_X26_Y25
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y25_N11
\my_delay_left|ram_memory|DO2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[4]~27_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(4));

-- Location: LCCOMB_X31_Y18_N8
\my_delay_left|y[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[4]~40_combout\ = ((\my_delay_left|y_temp\(4) $ (\my_delay_left|ram_memory|DO2\(4) $ (!\my_delay_left|y[3]~39\)))) # (GND)
-- \my_delay_left|y[4]~41\ = CARRY((\my_delay_left|y_temp\(4) & ((\my_delay_left|ram_memory|DO2\(4)) # (!\my_delay_left|y[3]~39\))) # (!\my_delay_left|y_temp\(4) & (\my_delay_left|ram_memory|DO2\(4) & !\my_delay_left|y[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(4),
	datab => \my_delay_left|ram_memory|DO2\(4),
	datad => VCC,
	cin => \my_delay_left|y[3]~39\,
	combout => \my_delay_left|y[4]~40_combout\,
	cout => \my_delay_left|y[4]~41\);

-- Location: LCCOMB_X33_Y18_N0
\my_delay_left|y[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[4]~feeder_combout\ = \my_delay_left|y[4]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[4]~40_combout\,
	combout => \my_delay_left|y[4]~feeder_combout\);

-- Location: LCFF_X33_Y18_N1
\my_delay_left|y[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[4]~feeder_combout\,
	sdata => \nelson|y[7][12]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(4));

-- Location: LCCOMB_X38_Y15_N22
\nelson|y[1][7]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][7]~740_combout\ = ((\nelson|y[0][7]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) $ (!\nelson|y[1][6]~739\)))) # (GND)
-- \nelson|y[1][7]~741\ = CARRY((\nelson|y[0][7]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4)) # (!\nelson|y[1][6]~739\))) # (!\nelson|y[0][7]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & !\nelson|y[1][6]~739\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][7]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4),
	datad => VCC,
	cin => \nelson|y[1][6]~739\,
	combout => \nelson|y[1][7]~740_combout\,
	cout => \nelson|y[1][7]~741\);

-- Location: LCCOMB_X38_Y15_N24
\nelson|y[1][8]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][8]~742_combout\ = (\nelson|y[0][8]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & (\nelson|y[1][7]~741\ & VCC)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & (!\nelson|y[1][7]~741\)))) # (!\nelson|y[0][8]~regout\ & 
-- ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & (!\nelson|y[1][7]~741\)) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ((\nelson|y[1][7]~741\) # (GND)))))
-- \nelson|y[1][8]~743\ = CARRY((\nelson|y[0][8]~regout\ & (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & !\nelson|y[1][7]~741\)) # (!\nelson|y[0][8]~regout\ & ((!\nelson|y[1][7]~741\) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][8]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5),
	datad => VCC,
	cin => \nelson|y[1][7]~741\,
	combout => \nelson|y[1][8]~742_combout\,
	cout => \nelson|y[1][8]~743\);

-- Location: LCCOMB_X38_Y15_N26
\nelson|y[1][9]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][9]~744_combout\ = ((\nelson|y[0][9]~regout\ $ (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) $ (!\nelson|y[1][8]~743\)))) # (GND)
-- \nelson|y[1][9]~745\ = CARRY((\nelson|y[0][9]~regout\ & ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6)) # (!\nelson|y[1][8]~743\))) # (!\nelson|y[0][9]~regout\ & 
-- (\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & !\nelson|y[1][8]~743\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][9]~regout\,
	datab => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6),
	datad => VCC,
	cin => \nelson|y[1][8]~743\,
	combout => \nelson|y[1][9]~744_combout\,
	cout => \nelson|y[1][9]~745\);

-- Location: LCFF_X38_Y15_N27
\nelson|y[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][9]~744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][9]~regout\);

-- Location: LCFF_X38_Y15_N25
\nelson|y[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][8]~742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][8]~regout\);

-- Location: LCFF_X38_Y15_N23
\nelson|y[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][7]~740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][7]~regout\);

-- Location: LCCOMB_X38_Y18_N24
\nelson|y[2][8]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][8]~668_combout\ = (\nelson|Mult1|auto_generated|w248w\(8) & ((\nelson|y[1][8]~regout\ & (\nelson|y[2][7]~667\ & VCC)) # (!\nelson|y[1][8]~regout\ & (!\nelson|y[2][7]~667\)))) # (!\nelson|Mult1|auto_generated|w248w\(8) & 
-- ((\nelson|y[1][8]~regout\ & (!\nelson|y[2][7]~667\)) # (!\nelson|y[1][8]~regout\ & ((\nelson|y[2][7]~667\) # (GND)))))
-- \nelson|y[2][8]~669\ = CARRY((\nelson|Mult1|auto_generated|w248w\(8) & (!\nelson|y[1][8]~regout\ & !\nelson|y[2][7]~667\)) # (!\nelson|Mult1|auto_generated|w248w\(8) & ((!\nelson|y[2][7]~667\) # (!\nelson|y[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(8),
	datab => \nelson|y[1][8]~regout\,
	datad => VCC,
	cin => \nelson|y[2][7]~667\,
	combout => \nelson|y[2][8]~668_combout\,
	cout => \nelson|y[2][8]~669\);

-- Location: LCCOMB_X38_Y18_N26
\nelson|y[2][9]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][9]~670_combout\ = ((\nelson|Mult1|auto_generated|w248w\(9) $ (\nelson|y[1][9]~regout\ $ (!\nelson|y[2][8]~669\)))) # (GND)
-- \nelson|y[2][9]~671\ = CARRY((\nelson|Mult1|auto_generated|w248w\(9) & ((\nelson|y[1][9]~regout\) # (!\nelson|y[2][8]~669\))) # (!\nelson|Mult1|auto_generated|w248w\(9) & (\nelson|y[1][9]~regout\ & !\nelson|y[2][8]~669\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(9),
	datab => \nelson|y[1][9]~regout\,
	datad => VCC,
	cin => \nelson|y[2][8]~669\,
	combout => \nelson|y[2][9]~670_combout\,
	cout => \nelson|y[2][9]~671\);

-- Location: LCCOMB_X38_Y18_N30
\nelson|y[2][11]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][11]~674_combout\ = ((\nelson|y[1][11]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(11) $ (!\nelson|y[2][10]~673\)))) # (GND)
-- \nelson|y[2][11]~675\ = CARRY((\nelson|y[1][11]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(11)) # (!\nelson|y[2][10]~673\))) # (!\nelson|y[1][11]~regout\ & (\nelson|Mult1|auto_generated|w248w\(11) & !\nelson|y[2][10]~673\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][11]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(11),
	datad => VCC,
	cin => \nelson|y[2][10]~673\,
	combout => \nelson|y[2][11]~674_combout\,
	cout => \nelson|y[2][11]~675\);

-- Location: LCFF_X38_Y18_N31
\nelson|y[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][11]~674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][11]~regout\);

-- Location: LCFF_X38_Y18_N27
\nelson|y[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][9]~670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][9]~regout\);

-- Location: LCFF_X38_Y18_N25
\nelson|y[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][8]~668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][8]~regout\);

-- Location: LCCOMB_X41_Y18_N28
\nelson|y[3][10]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][10]~594_combout\ = ((\nelson|y[2][10]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(10) $ (!\nelson|y[3][9]~593\)))) # (GND)
-- \nelson|y[3][10]~595\ = CARRY((\nelson|y[2][10]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(10)) # (!\nelson|y[3][9]~593\))) # (!\nelson|y[2][10]~regout\ & (\nelson|Mult0|auto_generated|w254w\(10) & !\nelson|y[3][9]~593\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][10]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(10),
	datad => VCC,
	cin => \nelson|y[3][9]~593\,
	combout => \nelson|y[3][10]~594_combout\,
	cout => \nelson|y[3][10]~595\);

-- Location: LCCOMB_X41_Y18_N30
\nelson|y[3][11]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][11]~596_combout\ = (\nelson|Mult0|auto_generated|w254w\(11) & ((\nelson|y[2][11]~regout\ & (\nelson|y[3][10]~595\ & VCC)) # (!\nelson|y[2][11]~regout\ & (!\nelson|y[3][10]~595\)))) # (!\nelson|Mult0|auto_generated|w254w\(11) & 
-- ((\nelson|y[2][11]~regout\ & (!\nelson|y[3][10]~595\)) # (!\nelson|y[2][11]~regout\ & ((\nelson|y[3][10]~595\) # (GND)))))
-- \nelson|y[3][11]~597\ = CARRY((\nelson|Mult0|auto_generated|w254w\(11) & (!\nelson|y[2][11]~regout\ & !\nelson|y[3][10]~595\)) # (!\nelson|Mult0|auto_generated|w254w\(11) & ((!\nelson|y[3][10]~595\) # (!\nelson|y[2][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(11),
	datab => \nelson|y[2][11]~regout\,
	datad => VCC,
	cin => \nelson|y[3][10]~595\,
	combout => \nelson|y[3][11]~596_combout\,
	cout => \nelson|y[3][11]~597\);

-- Location: LCCOMB_X41_Y17_N0
\nelson|y[3][12]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][12]~598_combout\ = ((\nelson|y[2][12]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(12) $ (!\nelson|y[3][11]~597\)))) # (GND)
-- \nelson|y[3][12]~599\ = CARRY((\nelson|y[2][12]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(12)) # (!\nelson|y[3][11]~597\))) # (!\nelson|y[2][12]~regout\ & (\nelson|Mult0|auto_generated|w254w\(12) & !\nelson|y[3][11]~597\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][12]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(12),
	datad => VCC,
	cin => \nelson|y[3][11]~597\,
	combout => \nelson|y[3][12]~598_combout\,
	cout => \nelson|y[3][12]~599\);

-- Location: LCFF_X41_Y17_N1
\nelson|y[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][12]~598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][12]~regout\);

-- Location: LCFF_X41_Y18_N31
\nelson|y[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][11]~596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][11]~regout\);

-- Location: LCFF_X41_Y18_N29
\nelson|y[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][10]~594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][10]~regout\);

-- Location: LCCOMB_X40_Y18_N26
\nelson|y[4][9]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][9]~512_combout\ = (\nelson|y[3][9]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(9) & (\nelson|y[4][8]~511\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(9) & (!\nelson|y[4][8]~511\)))) # (!\nelson|y[3][9]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(9) & (!\nelson|y[4][8]~511\)) # (!\nelson|Mult0|auto_generated|w254w\(9) & ((\nelson|y[4][8]~511\) # (GND)))))
-- \nelson|y[4][9]~513\ = CARRY((\nelson|y[3][9]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(9) & !\nelson|y[4][8]~511\)) # (!\nelson|y[3][9]~regout\ & ((!\nelson|y[4][8]~511\) # (!\nelson|Mult0|auto_generated|w254w\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][9]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(9),
	datad => VCC,
	cin => \nelson|y[4][8]~511\,
	combout => \nelson|y[4][9]~512_combout\,
	cout => \nelson|y[4][9]~513\);

-- Location: LCCOMB_X40_Y18_N28
\nelson|y[4][10]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][10]~514_combout\ = ((\nelson|Mult0|auto_generated|w254w\(10) $ (\nelson|y[3][10]~regout\ $ (!\nelson|y[4][9]~513\)))) # (GND)
-- \nelson|y[4][10]~515\ = CARRY((\nelson|Mult0|auto_generated|w254w\(10) & ((\nelson|y[3][10]~regout\) # (!\nelson|y[4][9]~513\))) # (!\nelson|Mult0|auto_generated|w254w\(10) & (\nelson|y[3][10]~regout\ & !\nelson|y[4][9]~513\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(10),
	datab => \nelson|y[3][10]~regout\,
	datad => VCC,
	cin => \nelson|y[4][9]~513\,
	combout => \nelson|y[4][10]~514_combout\,
	cout => \nelson|y[4][10]~515\);

-- Location: LCCOMB_X40_Y17_N0
\nelson|y[4][12]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][12]~518_combout\ = ((\nelson|Mult0|auto_generated|w254w\(12) $ (\nelson|y[3][12]~regout\ $ (!\nelson|y[4][11]~517\)))) # (GND)
-- \nelson|y[4][12]~519\ = CARRY((\nelson|Mult0|auto_generated|w254w\(12) & ((\nelson|y[3][12]~regout\) # (!\nelson|y[4][11]~517\))) # (!\nelson|Mult0|auto_generated|w254w\(12) & (\nelson|y[3][12]~regout\ & !\nelson|y[4][11]~517\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|w254w\(12),
	datab => \nelson|y[3][12]~regout\,
	datad => VCC,
	cin => \nelson|y[4][11]~517\,
	combout => \nelson|y[4][12]~518_combout\,
	cout => \nelson|y[4][12]~519\);

-- Location: LCCOMB_X40_Y17_N2
\nelson|y[4][13]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][13]~520_combout\ = (\nelson|y[3][13]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(13) & (\nelson|y[4][12]~519\ & VCC)) # (!\nelson|Mult0|auto_generated|w254w\(13) & (!\nelson|y[4][12]~519\)))) # (!\nelson|y[3][13]~regout\ & 
-- ((\nelson|Mult0|auto_generated|w254w\(13) & (!\nelson|y[4][12]~519\)) # (!\nelson|Mult0|auto_generated|w254w\(13) & ((\nelson|y[4][12]~519\) # (GND)))))
-- \nelson|y[4][13]~521\ = CARRY((\nelson|y[3][13]~regout\ & (!\nelson|Mult0|auto_generated|w254w\(13) & !\nelson|y[4][12]~519\)) # (!\nelson|y[3][13]~regout\ & ((!\nelson|y[4][12]~519\) # (!\nelson|Mult0|auto_generated|w254w\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][13]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(13),
	datad => VCC,
	cin => \nelson|y[4][12]~519\,
	combout => \nelson|y[4][13]~520_combout\,
	cout => \nelson|y[4][13]~521\);

-- Location: LCFF_X40_Y17_N3
\nelson|y[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][13]~520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][13]~regout\);

-- Location: LCFF_X40_Y17_N1
\nelson|y[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][12]~518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][12]~regout\);

-- Location: LCFF_X40_Y18_N29
\nelson|y[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][10]~514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][10]~regout\);

-- Location: LCFF_X40_Y18_N27
\nelson|y[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][9]~512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][9]~regout\);

-- Location: LCCOMB_X36_Y18_N24
\nelson|y[5][8]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][8]~430_combout\ = ((\nelson|y[4][8]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(8) $ (!\nelson|y[5][7]~429\)))) # (GND)
-- \nelson|y[5][8]~431\ = CARRY((\nelson|y[4][8]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(8)) # (!\nelson|y[5][7]~429\))) # (!\nelson|y[4][8]~regout\ & (\nelson|Mult1|auto_generated|w248w\(8) & !\nelson|y[5][7]~429\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][8]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(8),
	datad => VCC,
	cin => \nelson|y[5][7]~429\,
	combout => \nelson|y[5][8]~430_combout\,
	cout => \nelson|y[5][8]~431\);

-- Location: LCCOMB_X36_Y18_N26
\nelson|y[5][9]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][9]~432_combout\ = (\nelson|Mult1|auto_generated|w248w\(9) & ((\nelson|y[4][9]~regout\ & (\nelson|y[5][8]~431\ & VCC)) # (!\nelson|y[4][9]~regout\ & (!\nelson|y[5][8]~431\)))) # (!\nelson|Mult1|auto_generated|w248w\(9) & 
-- ((\nelson|y[4][9]~regout\ & (!\nelson|y[5][8]~431\)) # (!\nelson|y[4][9]~regout\ & ((\nelson|y[5][8]~431\) # (GND)))))
-- \nelson|y[5][9]~433\ = CARRY((\nelson|Mult1|auto_generated|w248w\(9) & (!\nelson|y[4][9]~regout\ & !\nelson|y[5][8]~431\)) # (!\nelson|Mult1|auto_generated|w248w\(9) & ((!\nelson|y[5][8]~431\) # (!\nelson|y[4][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(9),
	datab => \nelson|y[4][9]~regout\,
	datad => VCC,
	cin => \nelson|y[5][8]~431\,
	combout => \nelson|y[5][9]~432_combout\,
	cout => \nelson|y[5][9]~433\);

-- Location: LCCOMB_X36_Y18_N30
\nelson|y[5][11]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][11]~436_combout\ = (\nelson|y[4][11]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(11) & (\nelson|y[5][10]~435\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(11) & (!\nelson|y[5][10]~435\)))) # (!\nelson|y[4][11]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(11) & (!\nelson|y[5][10]~435\)) # (!\nelson|Mult1|auto_generated|w248w\(11) & ((\nelson|y[5][10]~435\) # (GND)))))
-- \nelson|y[5][11]~437\ = CARRY((\nelson|y[4][11]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(11) & !\nelson|y[5][10]~435\)) # (!\nelson|y[4][11]~regout\ & ((!\nelson|y[5][10]~435\) # (!\nelson|Mult1|auto_generated|w248w\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][11]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(11),
	datad => VCC,
	cin => \nelson|y[5][10]~435\,
	combout => \nelson|y[5][11]~436_combout\,
	cout => \nelson|y[5][11]~437\);

-- Location: LCCOMB_X36_Y17_N0
\nelson|y[5][12]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][12]~438_combout\ = ((\nelson|Mult1|auto_generated|w248w\(12) $ (\nelson|y[4][12]~regout\ $ (!\nelson|y[5][11]~437\)))) # (GND)
-- \nelson|y[5][12]~439\ = CARRY((\nelson|Mult1|auto_generated|w248w\(12) & ((\nelson|y[4][12]~regout\) # (!\nelson|y[5][11]~437\))) # (!\nelson|Mult1|auto_generated|w248w\(12) & (\nelson|y[4][12]~regout\ & !\nelson|y[5][11]~437\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(12),
	datab => \nelson|y[4][12]~regout\,
	datad => VCC,
	cin => \nelson|y[5][11]~437\,
	combout => \nelson|y[5][12]~438_combout\,
	cout => \nelson|y[5][12]~439\);

-- Location: LCCOMB_X36_Y17_N2
\nelson|y[5][13]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][13]~440_combout\ = (\nelson|Mult1|auto_generated|w248w\(13) & ((\nelson|y[4][13]~regout\ & (\nelson|y[5][12]~439\ & VCC)) # (!\nelson|y[4][13]~regout\ & (!\nelson|y[5][12]~439\)))) # (!\nelson|Mult1|auto_generated|w248w\(13) & 
-- ((\nelson|y[4][13]~regout\ & (!\nelson|y[5][12]~439\)) # (!\nelson|y[4][13]~regout\ & ((\nelson|y[5][12]~439\) # (GND)))))
-- \nelson|y[5][13]~441\ = CARRY((\nelson|Mult1|auto_generated|w248w\(13) & (!\nelson|y[4][13]~regout\ & !\nelson|y[5][12]~439\)) # (!\nelson|Mult1|auto_generated|w248w\(13) & ((!\nelson|y[5][12]~439\) # (!\nelson|y[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(13),
	datab => \nelson|y[4][13]~regout\,
	datad => VCC,
	cin => \nelson|y[5][12]~439\,
	combout => \nelson|y[5][13]~440_combout\,
	cout => \nelson|y[5][13]~441\);

-- Location: LCFF_X36_Y17_N3
\nelson|y[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][13]~440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][13]~regout\);

-- Location: LCFF_X36_Y17_N1
\nelson|y[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][12]~438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][12]~regout\);

-- Location: LCFF_X36_Y18_N31
\nelson|y[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][11]~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][11]~regout\);

-- Location: LCFF_X36_Y18_N27
\nelson|y[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][9]~432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][9]~regout\);

-- Location: LCFF_X36_Y18_N25
\nelson|y[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][8]~430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][8]~regout\);

-- Location: LCCOMB_X36_Y14_N0
\nelson|y[6][13]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][13]~360_combout\ = ((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) $ (\nelson|y[5][13]~regout\ $ (!\nelson|y[6][12]~359\)))) # (GND)
-- \nelson|y[6][13]~361\ = CARRY((\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ((\nelson|y[5][13]~regout\) # (!\nelson|y[6][12]~359\))) # 
-- (!\Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & (\nelson|y[5][13]~regout\ & !\nelson|y[6][12]~359\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_In_Deserializer|Audio_In_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10),
	datab => \nelson|y[5][13]~regout\,
	datad => VCC,
	cin => \nelson|y[6][12]~359\,
	combout => \nelson|y[6][13]~360_combout\,
	cout => \nelson|y[6][13]~361\);

-- Location: LCFF_X36_Y14_N1
\nelson|y[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][13]~360_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][13]~regout\);

-- Location: LCCOMB_X33_Y14_N2
\nelson|y[7][13]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][13]~286_combout\ = ((\nelson|Mult3|auto_generated|w216w\(13) $ (\nelson|y[6][13]~regout\ $ (!\nelson|y[7][12]~285\)))) # (GND)
-- \nelson|y[7][13]~287\ = CARRY((\nelson|Mult3|auto_generated|w216w\(13) & ((\nelson|y[6][13]~regout\) # (!\nelson|y[7][12]~285\))) # (!\nelson|Mult3|auto_generated|w216w\(13) & (\nelson|y[6][13]~regout\ & !\nelson|y[7][12]~285\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|w216w\(13),
	datab => \nelson|y[6][13]~regout\,
	datad => VCC,
	cin => \nelson|y[7][12]~285\,
	combout => \nelson|y[7][13]~286_combout\,
	cout => \nelson|y[7][13]~287\);

-- Location: LCFF_X33_Y14_N3
\nelson|y[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][13]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][13]~regout\);

-- Location: LCCOMB_X30_Y14_N0
\my_delay_left|DI~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~26_combout\ = (\nelson|y[7][13]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][13]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~26_combout\);

-- Location: LCFF_X30_Y14_N1
\my_delay_left|DI[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~26_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(5));

-- Location: M4K_X26_Y3
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y11_N22
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[5]~26_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[5]~26_combout\);

-- Location: M4K_X26_Y8
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCFF_X25_Y11_N23
\my_delay_left|ram_memory|DO2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[5]~26_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(5));

-- Location: LCCOMB_X31_Y18_N10
\my_delay_left|y[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[5]~42_combout\ = (\my_delay_left|y_temp\(5) & ((\my_delay_left|ram_memory|DO2\(5) & (\my_delay_left|y[4]~41\ & VCC)) # (!\my_delay_left|ram_memory|DO2\(5) & (!\my_delay_left|y[4]~41\)))) # (!\my_delay_left|y_temp\(5) & 
-- ((\my_delay_left|ram_memory|DO2\(5) & (!\my_delay_left|y[4]~41\)) # (!\my_delay_left|ram_memory|DO2\(5) & ((\my_delay_left|y[4]~41\) # (GND)))))
-- \my_delay_left|y[5]~43\ = CARRY((\my_delay_left|y_temp\(5) & (!\my_delay_left|ram_memory|DO2\(5) & !\my_delay_left|y[4]~41\)) # (!\my_delay_left|y_temp\(5) & ((!\my_delay_left|y[4]~41\) # (!\my_delay_left|ram_memory|DO2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(5),
	datab => \my_delay_left|ram_memory|DO2\(5),
	datad => VCC,
	cin => \my_delay_left|y[4]~41\,
	combout => \my_delay_left|y[5]~42_combout\,
	cout => \my_delay_left|y[5]~43\);

-- Location: LCCOMB_X32_Y18_N4
\my_delay_left|y[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[5]~feeder_combout\ = \my_delay_left|y[5]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[5]~42_combout\,
	combout => \my_delay_left|y[5]~feeder_combout\);

-- Location: LCFF_X32_Y18_N5
\my_delay_left|y[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[5]~feeder_combout\,
	sdata => \nelson|y[7][13]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(5));

-- Location: LCCOMB_X33_Y14_N4
\nelson|y[7][14]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][14]~288_combout\ = (\nelson|y[6][14]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(14) & (\nelson|y[7][13]~287\ & VCC)) # (!\nelson|Mult3|auto_generated|w216w\(14) & (!\nelson|y[7][13]~287\)))) # (!\nelson|y[6][14]~regout\ & 
-- ((\nelson|Mult3|auto_generated|w216w\(14) & (!\nelson|y[7][13]~287\)) # (!\nelson|Mult3|auto_generated|w216w\(14) & ((\nelson|y[7][13]~287\) # (GND)))))
-- \nelson|y[7][14]~289\ = CARRY((\nelson|y[6][14]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(14) & !\nelson|y[7][13]~287\)) # (!\nelson|y[6][14]~regout\ & ((!\nelson|y[7][13]~287\) # (!\nelson|Mult3|auto_generated|w216w\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][14]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(14),
	datad => VCC,
	cin => \nelson|y[7][13]~287\,
	combout => \nelson|y[7][14]~288_combout\,
	cout => \nelson|y[7][14]~289\);

-- Location: LCFF_X33_Y14_N5
\nelson|y[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][14]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][14]~regout\);

-- Location: LCCOMB_X30_Y14_N18
\my_delay_left|DI~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~25_combout\ = (\nelson|y[7][14]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][14]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~25_combout\);

-- Location: LCFF_X30_Y14_N19
\my_delay_left|DI[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~25_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(6));

-- Location: M4K_X13_Y7
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y10_N24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[6]~25_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[6]~25_combout\);

-- Location: M4K_X13_Y10
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y10_N25
\my_delay_left|ram_memory|DO2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[6]~25_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(6));

-- Location: LCCOMB_X31_Y18_N12
\my_delay_left|y[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[6]~44_combout\ = ((\my_delay_left|y_temp\(6) $ (\my_delay_left|ram_memory|DO2\(6) $ (!\my_delay_left|y[5]~43\)))) # (GND)
-- \my_delay_left|y[6]~45\ = CARRY((\my_delay_left|y_temp\(6) & ((\my_delay_left|ram_memory|DO2\(6)) # (!\my_delay_left|y[5]~43\))) # (!\my_delay_left|y_temp\(6) & (\my_delay_left|ram_memory|DO2\(6) & !\my_delay_left|y[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(6),
	datab => \my_delay_left|ram_memory|DO2\(6),
	datad => VCC,
	cin => \my_delay_left|y[5]~43\,
	combout => \my_delay_left|y[6]~44_combout\,
	cout => \my_delay_left|y[6]~45\);

-- Location: LCCOMB_X30_Y18_N2
\my_delay_left|y[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[6]~feeder_combout\ = \my_delay_left|y[6]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|y[6]~44_combout\,
	combout => \my_delay_left|y[6]~feeder_combout\);

-- Location: LCFF_X30_Y18_N3
\my_delay_left|y[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[6]~feeder_combout\,
	sdata => \nelson|y[7][14]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(6));

-- Location: LCCOMB_X33_Y14_N6
\nelson|y[7][15]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][15]~290_combout\ = ((\nelson|y[6][15]~regout\ $ (\nelson|Mult3|auto_generated|w216w\(15) $ (!\nelson|y[7][14]~289\)))) # (GND)
-- \nelson|y[7][15]~291\ = CARRY((\nelson|y[6][15]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(15)) # (!\nelson|y[7][14]~289\))) # (!\nelson|y[6][15]~regout\ & (\nelson|Mult3|auto_generated|w216w\(15) & !\nelson|y[7][14]~289\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][15]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(15),
	datad => VCC,
	cin => \nelson|y[7][14]~289\,
	combout => \nelson|y[7][15]~290_combout\,
	cout => \nelson|y[7][15]~291\);

-- Location: LCFF_X33_Y14_N7
\nelson|y[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][15]~290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][15]~regout\);

-- Location: LCCOMB_X30_Y18_N26
\my_delay_left|y_temp[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[7]~feeder_combout\ = \nelson|y[7][15]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][15]~regout\,
	combout => \my_delay_left|y_temp[7]~feeder_combout\);

-- Location: LCFF_X30_Y18_N27
\my_delay_left|y_temp[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[7]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(7));

-- Location: LCCOMB_X31_Y18_N14
\my_delay_left|y[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[7]~46_combout\ = (\my_delay_left|ram_memory|DO2\(7) & ((\my_delay_left|y_temp\(7) & (\my_delay_left|y[6]~45\ & VCC)) # (!\my_delay_left|y_temp\(7) & (!\my_delay_left|y[6]~45\)))) # (!\my_delay_left|ram_memory|DO2\(7) & 
-- ((\my_delay_left|y_temp\(7) & (!\my_delay_left|y[6]~45\)) # (!\my_delay_left|y_temp\(7) & ((\my_delay_left|y[6]~45\) # (GND)))))
-- \my_delay_left|y[7]~47\ = CARRY((\my_delay_left|ram_memory|DO2\(7) & (!\my_delay_left|y_temp\(7) & !\my_delay_left|y[6]~45\)) # (!\my_delay_left|ram_memory|DO2\(7) & ((!\my_delay_left|y[6]~45\) # (!\my_delay_left|y_temp\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(7),
	datab => \my_delay_left|y_temp\(7),
	datad => VCC,
	cin => \my_delay_left|y[6]~45\,
	combout => \my_delay_left|y[7]~46_combout\,
	cout => \my_delay_left|y[7]~47\);

-- Location: LCCOMB_X30_Y18_N8
\my_delay_left|y[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[7]~feeder_combout\ = \my_delay_left|y[7]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|y[7]~46_combout\,
	combout => \my_delay_left|y[7]~feeder_combout\);

-- Location: LCFF_X30_Y18_N9
\my_delay_left|y[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[7]~feeder_combout\,
	sdata => \nelson|y[7][15]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(7));

-- Location: LCCOMB_X30_Y18_N10
\my_delay_left|y[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[8]~feeder_combout\ = \my_delay_left|y[8]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y[8]~48_combout\,
	combout => \my_delay_left|y[8]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N8
\nelson|y[7][16]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][16]~292_combout\ = (\nelson|y[6][16]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(16) & (\nelson|y[7][15]~291\ & VCC)) # (!\nelson|Mult3|auto_generated|w216w\(16) & (!\nelson|y[7][15]~291\)))) # (!\nelson|y[6][16]~regout\ & 
-- ((\nelson|Mult3|auto_generated|w216w\(16) & (!\nelson|y[7][15]~291\)) # (!\nelson|Mult3|auto_generated|w216w\(16) & ((\nelson|y[7][15]~291\) # (GND)))))
-- \nelson|y[7][16]~293\ = CARRY((\nelson|y[6][16]~regout\ & (!\nelson|Mult3|auto_generated|w216w\(16) & !\nelson|y[7][15]~291\)) # (!\nelson|y[6][16]~regout\ & ((!\nelson|y[7][15]~291\) # (!\nelson|Mult3|auto_generated|w216w\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][16]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(16),
	datad => VCC,
	cin => \nelson|y[7][15]~291\,
	combout => \nelson|y[7][16]~292_combout\,
	cout => \nelson|y[7][16]~293\);

-- Location: LCFF_X33_Y14_N9
\nelson|y[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][16]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][16]~regout\);

-- Location: LCFF_X30_Y18_N11
\my_delay_left|y[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[8]~feeder_combout\,
	sdata => \nelson|y[7][16]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(8));

-- Location: LCCOMB_X33_Y14_N10
\nelson|y[7][17]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][17]~294_combout\ = ((\nelson|y[6][17]~regout\ $ (\nelson|Mult3|auto_generated|w216w\(17) $ (!\nelson|y[7][16]~293\)))) # (GND)
-- \nelson|y[7][17]~295\ = CARRY((\nelson|y[6][17]~regout\ & ((\nelson|Mult3|auto_generated|w216w\(17)) # (!\nelson|y[7][16]~293\))) # (!\nelson|y[6][17]~regout\ & (\nelson|Mult3|auto_generated|w216w\(17) & !\nelson|y[7][16]~293\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][17]~regout\,
	datab => \nelson|Mult3|auto_generated|w216w\(17),
	datad => VCC,
	cin => \nelson|y[7][16]~293\,
	combout => \nelson|y[7][17]~294_combout\,
	cout => \nelson|y[7][17]~295\);

-- Location: LCFF_X33_Y14_N11
\nelson|y[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][17]~294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][17]~regout\);

-- Location: LCCOMB_X32_Y18_N24
\my_delay_left|y_temp[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[9]~feeder_combout\ = \nelson|y[7][17]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][17]~regout\,
	combout => \my_delay_left|y_temp[9]~feeder_combout\);

-- Location: LCFF_X32_Y18_N25
\my_delay_left|y_temp[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[9]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(9));

-- Location: LCCOMB_X30_Y18_N22
\my_delay_left|DI~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~23_combout\ = (\nelson|y[7][16]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][16]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~23_combout\);

-- Location: LCFF_X30_Y18_N23
\my_delay_left|DI[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~23_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(8));

-- Location: M4K_X26_Y32
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y31
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y25_N4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[8]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[8]~23_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[8]~23_combout\);

-- Location: M4K_X52_Y32
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y25_N5
\my_delay_left|ram_memory|DO2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[8]~23_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(8));

-- Location: LCCOMB_X31_Y18_N18
\my_delay_left|y[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[9]~50_combout\ = (\my_delay_left|ram_memory|DO2\(9) & ((\my_delay_left|y_temp\(9) & (\my_delay_left|y[8]~49\ & VCC)) # (!\my_delay_left|y_temp\(9) & (!\my_delay_left|y[8]~49\)))) # (!\my_delay_left|ram_memory|DO2\(9) & 
-- ((\my_delay_left|y_temp\(9) & (!\my_delay_left|y[8]~49\)) # (!\my_delay_left|y_temp\(9) & ((\my_delay_left|y[8]~49\) # (GND)))))
-- \my_delay_left|y[9]~51\ = CARRY((\my_delay_left|ram_memory|DO2\(9) & (!\my_delay_left|y_temp\(9) & !\my_delay_left|y[8]~49\)) # (!\my_delay_left|ram_memory|DO2\(9) & ((!\my_delay_left|y[8]~49\) # (!\my_delay_left|y_temp\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(9),
	datab => \my_delay_left|y_temp\(9),
	datad => VCC,
	cin => \my_delay_left|y[8]~49\,
	combout => \my_delay_left|y[9]~50_combout\,
	cout => \my_delay_left|y[9]~51\);

-- Location: LCCOMB_X32_Y18_N30
\my_delay_left|y[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[9]~feeder_combout\ = \my_delay_left|y[9]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[9]~50_combout\,
	combout => \my_delay_left|y[9]~feeder_combout\);

-- Location: LCFF_X32_Y18_N31
\my_delay_left|y[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[9]~feeder_combout\,
	sdata => \nelson|y[7][17]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(9));

-- Location: LCCOMB_X34_Y13_N0
\nelson|Mult3|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~0_combout\ = (\nelson|Mult3|auto_generated|mac_out4~dataout\ & (\nelson|Mult3|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\nelson|Mult3|auto_generated|mac_out4~dataout\ & 
-- (\nelson|Mult3|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \nelson|Mult3|auto_generated|op_1~1\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~dataout\ & \nelson|Mult3|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~dataout\,
	datab => \nelson|Mult3|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \nelson|Mult3|auto_generated|op_1~0_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~1\);

-- Location: LCCOMB_X33_Y14_N12
\nelson|y[7][18]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][18]~296_combout\ = (\nelson|y[6][18]~regout\ & ((\nelson|Mult3|auto_generated|op_1~0_combout\ & (\nelson|y[7][17]~295\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~0_combout\ & (!\nelson|y[7][17]~295\)))) # (!\nelson|y[6][18]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~0_combout\ & (!\nelson|y[7][17]~295\)) # (!\nelson|Mult3|auto_generated|op_1~0_combout\ & ((\nelson|y[7][17]~295\) # (GND)))))
-- \nelson|y[7][18]~297\ = CARRY((\nelson|y[6][18]~regout\ & (!\nelson|Mult3|auto_generated|op_1~0_combout\ & !\nelson|y[7][17]~295\)) # (!\nelson|y[6][18]~regout\ & ((!\nelson|y[7][17]~295\) # (!\nelson|Mult3|auto_generated|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][18]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \nelson|y[7][17]~295\,
	combout => \nelson|y[7][18]~296_combout\,
	cout => \nelson|y[7][18]~297\);

-- Location: LCFF_X33_Y14_N13
\nelson|y[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][18]~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][18]~regout\);

-- Location: LCCOMB_X33_Y18_N12
\my_delay_left|DI~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~21_combout\ = (\nelson|y[7][18]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][18]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~21_combout\);

-- Location: LCFF_X33_Y18_N13
\my_delay_left|DI[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~21_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(10));

-- Location: M4K_X52_Y28
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y25_N6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[10]~21_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[10]~21_combout\);

-- Location: M4K_X52_Y29
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y25_N7
\my_delay_left|ram_memory|DO2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[10]~21_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(10));

-- Location: LCCOMB_X31_Y18_N20
\my_delay_left|y[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[10]~52_combout\ = ((\my_delay_left|y_temp\(10) $ (\my_delay_left|ram_memory|DO2\(10) $ (!\my_delay_left|y[9]~51\)))) # (GND)
-- \my_delay_left|y[10]~53\ = CARRY((\my_delay_left|y_temp\(10) & ((\my_delay_left|ram_memory|DO2\(10)) # (!\my_delay_left|y[9]~51\))) # (!\my_delay_left|y_temp\(10) & (\my_delay_left|ram_memory|DO2\(10) & !\my_delay_left|y[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(10),
	datab => \my_delay_left|ram_memory|DO2\(10),
	datad => VCC,
	cin => \my_delay_left|y[9]~51\,
	combout => \my_delay_left|y[10]~52_combout\,
	cout => \my_delay_left|y[10]~53\);

-- Location: LCCOMB_X30_Y18_N28
\my_delay_left|y[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[10]~feeder_combout\ = \my_delay_left|y[10]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[10]~52_combout\,
	combout => \my_delay_left|y[10]~feeder_combout\);

-- Location: LCFF_X30_Y18_N29
\my_delay_left|y[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[10]~feeder_combout\,
	sdata => \nelson|y[7][18]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(10));

-- Location: LCCOMB_X34_Y13_N2
\nelson|Mult3|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~2_combout\ = (\nelson|Mult3|auto_generated|add9_result[0]~0_combout\ & ((\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\nelson|Mult3|auto_generated|op_1~1\)) # (!\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ & 
-- (\nelson|Mult3|auto_generated|op_1~1\ & VCC)))) # (!\nelson|Mult3|auto_generated|add9_result[0]~0_combout\ & ((\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ & ((\nelson|Mult3|auto_generated|op_1~1\) # (GND))) # 
-- (!\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ & (!\nelson|Mult3|auto_generated|op_1~1\))))
-- \nelson|Mult3|auto_generated|op_1~3\ = CARRY((\nelson|Mult3|auto_generated|add9_result[0]~0_combout\ & (\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\ & !\nelson|Mult3|auto_generated|op_1~1\)) # (!\nelson|Mult3|auto_generated|add9_result[0]~0_combout\ & 
-- ((\nelson|Mult3|auto_generated|mac_out2~DATAOUT19\) # (!\nelson|Mult3|auto_generated|op_1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[0]~0_combout\,
	datab => \nelson|Mult3|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~1\,
	combout => \nelson|Mult3|auto_generated|op_1~2_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~3\);

-- Location: LCCOMB_X33_Y14_N14
\nelson|y[7][19]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][19]~298_combout\ = ((\nelson|y[6][19]~regout\ $ (\nelson|Mult3|auto_generated|op_1~2_combout\ $ (!\nelson|y[7][18]~297\)))) # (GND)
-- \nelson|y[7][19]~299\ = CARRY((\nelson|y[6][19]~regout\ & ((\nelson|Mult3|auto_generated|op_1~2_combout\) # (!\nelson|y[7][18]~297\))) # (!\nelson|y[6][19]~regout\ & (\nelson|Mult3|auto_generated|op_1~2_combout\ & !\nelson|y[7][18]~297\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][19]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \nelson|y[7][18]~297\,
	combout => \nelson|y[7][19]~298_combout\,
	cout => \nelson|y[7][19]~299\);

-- Location: LCFF_X33_Y14_N15
\nelson|y[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][19]~298_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][19]~regout\);

-- Location: LCCOMB_X30_Y18_N16
\my_delay_left|y_temp[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[11]~feeder_combout\ = \nelson|y[7][19]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][19]~regout\,
	combout => \my_delay_left|y_temp[11]~feeder_combout\);

-- Location: LCFF_X30_Y18_N17
\my_delay_left|y_temp[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[11]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(11));

-- Location: LCCOMB_X31_Y18_N22
\my_delay_left|y[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[11]~54_combout\ = (\my_delay_left|ram_memory|DO2\(11) & ((\my_delay_left|y_temp\(11) & (\my_delay_left|y[10]~53\ & VCC)) # (!\my_delay_left|y_temp\(11) & (!\my_delay_left|y[10]~53\)))) # (!\my_delay_left|ram_memory|DO2\(11) & 
-- ((\my_delay_left|y_temp\(11) & (!\my_delay_left|y[10]~53\)) # (!\my_delay_left|y_temp\(11) & ((\my_delay_left|y[10]~53\) # (GND)))))
-- \my_delay_left|y[11]~55\ = CARRY((\my_delay_left|ram_memory|DO2\(11) & (!\my_delay_left|y_temp\(11) & !\my_delay_left|y[10]~53\)) # (!\my_delay_left|ram_memory|DO2\(11) & ((!\my_delay_left|y[10]~53\) # (!\my_delay_left|y_temp\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(11),
	datab => \my_delay_left|y_temp\(11),
	datad => VCC,
	cin => \my_delay_left|y[10]~53\,
	combout => \my_delay_left|y[11]~54_combout\,
	cout => \my_delay_left|y[11]~55\);

-- Location: LCFF_X31_Y18_N23
\my_delay_left|y[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[11]~54_combout\,
	sdata => \nelson|y[7][19]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(11));

-- Location: LCCOMB_X34_Y13_N4
\nelson|Mult3|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~4_combout\ = (\nelson|Mult3|auto_generated|add9_result[1]~2_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~3\))) # (!\nelson|Mult3|auto_generated|add9_result[1]~2_combout\ & (\nelson|Mult3|auto_generated|op_1~3\ 
-- $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~5\ = CARRY((\nelson|Mult3|auto_generated|add9_result[1]~2_combout\) # (!\nelson|Mult3|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~3\,
	combout => \nelson|Mult3|auto_generated|op_1~4_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~5\);

-- Location: LCCOMB_X33_Y14_N16
\nelson|y[7][20]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][20]~300_combout\ = (\nelson|y[6][20]~regout\ & ((\nelson|Mult3|auto_generated|op_1~4_combout\ & (\nelson|y[7][19]~299\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~4_combout\ & (!\nelson|y[7][19]~299\)))) # (!\nelson|y[6][20]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~4_combout\ & (!\nelson|y[7][19]~299\)) # (!\nelson|Mult3|auto_generated|op_1~4_combout\ & ((\nelson|y[7][19]~299\) # (GND)))))
-- \nelson|y[7][20]~301\ = CARRY((\nelson|y[6][20]~regout\ & (!\nelson|Mult3|auto_generated|op_1~4_combout\ & !\nelson|y[7][19]~299\)) # (!\nelson|y[6][20]~regout\ & ((!\nelson|y[7][19]~299\) # (!\nelson|Mult3|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][20]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \nelson|y[7][19]~299\,
	combout => \nelson|y[7][20]~300_combout\,
	cout => \nelson|y[7][20]~301\);

-- Location: LCFF_X33_Y14_N17
\nelson|y[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][20]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][20]~regout\);

-- Location: LCCOMB_X32_Y18_N14
\my_delay_left|y_temp[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[12]~feeder_combout\ = \nelson|y[7][20]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][20]~regout\,
	combout => \my_delay_left|y_temp[12]~feeder_combout\);

-- Location: LCFF_X32_Y18_N15
\my_delay_left|y_temp[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[12]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(12));

-- Location: LCCOMB_X31_Y18_N24
\my_delay_left|y[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[12]~56_combout\ = ((\my_delay_left|ram_memory|DO2\(12) $ (\my_delay_left|y_temp\(12) $ (!\my_delay_left|y[11]~55\)))) # (GND)
-- \my_delay_left|y[12]~57\ = CARRY((\my_delay_left|ram_memory|DO2\(12) & ((\my_delay_left|y_temp\(12)) # (!\my_delay_left|y[11]~55\))) # (!\my_delay_left|ram_memory|DO2\(12) & (\my_delay_left|y_temp\(12) & !\my_delay_left|y[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(12),
	datab => \my_delay_left|y_temp\(12),
	datad => VCC,
	cin => \my_delay_left|y[11]~55\,
	combout => \my_delay_left|y[12]~56_combout\,
	cout => \my_delay_left|y[12]~57\);

-- Location: LCCOMB_X32_Y18_N16
\my_delay_left|y[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[12]~feeder_combout\ = \my_delay_left|y[12]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[12]~56_combout\,
	combout => \my_delay_left|y[12]~feeder_combout\);

-- Location: LCFF_X32_Y18_N17
\my_delay_left|y[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[12]~feeder_combout\,
	sdata => \nelson|y[7][20]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(12));

-- Location: LCCOMB_X30_Y18_N18
\my_delay_left|y[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[13]~feeder_combout\ = \my_delay_left|y[13]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y[13]~58_combout\,
	combout => \my_delay_left|y[13]~feeder_combout\);

-- Location: LCCOMB_X34_Y13_N6
\nelson|Mult3|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~6_combout\ = (\nelson|Mult3|auto_generated|add9_result[2]~4_combout\ & (\nelson|Mult3|auto_generated|op_1~5\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[2]~4_combout\ & (!\nelson|Mult3|auto_generated|op_1~5\))
-- \nelson|Mult3|auto_generated|op_1~7\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[2]~4_combout\ & !\nelson|Mult3|auto_generated|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~5\,
	combout => \nelson|Mult3|auto_generated|op_1~6_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~7\);

-- Location: LCCOMB_X33_Y14_N18
\nelson|y[7][21]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][21]~302_combout\ = ((\nelson|y[6][21]~regout\ $ (\nelson|Mult3|auto_generated|op_1~6_combout\ $ (!\nelson|y[7][20]~301\)))) # (GND)
-- \nelson|y[7][21]~303\ = CARRY((\nelson|y[6][21]~regout\ & ((\nelson|Mult3|auto_generated|op_1~6_combout\) # (!\nelson|y[7][20]~301\))) # (!\nelson|y[6][21]~regout\ & (\nelson|Mult3|auto_generated|op_1~6_combout\ & !\nelson|y[7][20]~301\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][21]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \nelson|y[7][20]~301\,
	combout => \nelson|y[7][21]~302_combout\,
	cout => \nelson|y[7][21]~303\);

-- Location: LCFF_X33_Y14_N19
\nelson|y[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][21]~302_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][21]~regout\);

-- Location: LCFF_X30_Y18_N19
\my_delay_left|y[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[13]~feeder_combout\,
	sdata => \nelson|y[7][21]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(13));

-- Location: DSPMULT_X39_Y13_N0
\nelson|Mult3|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \nelson|Mult3|auto_generated|mac_mult3_DATAA_bus\,
	datab => \nelson|Mult3|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult3|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X35_Y13_N8
\nelson|Mult3|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[3]~6_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT4\ & (!\nelson|Mult3|auto_generated|add9_result[2]~5\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT4\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[2]~5\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[3]~7\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[2]~5\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[2]~5\,
	combout => \nelson|Mult3|auto_generated|add9_result[3]~6_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X34_Y13_N8
\nelson|Mult3|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~8_combout\ = (\nelson|Mult3|auto_generated|add9_result[3]~6_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~7\))) # (!\nelson|Mult3|auto_generated|add9_result[3]~6_combout\ & (\nelson|Mult3|auto_generated|op_1~7\ 
-- $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~9\ = CARRY((\nelson|Mult3|auto_generated|add9_result[3]~6_combout\) # (!\nelson|Mult3|auto_generated|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~7\,
	combout => \nelson|Mult3|auto_generated|op_1~8_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~9\);

-- Location: LCCOMB_X33_Y14_N20
\nelson|y[7][22]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][22]~304_combout\ = (\nelson|y[6][22]~regout\ & ((\nelson|Mult3|auto_generated|op_1~8_combout\ & (\nelson|y[7][21]~303\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~8_combout\ & (!\nelson|y[7][21]~303\)))) # (!\nelson|y[6][22]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~8_combout\ & (!\nelson|y[7][21]~303\)) # (!\nelson|Mult3|auto_generated|op_1~8_combout\ & ((\nelson|y[7][21]~303\) # (GND)))))
-- \nelson|y[7][22]~305\ = CARRY((\nelson|y[6][22]~regout\ & (!\nelson|Mult3|auto_generated|op_1~8_combout\ & !\nelson|y[7][21]~303\)) # (!\nelson|y[6][22]~regout\ & ((!\nelson|y[7][21]~303\) # (!\nelson|Mult3|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][22]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \nelson|y[7][21]~303\,
	combout => \nelson|y[7][22]~304_combout\,
	cout => \nelson|y[7][22]~305\);

-- Location: LCFF_X33_Y14_N21
\nelson|y[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][22]~304_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][22]~regout\);

-- Location: LCCOMB_X30_Y14_N26
\my_delay_left|DI~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~17_combout\ = (\nelson|y[7][22]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][22]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~17_combout\);

-- Location: LCFF_X30_Y14_N27
\my_delay_left|DI[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~17_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(14));

-- Location: M4K_X52_Y15
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y15_N0
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[14]~17_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[14]~17_combout\);

-- Location: M4K_X26_Y12
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCFF_X32_Y15_N1
\my_delay_left|ram_memory|DO2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[14]~17_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(14));

-- Location: LCCOMB_X30_Y17_N26
\my_delay_left|DI~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~18_combout\ = (\nelson|y[7][21]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][21]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~18_combout\);

-- Location: LCFF_X30_Y17_N27
\my_delay_left|DI[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~18_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(13));

-- Location: M4K_X13_Y16
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[13]~18_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[13]~18_combout\);

-- Location: M4K_X13_Y18
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y18_N5
\my_delay_left|ram_memory|DO2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[13]~18_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(13));

-- Location: LCCOMB_X31_Y18_N28
\my_delay_left|y[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[14]~60_combout\ = ((\my_delay_left|y_temp\(14) $ (\my_delay_left|ram_memory|DO2\(14) $ (!\my_delay_left|y[13]~59\)))) # (GND)
-- \my_delay_left|y[14]~61\ = CARRY((\my_delay_left|y_temp\(14) & ((\my_delay_left|ram_memory|DO2\(14)) # (!\my_delay_left|y[13]~59\))) # (!\my_delay_left|y_temp\(14) & (\my_delay_left|ram_memory|DO2\(14) & !\my_delay_left|y[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(14),
	datab => \my_delay_left|ram_memory|DO2\(14),
	datad => VCC,
	cin => \my_delay_left|y[13]~59\,
	combout => \my_delay_left|y[14]~60_combout\,
	cout => \my_delay_left|y[14]~61\);

-- Location: LCFF_X31_Y18_N29
\my_delay_left|y[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[14]~60_combout\,
	sdata => \nelson|y[7][22]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(14));

-- Location: LCCOMB_X35_Y13_N10
\nelson|Mult3|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[4]~8_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT5\ & (\nelson|Mult3|auto_generated|add9_result[3]~7\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[3]~7\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[4]~9\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT5\ & !\nelson|Mult3|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[3]~7\,
	combout => \nelson|Mult3|auto_generated|add9_result[4]~8_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X34_Y13_N10
\nelson|Mult3|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~10_combout\ = (\nelson|Mult3|auto_generated|add9_result[4]~8_combout\ & (\nelson|Mult3|auto_generated|op_1~9\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[4]~8_combout\ & (!\nelson|Mult3|auto_generated|op_1~9\))
-- \nelson|Mult3|auto_generated|op_1~11\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[4]~8_combout\ & !\nelson|Mult3|auto_generated|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~9\,
	combout => \nelson|Mult3|auto_generated|op_1~10_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~11\);

-- Location: LCCOMB_X33_Y14_N22
\nelson|y[7][23]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][23]~306_combout\ = ((\nelson|y[6][23]~regout\ $ (\nelson|Mult3|auto_generated|op_1~10_combout\ $ (!\nelson|y[7][22]~305\)))) # (GND)
-- \nelson|y[7][23]~307\ = CARRY((\nelson|y[6][23]~regout\ & ((\nelson|Mult3|auto_generated|op_1~10_combout\) # (!\nelson|y[7][22]~305\))) # (!\nelson|y[6][23]~regout\ & (\nelson|Mult3|auto_generated|op_1~10_combout\ & !\nelson|y[7][22]~305\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][23]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \nelson|y[7][22]~305\,
	combout => \nelson|y[7][23]~306_combout\,
	cout => \nelson|y[7][23]~307\);

-- Location: LCFF_X33_Y14_N23
\nelson|y[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][23]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][23]~regout\);

-- Location: LCCOMB_X30_Y18_N4
\my_delay_left|y_temp[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[15]~feeder_combout\ = \nelson|y[7][23]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][23]~regout\,
	combout => \my_delay_left|y_temp[15]~feeder_combout\);

-- Location: LCFF_X30_Y18_N5
\my_delay_left|y_temp[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[15]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(15));

-- Location: LCCOMB_X31_Y18_N30
\my_delay_left|y[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[15]~62_combout\ = (\my_delay_left|ram_memory|DO2\(15) & ((\my_delay_left|y_temp\(15) & (\my_delay_left|y[14]~61\ & VCC)) # (!\my_delay_left|y_temp\(15) & (!\my_delay_left|y[14]~61\)))) # (!\my_delay_left|ram_memory|DO2\(15) & 
-- ((\my_delay_left|y_temp\(15) & (!\my_delay_left|y[14]~61\)) # (!\my_delay_left|y_temp\(15) & ((\my_delay_left|y[14]~61\) # (GND)))))
-- \my_delay_left|y[15]~63\ = CARRY((\my_delay_left|ram_memory|DO2\(15) & (!\my_delay_left|y_temp\(15) & !\my_delay_left|y[14]~61\)) # (!\my_delay_left|ram_memory|DO2\(15) & ((!\my_delay_left|y[14]~61\) # (!\my_delay_left|y_temp\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(15),
	datab => \my_delay_left|y_temp\(15),
	datad => VCC,
	cin => \my_delay_left|y[14]~61\,
	combout => \my_delay_left|y[15]~62_combout\,
	cout => \my_delay_left|y[15]~63\);

-- Location: LCCOMB_X30_Y18_N24
\my_delay_left|y[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[15]~feeder_combout\ = \my_delay_left|y[15]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[15]~62_combout\,
	combout => \my_delay_left|y[15]~feeder_combout\);

-- Location: LCFF_X30_Y18_N25
\my_delay_left|y[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[15]~feeder_combout\,
	sdata => \nelson|y[7][23]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(15));

-- Location: DSPMULT_X39_Y12_N0
\nelson|Mult1|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \nelson|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \nelson|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y17_N12
\nelson|Mult1|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~0_combout\ = (\nelson|Mult1|auto_generated|mac_out4~dataout\ & (\nelson|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\nelson|Mult1|auto_generated|mac_out4~dataout\ & 
-- (\nelson|Mult1|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \nelson|Mult1|auto_generated|op_1~1\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~dataout\ & \nelson|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~dataout\,
	datab => \nelson|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \nelson|Mult1|auto_generated|op_1~0_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X37_Y17_N14
\nelson|Mult1|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~2_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\nelson|Mult1|auto_generated|op_1~1\ & VCC)) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\nelson|Mult1|auto_generated|op_1~1\)))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\nelson|Mult1|auto_generated|op_1~1\)) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\nelson|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \nelson|Mult1|auto_generated|op_1~3\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\nelson|Mult1|auto_generated|op_1~1\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\nelson|Mult1|auto_generated|op_1~1\) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \nelson|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~1\,
	combout => \nelson|Mult1|auto_generated|op_1~2_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X37_Y17_N16
\nelson|Mult1|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~4_combout\ = ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\nelson|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\nelson|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \nelson|Mult1|auto_generated|op_1~5\ = CARRY((\nelson|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\nelson|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\nelson|Mult1|auto_generated|op_1~3\))) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- (\nelson|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\nelson|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~3\,
	combout => \nelson|Mult1|auto_generated|op_1~4_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X37_Y17_N18
\nelson|Mult1|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~6_combout\ = (\nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\nelson|Mult1|auto_generated|op_1~5\ & VCC)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\nelson|Mult1|auto_generated|op_1~5\)))) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\nelson|Mult1|auto_generated|op_1~5\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\nelson|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \nelson|Mult1|auto_generated|op_1~7\ = CARRY((\nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\nelson|Mult1|auto_generated|op_1~5\)) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\nelson|Mult1|auto_generated|op_1~5\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~5\,
	combout => \nelson|Mult1|auto_generated|op_1~6_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X37_Y17_N20
\nelson|Mult1|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~8_combout\ = ((\nelson|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (\nelson|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\nelson|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \nelson|Mult1|auto_generated|op_1~9\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT4\ & ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\nelson|Mult1|auto_generated|op_1~7\))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT4\ & 
-- (\nelson|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\nelson|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datab => \nelson|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~7\,
	combout => \nelson|Mult1|auto_generated|op_1~8_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X37_Y17_N22
\nelson|Mult1|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~10_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\nelson|Mult1|auto_generated|op_1~9\ & VCC)) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\nelson|Mult1|auto_generated|op_1~9\)))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\nelson|Mult1|auto_generated|op_1~9\)) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\nelson|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \nelson|Mult1|auto_generated|op_1~11\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\nelson|Mult1|auto_generated|op_1~9\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\nelson|Mult1|auto_generated|op_1~9\) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \nelson|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~9\,
	combout => \nelson|Mult1|auto_generated|op_1~10_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X37_Y17_N24
\nelson|Mult1|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~12_combout\ = ((\nelson|Mult1|auto_generated|add9_result[0]~0_combout\ $ (\nelson|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (\nelson|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \nelson|Mult1|auto_generated|op_1~13\ = CARRY((\nelson|Mult1|auto_generated|add9_result[0]~0_combout\ & ((!\nelson|Mult1|auto_generated|op_1~11\) # (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT24\))) # 
-- (!\nelson|Mult1|auto_generated|add9_result[0]~0_combout\ & (!\nelson|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\nelson|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[0]~0_combout\,
	datab => \nelson|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~11\,
	combout => \nelson|Mult1|auto_generated|op_1~12_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~13\);

-- Location: DSPMULT_X39_Y15_N0
\nelson|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \nelson|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \nelson|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X40_Y15_N10
\nelson|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~0_combout\ = (\nelson|Mult0|auto_generated|mac_out4~dataout\ & (\nelson|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\nelson|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\nelson|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \nelson|Mult0|auto_generated|op_1~1\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~dataout\ & \nelson|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4~dataout\,
	datab => \nelson|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \nelson|Mult0|auto_generated|op_1~0_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X40_Y15_N14
\nelson|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~4_combout\ = ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\nelson|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\nelson|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \nelson|Mult0|auto_generated|op_1~5\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\nelson|Mult0|auto_generated|op_1~3\))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- (\nelson|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\nelson|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \nelson|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~3\,
	combout => \nelson|Mult0|auto_generated|op_1~4_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~5\);

-- Location: DSPMULT_X39_Y14_N0
\nelson|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \nelson|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \nelson|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y14_N14
\nelson|Mult2|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~0_combout\ = (\nelson|Mult2|auto_generated|mac_out4~dataout\ & (\nelson|Mult2|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\nelson|Mult2|auto_generated|mac_out4~dataout\ & 
-- (\nelson|Mult2|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \nelson|Mult2|auto_generated|op_1~1\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~dataout\ & \nelson|Mult2|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~dataout\,
	datab => \nelson|Mult2|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \nelson|Mult2|auto_generated|op_1~0_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~1\);

-- Location: LCCOMB_X37_Y14_N16
\nelson|Mult2|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~2_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ & (\nelson|Mult2|auto_generated|op_1~1\ & VCC)) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\nelson|Mult2|auto_generated|op_1~1\)))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ & ((\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ & (!\nelson|Mult2|auto_generated|op_1~1\)) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\nelson|Mult2|auto_generated|op_1~1\) # (GND)))))
-- \nelson|Mult2|auto_generated|op_1~3\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ & (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\ & !\nelson|Mult2|auto_generated|op_1~1\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\nelson|Mult2|auto_generated|op_1~1\) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT1\,
	datab => \nelson|Mult2|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~1\,
	combout => \nelson|Mult2|auto_generated|op_1~2_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~3\);

-- Location: LCFF_X34_Y13_N1
\nelson|y[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][18]~regout\);

-- Location: LCCOMB_X37_Y14_N4
\nelson|y[0][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][13]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(13),
	combout => \nelson|y[0][13]~feeder_combout\);

-- Location: LCFF_X37_Y14_N5
\nelson|y[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][13]~regout\);

-- Location: LCCOMB_X37_Y14_N6
\nelson|y[0][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][12]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(12),
	combout => \nelson|y[0][12]~feeder_combout\);

-- Location: LCFF_X37_Y14_N7
\nelson|y[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][12]~regout\);

-- Location: LCCOMB_X38_Y15_N8
\nelson|y[0][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[0][10]~feeder_combout\ = \nelson|Mult3|auto_generated|w216w\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|Mult3|auto_generated|w216w\(10),
	combout => \nelson|y[0][10]~feeder_combout\);

-- Location: LCFF_X38_Y15_N9
\nelson|y[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][10]~regout\);

-- Location: LCCOMB_X38_Y14_N10
\nelson|y[1][17]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][17]~760_combout\ = ((\nelson|y[0][17]~regout\ $ (\nelson|Mult2|auto_generated|w236w\(17) $ (!\nelson|y[1][16]~759\)))) # (GND)
-- \nelson|y[1][17]~761\ = CARRY((\nelson|y[0][17]~regout\ & ((\nelson|Mult2|auto_generated|w236w\(17)) # (!\nelson|y[1][16]~759\))) # (!\nelson|y[0][17]~regout\ & (\nelson|Mult2|auto_generated|w236w\(17) & !\nelson|y[1][16]~759\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][17]~regout\,
	datab => \nelson|Mult2|auto_generated|w236w\(17),
	datad => VCC,
	cin => \nelson|y[1][16]~759\,
	combout => \nelson|y[1][17]~760_combout\,
	cout => \nelson|y[1][17]~761\);

-- Location: LCCOMB_X38_Y14_N14
\nelson|y[1][19]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][19]~764_combout\ = ((\nelson|y[0][19]~regout\ $ (\nelson|Mult2|auto_generated|op_1~2_combout\ $ (!\nelson|y[1][18]~763\)))) # (GND)
-- \nelson|y[1][19]~765\ = CARRY((\nelson|y[0][19]~regout\ & ((\nelson|Mult2|auto_generated|op_1~2_combout\) # (!\nelson|y[1][18]~763\))) # (!\nelson|y[0][19]~regout\ & (\nelson|Mult2|auto_generated|op_1~2_combout\ & !\nelson|y[1][18]~763\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][19]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \nelson|y[1][18]~763\,
	combout => \nelson|y[1][19]~764_combout\,
	cout => \nelson|y[1][19]~765\);

-- Location: LCFF_X38_Y14_N15
\nelson|y[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][19]~764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][19]~regout\);

-- Location: LCFF_X38_Y14_N11
\nelson|y[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][17]~760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][17]~regout\);

-- Location: LCCOMB_X38_Y17_N6
\nelson|y[2][15]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][15]~682_combout\ = ((\nelson|y[1][15]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(15) $ (!\nelson|y[2][14]~681\)))) # (GND)
-- \nelson|y[2][15]~683\ = CARRY((\nelson|y[1][15]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(15)) # (!\nelson|y[2][14]~681\))) # (!\nelson|y[1][15]~regout\ & (\nelson|Mult1|auto_generated|w248w\(15) & !\nelson|y[2][14]~681\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][15]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(15),
	datad => VCC,
	cin => \nelson|y[2][14]~681\,
	combout => \nelson|y[2][15]~682_combout\,
	cout => \nelson|y[2][15]~683\);

-- Location: LCCOMB_X38_Y17_N10
\nelson|y[2][17]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][17]~686_combout\ = ((\nelson|Mult1|auto_generated|w248w\(17) $ (\nelson|y[1][17]~regout\ $ (!\nelson|y[2][16]~685\)))) # (GND)
-- \nelson|y[2][17]~687\ = CARRY((\nelson|Mult1|auto_generated|w248w\(17) & ((\nelson|y[1][17]~regout\) # (!\nelson|y[2][16]~685\))) # (!\nelson|Mult1|auto_generated|w248w\(17) & (\nelson|y[1][17]~regout\ & !\nelson|y[2][16]~685\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|w248w\(17),
	datab => \nelson|y[1][17]~regout\,
	datad => VCC,
	cin => \nelson|y[2][16]~685\,
	combout => \nelson|y[2][17]~686_combout\,
	cout => \nelson|y[2][17]~687\);

-- Location: LCCOMB_X38_Y17_N14
\nelson|y[2][19]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][19]~690_combout\ = ((\nelson|Mult1|auto_generated|op_1~2_combout\ $ (\nelson|y[1][19]~regout\ $ (!\nelson|y[2][18]~689\)))) # (GND)
-- \nelson|y[2][19]~691\ = CARRY((\nelson|Mult1|auto_generated|op_1~2_combout\ & ((\nelson|y[1][19]~regout\) # (!\nelson|y[2][18]~689\))) # (!\nelson|Mult1|auto_generated|op_1~2_combout\ & (\nelson|y[1][19]~regout\ & !\nelson|y[2][18]~689\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~2_combout\,
	datab => \nelson|y[1][19]~regout\,
	datad => VCC,
	cin => \nelson|y[2][18]~689\,
	combout => \nelson|y[2][19]~690_combout\,
	cout => \nelson|y[2][19]~691\);

-- Location: LCFF_X38_Y17_N15
\nelson|y[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][19]~690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][19]~regout\);

-- Location: LCFF_X38_Y17_N11
\nelson|y[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][17]~686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][17]~regout\);

-- Location: LCFF_X38_Y17_N7
\nelson|y[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][15]~682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][15]~regout\);

-- Location: LCCOMB_X41_Y17_N8
\nelson|y[3][16]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][16]~606_combout\ = ((\nelson|y[2][16]~regout\ $ (\nelson|Mult0|auto_generated|w254w\(16) $ (!\nelson|y[3][15]~605\)))) # (GND)
-- \nelson|y[3][16]~607\ = CARRY((\nelson|y[2][16]~regout\ & ((\nelson|Mult0|auto_generated|w254w\(16)) # (!\nelson|y[3][15]~605\))) # (!\nelson|y[2][16]~regout\ & (\nelson|Mult0|auto_generated|w254w\(16) & !\nelson|y[3][15]~605\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][16]~regout\,
	datab => \nelson|Mult0|auto_generated|w254w\(16),
	datad => VCC,
	cin => \nelson|y[3][15]~605\,
	combout => \nelson|y[3][16]~606_combout\,
	cout => \nelson|y[3][16]~607\);

-- Location: LCCOMB_X41_Y17_N14
\nelson|y[3][19]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][19]~612_combout\ = (\nelson|Mult0|auto_generated|op_1~2_combout\ & ((\nelson|y[2][19]~regout\ & (\nelson|y[3][18]~611\ & VCC)) # (!\nelson|y[2][19]~regout\ & (!\nelson|y[3][18]~611\)))) # (!\nelson|Mult0|auto_generated|op_1~2_combout\ & 
-- ((\nelson|y[2][19]~regout\ & (!\nelson|y[3][18]~611\)) # (!\nelson|y[2][19]~regout\ & ((\nelson|y[3][18]~611\) # (GND)))))
-- \nelson|y[3][19]~613\ = CARRY((\nelson|Mult0|auto_generated|op_1~2_combout\ & (!\nelson|y[2][19]~regout\ & !\nelson|y[3][18]~611\)) # (!\nelson|Mult0|auto_generated|op_1~2_combout\ & ((!\nelson|y[3][18]~611\) # (!\nelson|y[2][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~2_combout\,
	datab => \nelson|y[2][19]~regout\,
	datad => VCC,
	cin => \nelson|y[3][18]~611\,
	combout => \nelson|y[3][19]~612_combout\,
	cout => \nelson|y[3][19]~613\);

-- Location: LCFF_X41_Y17_N15
\nelson|y[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][19]~612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][19]~regout\);

-- Location: LCFF_X41_Y17_N9
\nelson|y[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][16]~606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][16]~regout\);

-- Location: LCCOMB_X40_Y17_N16
\nelson|y[4][20]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][20]~534_combout\ = ((\nelson|y[3][20]~regout\ $ (\nelson|Mult0|auto_generated|op_1~4_combout\ $ (!\nelson|y[4][19]~533\)))) # (GND)
-- \nelson|y[4][20]~535\ = CARRY((\nelson|y[3][20]~regout\ & ((\nelson|Mult0|auto_generated|op_1~4_combout\) # (!\nelson|y[4][19]~533\))) # (!\nelson|y[3][20]~regout\ & (\nelson|Mult0|auto_generated|op_1~4_combout\ & !\nelson|y[4][19]~533\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][20]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \nelson|y[4][19]~533\,
	combout => \nelson|y[4][20]~534_combout\,
	cout => \nelson|y[4][20]~535\);

-- Location: LCFF_X40_Y17_N17
\nelson|y[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][20]~534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][20]~regout\);

-- Location: LCCOMB_X36_Y17_N8
\nelson|y[5][16]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][16]~446_combout\ = ((\nelson|y[4][16]~regout\ $ (\nelson|Mult1|auto_generated|w248w\(16) $ (!\nelson|y[5][15]~445\)))) # (GND)
-- \nelson|y[5][16]~447\ = CARRY((\nelson|y[4][16]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(16)) # (!\nelson|y[5][15]~445\))) # (!\nelson|y[4][16]~regout\ & (\nelson|Mult1|auto_generated|w248w\(16) & !\nelson|y[5][15]~445\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][16]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(16),
	datad => VCC,
	cin => \nelson|y[5][15]~445\,
	combout => \nelson|y[5][16]~446_combout\,
	cout => \nelson|y[5][16]~447\);

-- Location: LCCOMB_X36_Y17_N10
\nelson|y[5][17]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][17]~448_combout\ = (\nelson|y[4][17]~regout\ & ((\nelson|Mult1|auto_generated|w248w\(17) & (\nelson|y[5][16]~447\ & VCC)) # (!\nelson|Mult1|auto_generated|w248w\(17) & (!\nelson|y[5][16]~447\)))) # (!\nelson|y[4][17]~regout\ & 
-- ((\nelson|Mult1|auto_generated|w248w\(17) & (!\nelson|y[5][16]~447\)) # (!\nelson|Mult1|auto_generated|w248w\(17) & ((\nelson|y[5][16]~447\) # (GND)))))
-- \nelson|y[5][17]~449\ = CARRY((\nelson|y[4][17]~regout\ & (!\nelson|Mult1|auto_generated|w248w\(17) & !\nelson|y[5][16]~447\)) # (!\nelson|y[4][17]~regout\ & ((!\nelson|y[5][16]~447\) # (!\nelson|Mult1|auto_generated|w248w\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][17]~regout\,
	datab => \nelson|Mult1|auto_generated|w248w\(17),
	datad => VCC,
	cin => \nelson|y[5][16]~447\,
	combout => \nelson|y[5][17]~448_combout\,
	cout => \nelson|y[5][17]~449\);

-- Location: LCCOMB_X36_Y17_N14
\nelson|y[5][19]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][19]~452_combout\ = (\nelson|y[4][19]~regout\ & ((\nelson|Mult1|auto_generated|op_1~2_combout\ & (\nelson|y[5][18]~451\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~2_combout\ & (!\nelson|y[5][18]~451\)))) # (!\nelson|y[4][19]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~2_combout\ & (!\nelson|y[5][18]~451\)) # (!\nelson|Mult1|auto_generated|op_1~2_combout\ & ((\nelson|y[5][18]~451\) # (GND)))))
-- \nelson|y[5][19]~453\ = CARRY((\nelson|y[4][19]~regout\ & (!\nelson|Mult1|auto_generated|op_1~2_combout\ & !\nelson|y[5][18]~451\)) # (!\nelson|y[4][19]~regout\ & ((!\nelson|y[5][18]~451\) # (!\nelson|Mult1|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][19]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \nelson|y[5][18]~451\,
	combout => \nelson|y[5][19]~452_combout\,
	cout => \nelson|y[5][19]~453\);

-- Location: LCCOMB_X36_Y17_N20
\nelson|y[5][22]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][22]~458_combout\ = ((\nelson|y[4][22]~regout\ $ (\nelson|Mult1|auto_generated|op_1~8_combout\ $ (!\nelson|y[5][21]~457\)))) # (GND)
-- \nelson|y[5][22]~459\ = CARRY((\nelson|y[4][22]~regout\ & ((\nelson|Mult1|auto_generated|op_1~8_combout\) # (!\nelson|y[5][21]~457\))) # (!\nelson|y[4][22]~regout\ & (\nelson|Mult1|auto_generated|op_1~8_combout\ & !\nelson|y[5][21]~457\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][22]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \nelson|y[5][21]~457\,
	combout => \nelson|y[5][22]~458_combout\,
	cout => \nelson|y[5][22]~459\);

-- Location: LCCOMB_X36_Y17_N24
\nelson|y[5][24]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][24]~462_combout\ = ((\nelson|y[4][24]~regout\ $ (\nelson|Mult1|auto_generated|op_1~12_combout\ $ (!\nelson|y[5][23]~461\)))) # (GND)
-- \nelson|y[5][24]~463\ = CARRY((\nelson|y[4][24]~regout\ & ((\nelson|Mult1|auto_generated|op_1~12_combout\) # (!\nelson|y[5][23]~461\))) # (!\nelson|y[4][24]~regout\ & (\nelson|Mult1|auto_generated|op_1~12_combout\ & !\nelson|y[5][23]~461\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][24]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \nelson|y[5][23]~461\,
	combout => \nelson|y[5][24]~462_combout\,
	cout => \nelson|y[5][24]~463\);

-- Location: LCFF_X36_Y17_N25
\nelson|y[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][24]~462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][24]~regout\);

-- Location: DSPMULT_X39_Y11_N0
\nelson|Mult2|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \nelson|Mult2|auto_generated|mac_mult3_DATAA_bus\,
	datab => \nelson|Mult2|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \nelson|Mult2|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y14_N18
\nelson|Mult2|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~4_combout\ = ((\nelson|Mult2|auto_generated|mac_out2~DATAOUT20\ $ (\nelson|Mult2|auto_generated|mac_out4~DATAOUT2\ $ (!\nelson|Mult2|auto_generated|op_1~3\)))) # (GND)
-- \nelson|Mult2|auto_generated|op_1~5\ = CARRY((\nelson|Mult2|auto_generated|mac_out2~DATAOUT20\ & ((\nelson|Mult2|auto_generated|mac_out4~DATAOUT2\) # (!\nelson|Mult2|auto_generated|op_1~3\))) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT20\ & 
-- (\nelson|Mult2|auto_generated|mac_out4~DATAOUT2\ & !\nelson|Mult2|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out2~DATAOUT20\,
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~3\,
	combout => \nelson|Mult2|auto_generated|op_1~4_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~5\);

-- Location: LCCOMB_X37_Y14_N20
\nelson|Mult2|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~6_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ & (\nelson|Mult2|auto_generated|op_1~5\ & VCC)) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\nelson|Mult2|auto_generated|op_1~5\)))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ & ((\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ & (!\nelson|Mult2|auto_generated|op_1~5\)) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\nelson|Mult2|auto_generated|op_1~5\) # (GND)))))
-- \nelson|Mult2|auto_generated|op_1~7\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ & (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\ & !\nelson|Mult2|auto_generated|op_1~5\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\nelson|Mult2|auto_generated|op_1~5\) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT3\,
	datab => \nelson|Mult2|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~5\,
	combout => \nelson|Mult2|auto_generated|op_1~6_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~7\);

-- Location: LCCOMB_X37_Y14_N22
\nelson|Mult2|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~8_combout\ = ((\nelson|Mult2|auto_generated|add9_result[0]~0_combout\ $ (\nelson|Mult2|auto_generated|mac_out2~DATAOUT22\ $ (\nelson|Mult2|auto_generated|op_1~7\)))) # (GND)
-- \nelson|Mult2|auto_generated|op_1~9\ = CARRY((\nelson|Mult2|auto_generated|add9_result[0]~0_combout\ & ((!\nelson|Mult2|auto_generated|op_1~7\) # (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT22\))) # 
-- (!\nelson|Mult2|auto_generated|add9_result[0]~0_combout\ & (!\nelson|Mult2|auto_generated|mac_out2~DATAOUT22\ & !\nelson|Mult2|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[0]~0_combout\,
	datab => \nelson|Mult2|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~7\,
	combout => \nelson|Mult2|auto_generated|op_1~8_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~9\);

-- Location: LCCOMB_X37_Y14_N24
\nelson|Mult2|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~10_combout\ = (\nelson|Mult2|auto_generated|add9_result[1]~2_combout\ & (\nelson|Mult2|auto_generated|op_1~9\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[1]~2_combout\ & (!\nelson|Mult2|auto_generated|op_1~9\))
-- \nelson|Mult2|auto_generated|op_1~11\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[1]~2_combout\ & !\nelson|Mult2|auto_generated|op_1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~9\,
	combout => \nelson|Mult2|auto_generated|op_1~10_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~11\);

-- Location: LCFF_X36_Y17_N21
\nelson|y[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][22]~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][22]~regout\);

-- Location: LCFF_X36_Y17_N15
\nelson|y[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][19]~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][19]~regout\);

-- Location: LCFF_X36_Y17_N11
\nelson|y[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][17]~448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][17]~regout\);

-- Location: LCFF_X36_Y17_N9
\nelson|y[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][16]~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][16]~regout\);

-- Location: LCCOMB_X36_Y14_N22
\nelson|y[6][24]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][24]~382_combout\ = (\nelson|Mult2|auto_generated|op_1~12_combout\ & ((\nelson|y[5][24]~regout\ & (\nelson|y[6][23]~381\ & VCC)) # (!\nelson|y[5][24]~regout\ & (!\nelson|y[6][23]~381\)))) # (!\nelson|Mult2|auto_generated|op_1~12_combout\ & 
-- ((\nelson|y[5][24]~regout\ & (!\nelson|y[6][23]~381\)) # (!\nelson|y[5][24]~regout\ & ((\nelson|y[6][23]~381\) # (GND)))))
-- \nelson|y[6][24]~383\ = CARRY((\nelson|Mult2|auto_generated|op_1~12_combout\ & (!\nelson|y[5][24]~regout\ & !\nelson|y[6][23]~381\)) # (!\nelson|Mult2|auto_generated|op_1~12_combout\ & ((!\nelson|y[6][23]~381\) # (!\nelson|y[5][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~12_combout\,
	datab => \nelson|y[5][24]~regout\,
	datad => VCC,
	cin => \nelson|y[6][23]~381\,
	combout => \nelson|y[6][24]~382_combout\,
	cout => \nelson|y[6][24]~383\);

-- Location: LCFF_X36_Y14_N23
\nelson|y[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][24]~382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][24]~regout\);

-- Location: LCCOMB_X33_Y14_N24
\nelson|y[7][24]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][24]~308_combout\ = (\nelson|Mult3|auto_generated|op_1~12_combout\ & ((\nelson|y[6][24]~regout\ & (\nelson|y[7][23]~307\ & VCC)) # (!\nelson|y[6][24]~regout\ & (!\nelson|y[7][23]~307\)))) # (!\nelson|Mult3|auto_generated|op_1~12_combout\ & 
-- ((\nelson|y[6][24]~regout\ & (!\nelson|y[7][23]~307\)) # (!\nelson|y[6][24]~regout\ & ((\nelson|y[7][23]~307\) # (GND)))))
-- \nelson|y[7][24]~309\ = CARRY((\nelson|Mult3|auto_generated|op_1~12_combout\ & (!\nelson|y[6][24]~regout\ & !\nelson|y[7][23]~307\)) # (!\nelson|Mult3|auto_generated|op_1~12_combout\ & ((!\nelson|y[7][23]~307\) # (!\nelson|y[6][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|op_1~12_combout\,
	datab => \nelson|y[6][24]~regout\,
	datad => VCC,
	cin => \nelson|y[7][23]~307\,
	combout => \nelson|y[7][24]~308_combout\,
	cout => \nelson|y[7][24]~309\);

-- Location: LCFF_X33_Y14_N25
\nelson|y[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][24]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][24]~regout\);

-- Location: LCCOMB_X30_Y14_N28
\my_delay_left|DI~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~15_combout\ = (\nelson|y[7][24]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][24]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~15_combout\);

-- Location: LCFF_X30_Y14_N29
\my_delay_left|DI[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~15_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(16));

-- Location: M4K_X52_Y2
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y9_N22
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout\);

-- Location: M4K_X26_Y6
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCFF_X30_Y9_N23
\my_delay_left|ram_memory|DO2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[16]~15_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(16));

-- Location: LCCOMB_X31_Y17_N0
\my_delay_left|y[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[16]~64_combout\ = ((\my_delay_left|y_temp\(16) $ (\my_delay_left|ram_memory|DO2\(16) $ (!\my_delay_left|y[15]~63\)))) # (GND)
-- \my_delay_left|y[16]~65\ = CARRY((\my_delay_left|y_temp\(16) & ((\my_delay_left|ram_memory|DO2\(16)) # (!\my_delay_left|y[15]~63\))) # (!\my_delay_left|y_temp\(16) & (\my_delay_left|ram_memory|DO2\(16) & !\my_delay_left|y[15]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(16),
	datab => \my_delay_left|ram_memory|DO2\(16),
	datad => VCC,
	cin => \my_delay_left|y[15]~63\,
	combout => \my_delay_left|y[16]~64_combout\,
	cout => \my_delay_left|y[16]~65\);

-- Location: LCCOMB_X29_Y17_N6
\my_delay_left|y[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[16]~feeder_combout\ = \my_delay_left|y[16]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[16]~64_combout\,
	combout => \my_delay_left|y[16]~feeder_combout\);

-- Location: LCFF_X29_Y17_N7
\my_delay_left|y[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[16]~feeder_combout\,
	sdata => \nelson|y[7][24]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(16));

-- Location: LCCOMB_X35_Y13_N12
\nelson|Mult3|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[5]~10_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT6\ & (!\nelson|Mult3|auto_generated|add9_result[4]~9\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT6\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[4]~9\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[5]~11\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[4]~9\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[4]~9\,
	combout => \nelson|Mult3|auto_generated|add9_result[5]~10_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X35_Y13_N14
\nelson|Mult3|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[6]~12_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT7\ & (\nelson|Mult3|auto_generated|add9_result[5]~11\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[5]~11\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[6]~13\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT7\ & !\nelson|Mult3|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[5]~11\,
	combout => \nelson|Mult3|auto_generated|add9_result[6]~12_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X34_Y13_N14
\nelson|Mult3|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~14_combout\ = (\nelson|Mult3|auto_generated|add9_result[6]~12_combout\ & (\nelson|Mult3|auto_generated|op_1~13\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[6]~12_combout\ & 
-- (!\nelson|Mult3|auto_generated|op_1~13\))
-- \nelson|Mult3|auto_generated|op_1~15\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[6]~12_combout\ & !\nelson|Mult3|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~13\,
	combout => \nelson|Mult3|auto_generated|op_1~14_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~15\);

-- Location: LCCOMB_X33_Y14_N26
\nelson|y[7][25]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][25]~310_combout\ = ((\nelson|y[6][25]~regout\ $ (\nelson|Mult3|auto_generated|op_1~14_combout\ $ (!\nelson|y[7][24]~309\)))) # (GND)
-- \nelson|y[7][25]~311\ = CARRY((\nelson|y[6][25]~regout\ & ((\nelson|Mult3|auto_generated|op_1~14_combout\) # (!\nelson|y[7][24]~309\))) # (!\nelson|y[6][25]~regout\ & (\nelson|Mult3|auto_generated|op_1~14_combout\ & !\nelson|y[7][24]~309\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][25]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[7][24]~309\,
	combout => \nelson|y[7][25]~310_combout\,
	cout => \nelson|y[7][25]~311\);

-- Location: LCFF_X33_Y14_N27
\nelson|y[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][25]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][25]~regout\);

-- Location: LCCOMB_X29_Y17_N0
\my_delay_left|y_temp[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[17]~feeder_combout\ = \nelson|y[7][25]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][25]~regout\,
	combout => \my_delay_left|y_temp[17]~feeder_combout\);

-- Location: LCFF_X29_Y17_N1
\my_delay_left|y_temp[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[17]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(17));

-- Location: LCCOMB_X31_Y17_N2
\my_delay_left|y[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[17]~66_combout\ = (\my_delay_left|ram_memory|DO2\(17) & ((\my_delay_left|y_temp\(17) & (\my_delay_left|y[16]~65\ & VCC)) # (!\my_delay_left|y_temp\(17) & (!\my_delay_left|y[16]~65\)))) # (!\my_delay_left|ram_memory|DO2\(17) & 
-- ((\my_delay_left|y_temp\(17) & (!\my_delay_left|y[16]~65\)) # (!\my_delay_left|y_temp\(17) & ((\my_delay_left|y[16]~65\) # (GND)))))
-- \my_delay_left|y[17]~67\ = CARRY((\my_delay_left|ram_memory|DO2\(17) & (!\my_delay_left|y_temp\(17) & !\my_delay_left|y[16]~65\)) # (!\my_delay_left|ram_memory|DO2\(17) & ((!\my_delay_left|y[16]~65\) # (!\my_delay_left|y_temp\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(17),
	datab => \my_delay_left|y_temp\(17),
	datad => VCC,
	cin => \my_delay_left|y[16]~65\,
	combout => \my_delay_left|y[17]~66_combout\,
	cout => \my_delay_left|y[17]~67\);

-- Location: LCCOMB_X29_Y17_N12
\my_delay_left|y[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[17]~feeder_combout\ = \my_delay_left|y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[17]~66_combout\,
	combout => \my_delay_left|y[17]~feeder_combout\);

-- Location: LCFF_X29_Y17_N13
\my_delay_left|y[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[17]~feeder_combout\,
	sdata => \nelson|y[7][25]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(17));

-- Location: LCCOMB_X38_Y11_N8
\nelson|Mult2|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[4]~8_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT8\ & (\nelson|Mult2|auto_generated|add9_result[3]~7\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT8\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[3]~7\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[4]~9\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT8\ & !\nelson|Mult2|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[3]~7\,
	combout => \nelson|Mult2|auto_generated|add9_result[4]~8_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X37_Y14_N26
\nelson|Mult2|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~12_combout\ = (\nelson|Mult2|auto_generated|add9_result[2]~4_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~11\))) # (!\nelson|Mult2|auto_generated|add9_result[2]~4_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~11\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~13\ = CARRY((\nelson|Mult2|auto_generated|add9_result[2]~4_combout\) # (!\nelson|Mult2|auto_generated|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~11\,
	combout => \nelson|Mult2|auto_generated|op_1~12_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~13\);

-- Location: LCCOMB_X37_Y14_N28
\nelson|Mult2|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~14_combout\ = (\nelson|Mult2|auto_generated|add9_result[3]~6_combout\ & (\nelson|Mult2|auto_generated|op_1~13\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[3]~6_combout\ & (!\nelson|Mult2|auto_generated|op_1~13\))
-- \nelson|Mult2|auto_generated|op_1~15\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[3]~6_combout\ & !\nelson|Mult2|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~13\,
	combout => \nelson|Mult2|auto_generated|op_1~14_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~15\);

-- Location: LCCOMB_X37_Y14_N30
\nelson|Mult2|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~16_combout\ = (\nelson|Mult2|auto_generated|add9_result[4]~8_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~15\))) # (!\nelson|Mult2|auto_generated|add9_result[4]~8_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~15\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~17\ = CARRY((\nelson|Mult2|auto_generated|add9_result[4]~8_combout\) # (!\nelson|Mult2|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~15\,
	combout => \nelson|Mult2|auto_generated|op_1~16_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~17\);

-- Location: LCCOMB_X36_Y14_N26
\nelson|y[6][26]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][26]~386_combout\ = (\nelson|y[5][26]~regout\ & ((\nelson|Mult2|auto_generated|op_1~16_combout\ & (\nelson|y[6][25]~385\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~16_combout\ & (!\nelson|y[6][25]~385\)))) # (!\nelson|y[5][26]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~16_combout\ & (!\nelson|y[6][25]~385\)) # (!\nelson|Mult2|auto_generated|op_1~16_combout\ & ((\nelson|y[6][25]~385\) # (GND)))))
-- \nelson|y[6][26]~387\ = CARRY((\nelson|y[5][26]~regout\ & (!\nelson|Mult2|auto_generated|op_1~16_combout\ & !\nelson|y[6][25]~385\)) # (!\nelson|y[5][26]~regout\ & ((!\nelson|y[6][25]~385\) # (!\nelson|Mult2|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][26]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \nelson|y[6][25]~385\,
	combout => \nelson|y[6][26]~386_combout\,
	cout => \nelson|y[6][26]~387\);

-- Location: LCFF_X36_Y14_N27
\nelson|y[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][26]~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][26]~regout\);

-- Location: LCCOMB_X33_Y14_N28
\nelson|y[7][26]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][26]~312_combout\ = (\nelson|Mult3|auto_generated|op_1~16_combout\ & ((\nelson|y[6][26]~regout\ & (\nelson|y[7][25]~311\ & VCC)) # (!\nelson|y[6][26]~regout\ & (!\nelson|y[7][25]~311\)))) # (!\nelson|Mult3|auto_generated|op_1~16_combout\ & 
-- ((\nelson|y[6][26]~regout\ & (!\nelson|y[7][25]~311\)) # (!\nelson|y[6][26]~regout\ & ((\nelson|y[7][25]~311\) # (GND)))))
-- \nelson|y[7][26]~313\ = CARRY((\nelson|Mult3|auto_generated|op_1~16_combout\ & (!\nelson|y[6][26]~regout\ & !\nelson|y[7][25]~311\)) # (!\nelson|Mult3|auto_generated|op_1~16_combout\ & ((!\nelson|y[7][25]~311\) # (!\nelson|y[6][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|op_1~16_combout\,
	datab => \nelson|y[6][26]~regout\,
	datad => VCC,
	cin => \nelson|y[7][25]~311\,
	combout => \nelson|y[7][26]~312_combout\,
	cout => \nelson|y[7][26]~313\);

-- Location: LCFF_X33_Y14_N29
\nelson|y[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][26]~312_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][26]~regout\);

-- Location: LCCOMB_X30_Y17_N6
\my_delay_left|y_temp[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[18]~feeder_combout\ = \nelson|y[7][26]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][26]~regout\,
	combout => \my_delay_left|y_temp[18]~feeder_combout\);

-- Location: LCFF_X30_Y17_N7
\my_delay_left|y_temp[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[18]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(18));

-- Location: LCCOMB_X31_Y17_N4
\my_delay_left|y[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[18]~68_combout\ = ((\my_delay_left|ram_memory|DO2\(18) $ (\my_delay_left|y_temp\(18) $ (!\my_delay_left|y[17]~67\)))) # (GND)
-- \my_delay_left|y[18]~69\ = CARRY((\my_delay_left|ram_memory|DO2\(18) & ((\my_delay_left|y_temp\(18)) # (!\my_delay_left|y[17]~67\))) # (!\my_delay_left|ram_memory|DO2\(18) & (\my_delay_left|y_temp\(18) & !\my_delay_left|y[17]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(18),
	datab => \my_delay_left|y_temp\(18),
	datad => VCC,
	cin => \my_delay_left|y[17]~67\,
	combout => \my_delay_left|y[18]~68_combout\,
	cout => \my_delay_left|y[18]~69\);

-- Location: LCCOMB_X30_Y17_N22
\my_delay_left|y[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[18]~feeder_combout\ = \my_delay_left|y[18]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[18]~68_combout\,
	combout => \my_delay_left|y[18]~feeder_combout\);

-- Location: LCFF_X30_Y17_N23
\my_delay_left|y[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[18]~feeder_combout\,
	sdata => \nelson|y[7][26]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(18));

-- Location: LCCOMB_X35_Y13_N18
\nelson|Mult3|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[8]~16_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT9\ & (\nelson|Mult3|auto_generated|add9_result[7]~15\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[7]~15\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[8]~17\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT9\ & !\nelson|Mult3|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[7]~15\,
	combout => \nelson|Mult3|auto_generated|add9_result[8]~16_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X34_Y13_N16
\nelson|Mult3|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~16_combout\ = (\nelson|Mult3|auto_generated|add9_result[7]~14_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~15\))) # (!\nelson|Mult3|auto_generated|add9_result[7]~14_combout\ & 
-- (\nelson|Mult3|auto_generated|op_1~15\ $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~17\ = CARRY((\nelson|Mult3|auto_generated|add9_result[7]~14_combout\) # (!\nelson|Mult3|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~15\,
	combout => \nelson|Mult3|auto_generated|op_1~16_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~17\);

-- Location: LCCOMB_X34_Y13_N18
\nelson|Mult3|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~18_combout\ = (\nelson|Mult3|auto_generated|add9_result[8]~16_combout\ & (\nelson|Mult3|auto_generated|op_1~17\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[8]~16_combout\ & 
-- (!\nelson|Mult3|auto_generated|op_1~17\))
-- \nelson|Mult3|auto_generated|op_1~19\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[8]~16_combout\ & !\nelson|Mult3|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~17\,
	combout => \nelson|Mult3|auto_generated|op_1~18_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~19\);

-- Location: LCCOMB_X33_Y14_N30
\nelson|y[7][27]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][27]~314_combout\ = ((\nelson|y[6][27]~regout\ $ (\nelson|Mult3|auto_generated|op_1~18_combout\ $ (!\nelson|y[7][26]~313\)))) # (GND)
-- \nelson|y[7][27]~315\ = CARRY((\nelson|y[6][27]~regout\ & ((\nelson|Mult3|auto_generated|op_1~18_combout\) # (!\nelson|y[7][26]~313\))) # (!\nelson|y[6][27]~regout\ & (\nelson|Mult3|auto_generated|op_1~18_combout\ & !\nelson|y[7][26]~313\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][27]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \nelson|y[7][26]~313\,
	combout => \nelson|y[7][27]~314_combout\,
	cout => \nelson|y[7][27]~315\);

-- Location: LCFF_X33_Y14_N31
\nelson|y[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][27]~314_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][27]~regout\);

-- Location: LCCOMB_X32_Y17_N16
\my_delay_left|DI~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~12_combout\ = (\nelson|y[7][27]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][27]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~12_combout\);

-- Location: LCFF_X32_Y17_N17
\my_delay_left|DI[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~12_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(19));

-- Location: M4K_X26_Y20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y22
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X40_Y20_N20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[19]~12_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[19]~12_combout\);

-- Location: M4K_X52_Y20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 19,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y20_N21
\my_delay_left|ram_memory|DO2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[19]~12_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(19));

-- Location: LCCOMB_X31_Y17_N6
\my_delay_left|y[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[19]~70_combout\ = (\my_delay_left|y_temp\(19) & ((\my_delay_left|ram_memory|DO2\(19) & (\my_delay_left|y[18]~69\ & VCC)) # (!\my_delay_left|ram_memory|DO2\(19) & (!\my_delay_left|y[18]~69\)))) # (!\my_delay_left|y_temp\(19) & 
-- ((\my_delay_left|ram_memory|DO2\(19) & (!\my_delay_left|y[18]~69\)) # (!\my_delay_left|ram_memory|DO2\(19) & ((\my_delay_left|y[18]~69\) # (GND)))))
-- \my_delay_left|y[19]~71\ = CARRY((\my_delay_left|y_temp\(19) & (!\my_delay_left|ram_memory|DO2\(19) & !\my_delay_left|y[18]~69\)) # (!\my_delay_left|y_temp\(19) & ((!\my_delay_left|y[18]~69\) # (!\my_delay_left|ram_memory|DO2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(19),
	datab => \my_delay_left|ram_memory|DO2\(19),
	datad => VCC,
	cin => \my_delay_left|y[18]~69\,
	combout => \my_delay_left|y[19]~70_combout\,
	cout => \my_delay_left|y[19]~71\);

-- Location: LCCOMB_X32_Y17_N6
\my_delay_left|y[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[19]~feeder_combout\ = \my_delay_left|y[19]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|y[19]~70_combout\,
	combout => \my_delay_left|y[19]~feeder_combout\);

-- Location: LCFF_X32_Y17_N7
\my_delay_left|y[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[19]~feeder_combout\,
	sdata => \nelson|y[7][27]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(19));

-- Location: LCCOMB_X35_Y13_N20
\nelson|Mult3|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[9]~18_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT10\ & (!\nelson|Mult3|auto_generated|add9_result[8]~17\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT10\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[8]~17\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[9]~19\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[8]~17\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[8]~17\,
	combout => \nelson|Mult3|auto_generated|add9_result[9]~18_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X34_Y13_N20
\nelson|Mult3|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~20_combout\ = (\nelson|Mult3|auto_generated|add9_result[9]~18_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~19\))) # (!\nelson|Mult3|auto_generated|add9_result[9]~18_combout\ & 
-- (\nelson|Mult3|auto_generated|op_1~19\ $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~21\ = CARRY((\nelson|Mult3|auto_generated|add9_result[9]~18_combout\) # (!\nelson|Mult3|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~19\,
	combout => \nelson|Mult3|auto_generated|op_1~20_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~21\);

-- Location: LCCOMB_X33_Y13_N0
\nelson|y[7][28]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][28]~316_combout\ = (\nelson|y[6][28]~regout\ & ((\nelson|Mult3|auto_generated|op_1~20_combout\ & (\nelson|y[7][27]~315\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~20_combout\ & (!\nelson|y[7][27]~315\)))) # (!\nelson|y[6][28]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~20_combout\ & (!\nelson|y[7][27]~315\)) # (!\nelson|Mult3|auto_generated|op_1~20_combout\ & ((\nelson|y[7][27]~315\) # (GND)))))
-- \nelson|y[7][28]~317\ = CARRY((\nelson|y[6][28]~regout\ & (!\nelson|Mult3|auto_generated|op_1~20_combout\ & !\nelson|y[7][27]~315\)) # (!\nelson|y[6][28]~regout\ & ((!\nelson|y[7][27]~315\) # (!\nelson|Mult3|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][28]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \nelson|y[7][27]~315\,
	combout => \nelson|y[7][28]~316_combout\,
	cout => \nelson|y[7][28]~317\);

-- Location: LCFF_X33_Y13_N1
\nelson|y[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][28]~316_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][28]~regout\);

-- Location: LCCOMB_X32_Y17_N10
\my_delay_left|y_temp[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[20]~feeder_combout\ = \nelson|y[7][28]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][28]~regout\,
	combout => \my_delay_left|y_temp[20]~feeder_combout\);

-- Location: LCFF_X32_Y17_N11
\my_delay_left|y_temp[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[20]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(20));

-- Location: LCCOMB_X31_Y17_N8
\my_delay_left|y[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[20]~72_combout\ = ((\my_delay_left|ram_memory|DO2\(20) $ (\my_delay_left|y_temp\(20) $ (!\my_delay_left|y[19]~71\)))) # (GND)
-- \my_delay_left|y[20]~73\ = CARRY((\my_delay_left|ram_memory|DO2\(20) & ((\my_delay_left|y_temp\(20)) # (!\my_delay_left|y[19]~71\))) # (!\my_delay_left|ram_memory|DO2\(20) & (\my_delay_left|y_temp\(20) & !\my_delay_left|y[19]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(20),
	datab => \my_delay_left|y_temp\(20),
	datad => VCC,
	cin => \my_delay_left|y[19]~71\,
	combout => \my_delay_left|y[20]~72_combout\,
	cout => \my_delay_left|y[20]~73\);

-- Location: LCCOMB_X32_Y17_N28
\my_delay_left|y[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[20]~feeder_combout\ = \my_delay_left|y[20]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[20]~72_combout\,
	combout => \my_delay_left|y[20]~feeder_combout\);

-- Location: LCFF_X32_Y17_N29
\my_delay_left|y[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[20]~feeder_combout\,
	sdata => \nelson|y[7][28]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(20));

-- Location: LCCOMB_X41_Y15_N8
\nelson|Mult0|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[3]~6_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT10\ & (!\nelson|Mult0|auto_generated|add9_result[2]~5\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[2]~5\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[3]~7\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[2]~5\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[2]~5\,
	combout => \nelson|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X41_Y15_N10
\nelson|Mult0|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[4]~8_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\nelson|Mult0|auto_generated|add9_result[3]~7\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[3]~7\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\nelson|Mult0|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[3]~7\,
	combout => \nelson|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X40_Y15_N20
\nelson|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~10_combout\ = (\nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\nelson|Mult0|auto_generated|op_1~9\ & VCC)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\nelson|Mult0|auto_generated|op_1~9\)))) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\nelson|Mult0|auto_generated|op_1~9\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((\nelson|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \nelson|Mult0|auto_generated|op_1~11\ = CARRY((\nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\nelson|Mult0|auto_generated|op_1~9\)) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\nelson|Mult0|auto_generated|op_1~9\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~9\,
	combout => \nelson|Mult0|auto_generated|op_1~10_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X40_Y15_N22
\nelson|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~12_combout\ = ((\nelson|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\nelson|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\nelson|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \nelson|Mult0|auto_generated|op_1~13\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\nelson|Mult0|auto_generated|op_1~11\))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT6\ & 
-- (\nelson|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\nelson|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \nelson|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~11\,
	combout => \nelson|Mult0|auto_generated|op_1~12_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X40_Y15_N24
\nelson|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~14_combout\ = (\nelson|Mult0|auto_generated|add9_result[0]~0_combout\ & ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\nelson|Mult0|auto_generated|op_1~13\)) # (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (\nelson|Mult0|auto_generated|op_1~13\ & VCC)))) # (!\nelson|Mult0|auto_generated|add9_result[0]~0_combout\ & ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\nelson|Mult0|auto_generated|op_1~13\) # (GND))) # 
-- (!\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\nelson|Mult0|auto_generated|op_1~13\))))
-- \nelson|Mult0|auto_generated|op_1~15\ = CARRY((\nelson|Mult0|auto_generated|add9_result[0]~0_combout\ & (\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\nelson|Mult0|auto_generated|op_1~13\)) # (!\nelson|Mult0|auto_generated|add9_result[0]~0_combout\ 
-- & ((\nelson|Mult0|auto_generated|mac_out2~DATAOUT25\) # (!\nelson|Mult0|auto_generated|op_1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \nelson|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~13\,
	combout => \nelson|Mult0|auto_generated|op_1~14_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X40_Y15_N28
\nelson|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~18_combout\ = (\nelson|Mult0|auto_generated|add9_result[2]~4_combout\ & (\nelson|Mult0|auto_generated|op_1~17\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[2]~4_combout\ & (!\nelson|Mult0|auto_generated|op_1~17\))
-- \nelson|Mult0|auto_generated|op_1~19\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[2]~4_combout\ & !\nelson|Mult0|auto_generated|op_1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~17\,
	combout => \nelson|Mult0|auto_generated|op_1~18_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y15_N30
\nelson|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~20_combout\ = (\nelson|Mult0|auto_generated|add9_result[3]~6_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~19\))) # (!\nelson|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~19\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~21\ = CARRY((\nelson|Mult0|auto_generated|add9_result[3]~6_combout\) # (!\nelson|Mult0|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~19\,
	combout => \nelson|Mult0|auto_generated|op_1~20_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y14_N0
\nelson|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~22_combout\ = (\nelson|Mult0|auto_generated|add9_result[4]~8_combout\ & (\nelson|Mult0|auto_generated|op_1~21\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[4]~8_combout\ & (!\nelson|Mult0|auto_generated|op_1~21\))
-- \nelson|Mult0|auto_generated|op_1~23\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[4]~8_combout\ & !\nelson|Mult0|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~21\,
	combout => \nelson|Mult0|auto_generated|op_1~22_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y12_N4
\nelson|Mult1|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[1]~2_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\nelson|Mult1|auto_generated|add9_result[0]~1\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[0]~1\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[1]~3\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[0]~1\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[0]~1\,
	combout => \nelson|Mult1|auto_generated|add9_result[1]~2_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X38_Y12_N6
\nelson|Mult1|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[2]~4_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT8\ & (\nelson|Mult1|auto_generated|add9_result[1]~3\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT8\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[1]~3\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[2]~5\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\nelson|Mult1|auto_generated|add9_result[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[1]~3\,
	combout => \nelson|Mult1|auto_generated|add9_result[2]~4_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X37_Y17_N26
\nelson|Mult1|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~14_combout\ = (\nelson|Mult1|auto_generated|add9_result[1]~2_combout\ & (\nelson|Mult1|auto_generated|op_1~13\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[1]~2_combout\ & (!\nelson|Mult1|auto_generated|op_1~13\))
-- \nelson|Mult1|auto_generated|op_1~15\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[1]~2_combout\ & !\nelson|Mult1|auto_generated|op_1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[1]~2_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~13\,
	combout => \nelson|Mult1|auto_generated|op_1~14_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X37_Y17_N28
\nelson|Mult1|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~16_combout\ = (\nelson|Mult1|auto_generated|add9_result[2]~4_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~15\))) # (!\nelson|Mult1|auto_generated|add9_result[2]~4_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~15\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~17\ = CARRY((\nelson|Mult1|auto_generated|add9_result[2]~4_combout\) # (!\nelson|Mult1|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~15\,
	combout => \nelson|Mult1|auto_generated|op_1~16_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~17\);

-- Location: LCFF_X34_Y13_N11
\nelson|y[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][23]~regout\);

-- Location: LCFF_X34_Y13_N7
\nelson|y[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][21]~regout\);

-- Location: LCCOMB_X38_Y14_N20
\nelson|y[1][22]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][22]~770_combout\ = (\nelson|y[0][22]~regout\ & ((\nelson|Mult2|auto_generated|op_1~8_combout\ & (\nelson|y[1][21]~769\ & VCC)) # (!\nelson|Mult2|auto_generated|op_1~8_combout\ & (!\nelson|y[1][21]~769\)))) # (!\nelson|y[0][22]~regout\ & 
-- ((\nelson|Mult2|auto_generated|op_1~8_combout\ & (!\nelson|y[1][21]~769\)) # (!\nelson|Mult2|auto_generated|op_1~8_combout\ & ((\nelson|y[1][21]~769\) # (GND)))))
-- \nelson|y[1][22]~771\ = CARRY((\nelson|y[0][22]~regout\ & (!\nelson|Mult2|auto_generated|op_1~8_combout\ & !\nelson|y[1][21]~769\)) # (!\nelson|y[0][22]~regout\ & ((!\nelson|y[1][21]~769\) # (!\nelson|Mult2|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][22]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \nelson|y[1][21]~769\,
	combout => \nelson|y[1][22]~770_combout\,
	cout => \nelson|y[1][22]~771\);

-- Location: LCCOMB_X38_Y14_N22
\nelson|y[1][23]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][23]~772_combout\ = ((\nelson|Mult2|auto_generated|op_1~10_combout\ $ (\nelson|y[0][23]~regout\ $ (!\nelson|y[1][22]~771\)))) # (GND)
-- \nelson|y[1][23]~773\ = CARRY((\nelson|Mult2|auto_generated|op_1~10_combout\ & ((\nelson|y[0][23]~regout\) # (!\nelson|y[1][22]~771\))) # (!\nelson|Mult2|auto_generated|op_1~10_combout\ & (\nelson|y[0][23]~regout\ & !\nelson|y[1][22]~771\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~10_combout\,
	datab => \nelson|y[0][23]~regout\,
	datad => VCC,
	cin => \nelson|y[1][22]~771\,
	combout => \nelson|y[1][23]~772_combout\,
	cout => \nelson|y[1][23]~773\);

-- Location: LCFF_X38_Y14_N23
\nelson|y[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][23]~772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][23]~regout\);

-- Location: LCFF_X38_Y14_N21
\nelson|y[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][22]~770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][22]~regout\);

-- Location: LCCOMB_X38_Y17_N16
\nelson|y[2][20]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][20]~692_combout\ = (\nelson|y[1][20]~regout\ & ((\nelson|Mult1|auto_generated|op_1~4_combout\ & (\nelson|y[2][19]~691\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~4_combout\ & (!\nelson|y[2][19]~691\)))) # (!\nelson|y[1][20]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~4_combout\ & (!\nelson|y[2][19]~691\)) # (!\nelson|Mult1|auto_generated|op_1~4_combout\ & ((\nelson|y[2][19]~691\) # (GND)))))
-- \nelson|y[2][20]~693\ = CARRY((\nelson|y[1][20]~regout\ & (!\nelson|Mult1|auto_generated|op_1~4_combout\ & !\nelson|y[2][19]~691\)) # (!\nelson|y[1][20]~regout\ & ((!\nelson|y[2][19]~691\) # (!\nelson|Mult1|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][20]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \nelson|y[2][19]~691\,
	combout => \nelson|y[2][20]~692_combout\,
	cout => \nelson|y[2][20]~693\);

-- Location: LCCOMB_X38_Y17_N18
\nelson|y[2][21]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][21]~694_combout\ = ((\nelson|y[1][21]~regout\ $ (\nelson|Mult1|auto_generated|op_1~6_combout\ $ (!\nelson|y[2][20]~693\)))) # (GND)
-- \nelson|y[2][21]~695\ = CARRY((\nelson|y[1][21]~regout\ & ((\nelson|Mult1|auto_generated|op_1~6_combout\) # (!\nelson|y[2][20]~693\))) # (!\nelson|y[1][21]~regout\ & (\nelson|Mult1|auto_generated|op_1~6_combout\ & !\nelson|y[2][20]~693\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][21]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \nelson|y[2][20]~693\,
	combout => \nelson|y[2][21]~694_combout\,
	cout => \nelson|y[2][21]~695\);

-- Location: LCCOMB_X38_Y17_N20
\nelson|y[2][22]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][22]~696_combout\ = (\nelson|Mult1|auto_generated|op_1~8_combout\ & ((\nelson|y[1][22]~regout\ & (\nelson|y[2][21]~695\ & VCC)) # (!\nelson|y[1][22]~regout\ & (!\nelson|y[2][21]~695\)))) # (!\nelson|Mult1|auto_generated|op_1~8_combout\ & 
-- ((\nelson|y[1][22]~regout\ & (!\nelson|y[2][21]~695\)) # (!\nelson|y[1][22]~regout\ & ((\nelson|y[2][21]~695\) # (GND)))))
-- \nelson|y[2][22]~697\ = CARRY((\nelson|Mult1|auto_generated|op_1~8_combout\ & (!\nelson|y[1][22]~regout\ & !\nelson|y[2][21]~695\)) # (!\nelson|Mult1|auto_generated|op_1~8_combout\ & ((!\nelson|y[2][21]~695\) # (!\nelson|y[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~8_combout\,
	datab => \nelson|y[1][22]~regout\,
	datad => VCC,
	cin => \nelson|y[2][21]~695\,
	combout => \nelson|y[2][22]~696_combout\,
	cout => \nelson|y[2][22]~697\);

-- Location: LCCOMB_X38_Y17_N28
\nelson|y[2][26]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][26]~704_combout\ = (\nelson|y[1][26]~regout\ & ((\nelson|Mult1|auto_generated|op_1~16_combout\ & (\nelson|y[2][25]~703\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~16_combout\ & (!\nelson|y[2][25]~703\)))) # (!\nelson|y[1][26]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~16_combout\ & (!\nelson|y[2][25]~703\)) # (!\nelson|Mult1|auto_generated|op_1~16_combout\ & ((\nelson|y[2][25]~703\) # (GND)))))
-- \nelson|y[2][26]~705\ = CARRY((\nelson|y[1][26]~regout\ & (!\nelson|Mult1|auto_generated|op_1~16_combout\ & !\nelson|y[2][25]~703\)) # (!\nelson|y[1][26]~regout\ & ((!\nelson|y[2][25]~703\) # (!\nelson|Mult1|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][26]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \nelson|y[2][25]~703\,
	combout => \nelson|y[2][26]~704_combout\,
	cout => \nelson|y[2][26]~705\);

-- Location: LCFF_X38_Y17_N29
\nelson|y[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][26]~704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][26]~regout\);

-- Location: LCFF_X38_Y17_N21
\nelson|y[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][22]~696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][22]~regout\);

-- Location: LCFF_X38_Y17_N19
\nelson|y[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][21]~694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][21]~regout\);

-- Location: LCFF_X38_Y17_N17
\nelson|y[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][20]~692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][20]~regout\);

-- Location: LCCOMB_X41_Y17_N18
\nelson|y[3][21]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][21]~616_combout\ = (\nelson|Mult0|auto_generated|op_1~6_combout\ & ((\nelson|y[2][21]~regout\ & (\nelson|y[3][20]~615\ & VCC)) # (!\nelson|y[2][21]~regout\ & (!\nelson|y[3][20]~615\)))) # (!\nelson|Mult0|auto_generated|op_1~6_combout\ & 
-- ((\nelson|y[2][21]~regout\ & (!\nelson|y[3][20]~615\)) # (!\nelson|y[2][21]~regout\ & ((\nelson|y[3][20]~615\) # (GND)))))
-- \nelson|y[3][21]~617\ = CARRY((\nelson|Mult0|auto_generated|op_1~6_combout\ & (!\nelson|y[2][21]~regout\ & !\nelson|y[3][20]~615\)) # (!\nelson|Mult0|auto_generated|op_1~6_combout\ & ((!\nelson|y[3][20]~615\) # (!\nelson|y[2][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~6_combout\,
	datab => \nelson|y[2][21]~regout\,
	datad => VCC,
	cin => \nelson|y[3][20]~615\,
	combout => \nelson|y[3][21]~616_combout\,
	cout => \nelson|y[3][21]~617\);

-- Location: LCCOMB_X41_Y17_N20
\nelson|y[3][22]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][22]~618_combout\ = ((\nelson|Mult0|auto_generated|op_1~8_combout\ $ (\nelson|y[2][22]~regout\ $ (!\nelson|y[3][21]~617\)))) # (GND)
-- \nelson|y[3][22]~619\ = CARRY((\nelson|Mult0|auto_generated|op_1~8_combout\ & ((\nelson|y[2][22]~regout\) # (!\nelson|y[3][21]~617\))) # (!\nelson|Mult0|auto_generated|op_1~8_combout\ & (\nelson|y[2][22]~regout\ & !\nelson|y[3][21]~617\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~8_combout\,
	datab => \nelson|y[2][22]~regout\,
	datad => VCC,
	cin => \nelson|y[3][21]~617\,
	combout => \nelson|y[3][22]~618_combout\,
	cout => \nelson|y[3][22]~619\);

-- Location: LCCOMB_X41_Y17_N24
\nelson|y[3][24]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][24]~622_combout\ = ((\nelson|y[2][24]~regout\ $ (\nelson|Mult0|auto_generated|op_1~12_combout\ $ (!\nelson|y[3][23]~621\)))) # (GND)
-- \nelson|y[3][24]~623\ = CARRY((\nelson|y[2][24]~regout\ & ((\nelson|Mult0|auto_generated|op_1~12_combout\) # (!\nelson|y[3][23]~621\))) # (!\nelson|y[2][24]~regout\ & (\nelson|Mult0|auto_generated|op_1~12_combout\ & !\nelson|y[3][23]~621\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][24]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \nelson|y[3][23]~621\,
	combout => \nelson|y[3][24]~622_combout\,
	cout => \nelson|y[3][24]~623\);

-- Location: LCCOMB_X41_Y17_N28
\nelson|y[3][26]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][26]~626_combout\ = ((\nelson|Mult0|auto_generated|op_1~16_combout\ $ (\nelson|y[2][26]~regout\ $ (!\nelson|y[3][25]~625\)))) # (GND)
-- \nelson|y[3][26]~627\ = CARRY((\nelson|Mult0|auto_generated|op_1~16_combout\ & ((\nelson|y[2][26]~regout\) # (!\nelson|y[3][25]~625\))) # (!\nelson|Mult0|auto_generated|op_1~16_combout\ & (\nelson|y[2][26]~regout\ & !\nelson|y[3][25]~625\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~16_combout\,
	datab => \nelson|y[2][26]~regout\,
	datad => VCC,
	cin => \nelson|y[3][25]~625\,
	combout => \nelson|y[3][26]~626_combout\,
	cout => \nelson|y[3][26]~627\);

-- Location: LCCOMB_X41_Y16_N0
\nelson|y[3][28]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][28]~630_combout\ = ((\nelson|y[2][28]~regout\ $ (\nelson|Mult0|auto_generated|op_1~20_combout\ $ (!\nelson|y[3][27]~629\)))) # (GND)
-- \nelson|y[3][28]~631\ = CARRY((\nelson|y[2][28]~regout\ & ((\nelson|Mult0|auto_generated|op_1~20_combout\) # (!\nelson|y[3][27]~629\))) # (!\nelson|y[2][28]~regout\ & (\nelson|Mult0|auto_generated|op_1~20_combout\ & !\nelson|y[3][27]~629\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][28]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \nelson|y[3][27]~629\,
	combout => \nelson|y[3][28]~630_combout\,
	cout => \nelson|y[3][28]~631\);

-- Location: LCFF_X41_Y16_N1
\nelson|y[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][28]~630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][28]~regout\);

-- Location: LCFF_X41_Y17_N29
\nelson|y[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][26]~626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][26]~regout\);

-- Location: LCFF_X41_Y17_N25
\nelson|y[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][24]~622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][24]~regout\);

-- Location: LCFF_X41_Y17_N21
\nelson|y[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][22]~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][22]~regout\);

-- Location: LCFF_X41_Y17_N19
\nelson|y[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][21]~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][21]~regout\);

-- Location: LCCOMB_X40_Y17_N26
\nelson|y[4][25]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][25]~544_combout\ = (\nelson|y[3][25]~regout\ & ((\nelson|Mult0|auto_generated|op_1~14_combout\ & (\nelson|y[4][24]~543\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~14_combout\ & (!\nelson|y[4][24]~543\)))) # (!\nelson|y[3][25]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~14_combout\ & (!\nelson|y[4][24]~543\)) # (!\nelson|Mult0|auto_generated|op_1~14_combout\ & ((\nelson|y[4][24]~543\) # (GND)))))
-- \nelson|y[4][25]~545\ = CARRY((\nelson|y[3][25]~regout\ & (!\nelson|Mult0|auto_generated|op_1~14_combout\ & !\nelson|y[4][24]~543\)) # (!\nelson|y[3][25]~regout\ & ((!\nelson|y[4][24]~543\) # (!\nelson|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][25]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \nelson|y[4][24]~543\,
	combout => \nelson|y[4][25]~544_combout\,
	cout => \nelson|y[4][25]~545\);

-- Location: LCCOMB_X40_Y17_N30
\nelson|y[4][27]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][27]~548_combout\ = (\nelson|y[3][27]~regout\ & ((\nelson|Mult0|auto_generated|op_1~18_combout\ & (\nelson|y[4][26]~547\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~18_combout\ & (!\nelson|y[4][26]~547\)))) # (!\nelson|y[3][27]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~18_combout\ & (!\nelson|y[4][26]~547\)) # (!\nelson|Mult0|auto_generated|op_1~18_combout\ & ((\nelson|y[4][26]~547\) # (GND)))))
-- \nelson|y[4][27]~549\ = CARRY((\nelson|y[3][27]~regout\ & (!\nelson|Mult0|auto_generated|op_1~18_combout\ & !\nelson|y[4][26]~547\)) # (!\nelson|y[3][27]~regout\ & ((!\nelson|y[4][26]~547\) # (!\nelson|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][27]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \nelson|y[4][26]~547\,
	combout => \nelson|y[4][27]~548_combout\,
	cout => \nelson|y[4][27]~549\);

-- Location: LCCOMB_X40_Y16_N2
\nelson|y[4][29]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][29]~552_combout\ = (\nelson|y[3][29]~regout\ & ((\nelson|Mult0|auto_generated|op_1~22_combout\ & (\nelson|y[4][28]~551\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~22_combout\ & (!\nelson|y[4][28]~551\)))) # (!\nelson|y[3][29]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~22_combout\ & (!\nelson|y[4][28]~551\)) # (!\nelson|Mult0|auto_generated|op_1~22_combout\ & ((\nelson|y[4][28]~551\) # (GND)))))
-- \nelson|y[4][29]~553\ = CARRY((\nelson|y[3][29]~regout\ & (!\nelson|Mult0|auto_generated|op_1~22_combout\ & !\nelson|y[4][28]~551\)) # (!\nelson|y[3][29]~regout\ & ((!\nelson|y[4][28]~551\) # (!\nelson|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][29]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \nelson|y[4][28]~551\,
	combout => \nelson|y[4][29]~552_combout\,
	cout => \nelson|y[4][29]~553\);

-- Location: LCFF_X40_Y16_N3
\nelson|y[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][29]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][29]~regout\);

-- Location: LCCOMB_X38_Y12_N8
\nelson|Mult1|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[3]~6_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\nelson|Mult1|auto_generated|add9_result[2]~5\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[2]~5\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[3]~7\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[2]~5\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[2]~5\,
	combout => \nelson|Mult1|auto_generated|add9_result[3]~6_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X38_Y12_N10
\nelson|Mult1|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[4]~8_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT10\ & (\nelson|Mult1|auto_generated|add9_result[3]~7\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT10\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[3]~7\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[4]~9\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT10\ & !\nelson|Mult1|auto_generated|add9_result[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[3]~7\,
	combout => \nelson|Mult1|auto_generated|add9_result[4]~8_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X37_Y16_N0
\nelson|Mult1|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~20_combout\ = (\nelson|Mult1|auto_generated|add9_result[4]~8_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~19\))) # (!\nelson|Mult1|auto_generated|add9_result[4]~8_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~19\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~21\ = CARRY((\nelson|Mult1|auto_generated|add9_result[4]~8_combout\) # (!\nelson|Mult1|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~19\,
	combout => \nelson|Mult1|auto_generated|op_1~20_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~21\);

-- Location: LCFF_X40_Y17_N31
\nelson|y[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][27]~548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][27]~regout\);

-- Location: LCFF_X40_Y17_N27
\nelson|y[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][25]~544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][25]~regout\);

-- Location: LCCOMB_X36_Y17_N30
\nelson|y[5][27]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][27]~468_combout\ = (\nelson|Mult1|auto_generated|op_1~18_combout\ & ((\nelson|y[4][27]~regout\ & (\nelson|y[5][26]~467\ & VCC)) # (!\nelson|y[4][27]~regout\ & (!\nelson|y[5][26]~467\)))) # (!\nelson|Mult1|auto_generated|op_1~18_combout\ & 
-- ((\nelson|y[4][27]~regout\ & (!\nelson|y[5][26]~467\)) # (!\nelson|y[4][27]~regout\ & ((\nelson|y[5][26]~467\) # (GND)))))
-- \nelson|y[5][27]~469\ = CARRY((\nelson|Mult1|auto_generated|op_1~18_combout\ & (!\nelson|y[4][27]~regout\ & !\nelson|y[5][26]~467\)) # (!\nelson|Mult1|auto_generated|op_1~18_combout\ & ((!\nelson|y[5][26]~467\) # (!\nelson|y[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~18_combout\,
	datab => \nelson|y[4][27]~regout\,
	datad => VCC,
	cin => \nelson|y[5][26]~467\,
	combout => \nelson|y[5][27]~468_combout\,
	cout => \nelson|y[5][27]~469\);

-- Location: LCCOMB_X36_Y16_N0
\nelson|y[5][28]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][28]~470_combout\ = ((\nelson|y[4][28]~regout\ $ (\nelson|Mult1|auto_generated|op_1~20_combout\ $ (!\nelson|y[5][27]~469\)))) # (GND)
-- \nelson|y[5][28]~471\ = CARRY((\nelson|y[4][28]~regout\ & ((\nelson|Mult1|auto_generated|op_1~20_combout\) # (!\nelson|y[5][27]~469\))) # (!\nelson|y[4][28]~regout\ & (\nelson|Mult1|auto_generated|op_1~20_combout\ & !\nelson|y[5][27]~469\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][28]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \nelson|y[5][27]~469\,
	combout => \nelson|y[5][28]~470_combout\,
	cout => \nelson|y[5][28]~471\);

-- Location: LCCOMB_X36_Y16_N2
\nelson|y[5][29]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][29]~472_combout\ = (\nelson|Mult1|auto_generated|op_1~22_combout\ & ((\nelson|y[4][29]~regout\ & (\nelson|y[5][28]~471\ & VCC)) # (!\nelson|y[4][29]~regout\ & (!\nelson|y[5][28]~471\)))) # (!\nelson|Mult1|auto_generated|op_1~22_combout\ & 
-- ((\nelson|y[4][29]~regout\ & (!\nelson|y[5][28]~471\)) # (!\nelson|y[4][29]~regout\ & ((\nelson|y[5][28]~471\) # (GND)))))
-- \nelson|y[5][29]~473\ = CARRY((\nelson|Mult1|auto_generated|op_1~22_combout\ & (!\nelson|y[4][29]~regout\ & !\nelson|y[5][28]~471\)) # (!\nelson|Mult1|auto_generated|op_1~22_combout\ & ((!\nelson|y[5][28]~471\) # (!\nelson|y[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~22_combout\,
	datab => \nelson|y[4][29]~regout\,
	datad => VCC,
	cin => \nelson|y[5][28]~471\,
	combout => \nelson|y[5][29]~472_combout\,
	cout => \nelson|y[5][29]~473\);

-- Location: LCFF_X36_Y16_N3
\nelson|y[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][29]~472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][29]~regout\);

-- Location: LCFF_X36_Y16_N1
\nelson|y[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][28]~470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][28]~regout\);

-- Location: LCFF_X36_Y17_N31
\nelson|y[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][27]~468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][27]~regout\);

-- Location: LCCOMB_X36_Y13_N0
\nelson|y[6][29]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][29]~392_combout\ = ((\nelson|Mult2|auto_generated|op_1~22_combout\ $ (\nelson|y[5][29]~regout\ $ (!\nelson|y[6][28]~391\)))) # (GND)
-- \nelson|y[6][29]~393\ = CARRY((\nelson|Mult2|auto_generated|op_1~22_combout\ & ((\nelson|y[5][29]~regout\) # (!\nelson|y[6][28]~391\))) # (!\nelson|Mult2|auto_generated|op_1~22_combout\ & (\nelson|y[5][29]~regout\ & !\nelson|y[6][28]~391\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~22_combout\,
	datab => \nelson|y[5][29]~regout\,
	datad => VCC,
	cin => \nelson|y[6][28]~391\,
	combout => \nelson|y[6][29]~392_combout\,
	cout => \nelson|y[6][29]~393\);

-- Location: LCFF_X36_Y13_N1
\nelson|y[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][29]~392_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][29]~regout\);

-- Location: LCCOMB_X33_Y13_N2
\nelson|y[7][29]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][29]~318_combout\ = ((\nelson|Mult3|auto_generated|op_1~22_combout\ $ (\nelson|y[6][29]~regout\ $ (!\nelson|y[7][28]~317\)))) # (GND)
-- \nelson|y[7][29]~319\ = CARRY((\nelson|Mult3|auto_generated|op_1~22_combout\ & ((\nelson|y[6][29]~regout\) # (!\nelson|y[7][28]~317\))) # (!\nelson|Mult3|auto_generated|op_1~22_combout\ & (\nelson|y[6][29]~regout\ & !\nelson|y[7][28]~317\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|op_1~22_combout\,
	datab => \nelson|y[6][29]~regout\,
	datad => VCC,
	cin => \nelson|y[7][28]~317\,
	combout => \nelson|y[7][29]~318_combout\,
	cout => \nelson|y[7][29]~319\);

-- Location: LCFF_X33_Y13_N3
\nelson|y[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][29]~318_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][29]~regout\);

-- Location: LCCOMB_X32_Y17_N8
\my_delay_left|y_temp[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[21]~feeder_combout\ = \nelson|y[7][29]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][29]~regout\,
	combout => \my_delay_left|y_temp[21]~feeder_combout\);

-- Location: LCFF_X32_Y17_N9
\my_delay_left|y_temp[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[21]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(21));

-- Location: LCCOMB_X31_Y17_N10
\my_delay_left|y[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[21]~74_combout\ = (\my_delay_left|ram_memory|DO2\(21) & ((\my_delay_left|y_temp\(21) & (\my_delay_left|y[20]~73\ & VCC)) # (!\my_delay_left|y_temp\(21) & (!\my_delay_left|y[20]~73\)))) # (!\my_delay_left|ram_memory|DO2\(21) & 
-- ((\my_delay_left|y_temp\(21) & (!\my_delay_left|y[20]~73\)) # (!\my_delay_left|y_temp\(21) & ((\my_delay_left|y[20]~73\) # (GND)))))
-- \my_delay_left|y[21]~75\ = CARRY((\my_delay_left|ram_memory|DO2\(21) & (!\my_delay_left|y_temp\(21) & !\my_delay_left|y[20]~73\)) # (!\my_delay_left|ram_memory|DO2\(21) & ((!\my_delay_left|y[20]~73\) # (!\my_delay_left|y_temp\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(21),
	datab => \my_delay_left|y_temp\(21),
	datad => VCC,
	cin => \my_delay_left|y[20]~73\,
	combout => \my_delay_left|y[21]~74_combout\,
	cout => \my_delay_left|y[21]~75\);

-- Location: LCCOMB_X32_Y17_N26
\my_delay_left|y[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[21]~feeder_combout\ = \my_delay_left|y[21]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[21]~74_combout\,
	combout => \my_delay_left|y[21]~feeder_combout\);

-- Location: LCFF_X32_Y17_N27
\my_delay_left|y[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[21]~feeder_combout\,
	sdata => \nelson|y[7][29]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(21));

-- Location: LCCOMB_X35_Y13_N22
\nelson|Mult3|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[10]~20_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT11\ & (\nelson|Mult3|auto_generated|add9_result[9]~19\ $ (GND))) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\nelson|Mult3|auto_generated|add9_result[9]~19\ & VCC))
-- \nelson|Mult3|auto_generated|add9_result[10]~21\ = CARRY((\nelson|Mult3|auto_generated|mac_out4~DATAOUT11\ & !\nelson|Mult3|auto_generated|add9_result[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[9]~19\,
	combout => \nelson|Mult3|auto_generated|add9_result[10]~20_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X35_Y13_N24
\nelson|Mult3|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[11]~22_combout\ = (\nelson|Mult3|auto_generated|mac_out4~DATAOUT12\ & (!\nelson|Mult3|auto_generated|add9_result[10]~21\)) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT12\ & 
-- ((\nelson|Mult3|auto_generated|add9_result[10]~21\) # (GND)))
-- \nelson|Mult3|auto_generated|add9_result[11]~23\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[10]~21\) # (!\nelson|Mult3|auto_generated|mac_out4~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|add9_result[10]~21\,
	combout => \nelson|Mult3|auto_generated|add9_result[11]~22_combout\,
	cout => \nelson|Mult3|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X34_Y13_N24
\nelson|Mult3|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~24_combout\ = (\nelson|Mult3|auto_generated|add9_result[11]~22_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~23\))) # (!\nelson|Mult3|auto_generated|add9_result[11]~22_combout\ & 
-- (\nelson|Mult3|auto_generated|op_1~23\ $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~25\ = CARRY((\nelson|Mult3|auto_generated|add9_result[11]~22_combout\) # (!\nelson|Mult3|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult3|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~23\,
	combout => \nelson|Mult3|auto_generated|op_1~24_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~25\);

-- Location: LCCOMB_X33_Y13_N4
\nelson|y[7][30]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][30]~320_combout\ = (\nelson|y[6][30]~regout\ & ((\nelson|Mult3|auto_generated|op_1~24_combout\ & (\nelson|y[7][29]~319\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~24_combout\ & (!\nelson|y[7][29]~319\)))) # (!\nelson|y[6][30]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~24_combout\ & (!\nelson|y[7][29]~319\)) # (!\nelson|Mult3|auto_generated|op_1~24_combout\ & ((\nelson|y[7][29]~319\) # (GND)))))
-- \nelson|y[7][30]~321\ = CARRY((\nelson|y[6][30]~regout\ & (!\nelson|Mult3|auto_generated|op_1~24_combout\ & !\nelson|y[7][29]~319\)) # (!\nelson|y[6][30]~regout\ & ((!\nelson|y[7][29]~319\) # (!\nelson|Mult3|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][30]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \nelson|y[7][29]~319\,
	combout => \nelson|y[7][30]~320_combout\,
	cout => \nelson|y[7][30]~321\);

-- Location: LCFF_X33_Y13_N5
\nelson|y[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][30]~320_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][30]~regout\);

-- Location: LCCOMB_X32_Y17_N22
\my_delay_left|DI~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~9_combout\ = (\nelson|y[7][30]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][30]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~9_combout\);

-- Location: LCFF_X32_Y17_N23
\my_delay_left|DI[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~9_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(22));

-- Location: M4K_X52_Y19
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y17_N20
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[22]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[22]~9_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[22]~9_combout\);

-- Location: M4K_X52_Y18
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCFF_X43_Y17_N21
\my_delay_left|ram_memory|DO2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[22]~9_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(22));

-- Location: LCCOMB_X31_Y17_N12
\my_delay_left|y[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[22]~76_combout\ = ((\my_delay_left|y_temp\(22) $ (\my_delay_left|ram_memory|DO2\(22) $ (!\my_delay_left|y[21]~75\)))) # (GND)
-- \my_delay_left|y[22]~77\ = CARRY((\my_delay_left|y_temp\(22) & ((\my_delay_left|ram_memory|DO2\(22)) # (!\my_delay_left|y[21]~75\))) # (!\my_delay_left|y_temp\(22) & (\my_delay_left|ram_memory|DO2\(22) & !\my_delay_left|y[21]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(22),
	datab => \my_delay_left|ram_memory|DO2\(22),
	datad => VCC,
	cin => \my_delay_left|y[21]~75\,
	combout => \my_delay_left|y[22]~76_combout\,
	cout => \my_delay_left|y[22]~77\);

-- Location: LCCOMB_X32_Y17_N20
\my_delay_left|y[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[22]~feeder_combout\ = \my_delay_left|y[22]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[22]~76_combout\,
	combout => \my_delay_left|y[22]~feeder_combout\);

-- Location: LCFF_X32_Y17_N21
\my_delay_left|y[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[22]~feeder_combout\,
	sdata => \nelson|y[7][30]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(22));

-- Location: LCCOMB_X38_Y11_N12
\nelson|Mult2|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[6]~12_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT10\ & (\nelson|Mult2|auto_generated|add9_result[5]~11\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT10\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[5]~11\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[6]~13\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT10\ & !\nelson|Mult2|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[5]~11\,
	combout => \nelson|Mult2|auto_generated|add9_result[6]~12_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X38_Y11_N16
\nelson|Mult2|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[8]~16_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT12\ & (\nelson|Mult2|auto_generated|add9_result[7]~15\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT12\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[7]~15\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[8]~17\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT12\ & !\nelson|Mult2|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[7]~15\,
	combout => \nelson|Mult2|auto_generated|add9_result[8]~16_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X37_Y13_N4
\nelson|Mult2|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~22_combout\ = (\nelson|Mult2|auto_generated|add9_result[7]~14_combout\ & (\nelson|Mult2|auto_generated|op_1~21\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[7]~14_combout\ & 
-- (!\nelson|Mult2|auto_generated|op_1~21\))
-- \nelson|Mult2|auto_generated|op_1~23\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[7]~14_combout\ & !\nelson|Mult2|auto_generated|op_1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~21\,
	combout => \nelson|Mult2|auto_generated|op_1~22_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~23\);

-- Location: LCCOMB_X37_Y13_N6
\nelson|Mult2|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~24_combout\ = (\nelson|Mult2|auto_generated|add9_result[8]~16_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~23\))) # (!\nelson|Mult2|auto_generated|add9_result[8]~16_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~23\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~25\ = CARRY((\nelson|Mult2|auto_generated|add9_result[8]~16_combout\) # (!\nelson|Mult2|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~23\,
	combout => \nelson|Mult2|auto_generated|op_1~24_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~25\);

-- Location: LCCOMB_X37_Y13_N8
\nelson|Mult2|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~26_combout\ = (\nelson|Mult2|auto_generated|add9_result[9]~18_combout\ & (\nelson|Mult2|auto_generated|op_1~25\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[9]~18_combout\ & 
-- (!\nelson|Mult2|auto_generated|op_1~25\))
-- \nelson|Mult2|auto_generated|op_1~27\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[9]~18_combout\ & !\nelson|Mult2|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~25\,
	combout => \nelson|Mult2|auto_generated|op_1~26_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~27\);

-- Location: LCCOMB_X41_Y15_N12
\nelson|Mult0|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[5]~10_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT12\ & (!\nelson|Mult0|auto_generated|add9_result[4]~9\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT12\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[4]~9\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[5]~11\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[4]~9\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[4]~9\,
	combout => \nelson|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X40_Y14_N2
\nelson|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~24_combout\ = (\nelson|Mult0|auto_generated|add9_result[5]~10_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~23\))) # (!\nelson|Mult0|auto_generated|add9_result[5]~10_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~23\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~25\ = CARRY((\nelson|Mult0|auto_generated|add9_result[5]~10_combout\) # (!\nelson|Mult0|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~23\,
	combout => \nelson|Mult0|auto_generated|op_1~24_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X40_Y16_N4
\nelson|y[4][30]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][30]~554_combout\ = ((\nelson|y[3][30]~regout\ $ (\nelson|Mult0|auto_generated|op_1~24_combout\ $ (!\nelson|y[4][29]~553\)))) # (GND)
-- \nelson|y[4][30]~555\ = CARRY((\nelson|y[3][30]~regout\ & ((\nelson|Mult0|auto_generated|op_1~24_combout\) # (!\nelson|y[4][29]~553\))) # (!\nelson|y[3][30]~regout\ & (\nelson|Mult0|auto_generated|op_1~24_combout\ & !\nelson|y[4][29]~553\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][30]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \nelson|y[4][29]~553\,
	combout => \nelson|y[4][30]~554_combout\,
	cout => \nelson|y[4][30]~555\);

-- Location: LCFF_X40_Y16_N5
\nelson|y[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][30]~554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][30]~regout\);

-- Location: LCCOMB_X36_Y16_N4
\nelson|y[5][30]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][30]~474_combout\ = ((\nelson|Mult1|auto_generated|op_1~24_combout\ $ (\nelson|y[4][30]~regout\ $ (!\nelson|y[5][29]~473\)))) # (GND)
-- \nelson|y[5][30]~475\ = CARRY((\nelson|Mult1|auto_generated|op_1~24_combout\ & ((\nelson|y[4][30]~regout\) # (!\nelson|y[5][29]~473\))) # (!\nelson|Mult1|auto_generated|op_1~24_combout\ & (\nelson|y[4][30]~regout\ & !\nelson|y[5][29]~473\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~24_combout\,
	datab => \nelson|y[4][30]~regout\,
	datad => VCC,
	cin => \nelson|y[5][29]~473\,
	combout => \nelson|y[5][30]~474_combout\,
	cout => \nelson|y[5][30]~475\);

-- Location: LCFF_X36_Y16_N5
\nelson|y[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][30]~474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][30]~regout\);

-- Location: LCCOMB_X36_Y13_N4
\nelson|y[6][31]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][31]~396_combout\ = ((\nelson|y[5][31]~regout\ $ (\nelson|Mult2|auto_generated|op_1~26_combout\ $ (!\nelson|y[6][30]~395\)))) # (GND)
-- \nelson|y[6][31]~397\ = CARRY((\nelson|y[5][31]~regout\ & ((\nelson|Mult2|auto_generated|op_1~26_combout\) # (!\nelson|y[6][30]~395\))) # (!\nelson|y[5][31]~regout\ & (\nelson|Mult2|auto_generated|op_1~26_combout\ & !\nelson|y[6][30]~395\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[5][31]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \nelson|y[6][30]~395\,
	combout => \nelson|y[6][31]~396_combout\,
	cout => \nelson|y[6][31]~397\);

-- Location: LCFF_X36_Y13_N5
\nelson|y[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][31]~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][31]~regout\);

-- Location: LCCOMB_X33_Y13_N6
\nelson|y[7][31]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][31]~322_combout\ = ((\nelson|Mult3|auto_generated|op_1~26_combout\ $ (\nelson|y[6][31]~regout\ $ (!\nelson|y[7][30]~321\)))) # (GND)
-- \nelson|y[7][31]~323\ = CARRY((\nelson|Mult3|auto_generated|op_1~26_combout\ & ((\nelson|y[6][31]~regout\) # (!\nelson|y[7][30]~321\))) # (!\nelson|Mult3|auto_generated|op_1~26_combout\ & (\nelson|y[6][31]~regout\ & !\nelson|y[7][30]~321\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|op_1~26_combout\,
	datab => \nelson|y[6][31]~regout\,
	datad => VCC,
	cin => \nelson|y[7][30]~321\,
	combout => \nelson|y[7][31]~322_combout\,
	cout => \nelson|y[7][31]~323\);

-- Location: LCFF_X33_Y13_N7
\nelson|y[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][31]~322_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][31]~regout\);

-- Location: LCCOMB_X32_Y17_N14
\my_delay_left|y_temp[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[23]~feeder_combout\ = \nelson|y[7][31]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][31]~regout\,
	combout => \my_delay_left|y_temp[23]~feeder_combout\);

-- Location: LCFF_X32_Y17_N15
\my_delay_left|y_temp[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[23]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(23));

-- Location: LCCOMB_X31_Y17_N14
\my_delay_left|y[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[23]~78_combout\ = (\my_delay_left|ram_memory|DO2\(23) & ((\my_delay_left|y_temp\(23) & (\my_delay_left|y[22]~77\ & VCC)) # (!\my_delay_left|y_temp\(23) & (!\my_delay_left|y[22]~77\)))) # (!\my_delay_left|ram_memory|DO2\(23) & 
-- ((\my_delay_left|y_temp\(23) & (!\my_delay_left|y[22]~77\)) # (!\my_delay_left|y_temp\(23) & ((\my_delay_left|y[22]~77\) # (GND)))))
-- \my_delay_left|y[23]~79\ = CARRY((\my_delay_left|ram_memory|DO2\(23) & (!\my_delay_left|y_temp\(23) & !\my_delay_left|y[22]~77\)) # (!\my_delay_left|ram_memory|DO2\(23) & ((!\my_delay_left|y[22]~77\) # (!\my_delay_left|y_temp\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(23),
	datab => \my_delay_left|y_temp\(23),
	datad => VCC,
	cin => \my_delay_left|y[22]~77\,
	combout => \my_delay_left|y[23]~78_combout\,
	cout => \my_delay_left|y[23]~79\);

-- Location: LCCOMB_X32_Y17_N2
\my_delay_left|y[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[23]~feeder_combout\ = \my_delay_left|y[23]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[23]~78_combout\,
	combout => \my_delay_left|y[23]~feeder_combout\);

-- Location: LCFF_X32_Y17_N3
\my_delay_left|y[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[23]~feeder_combout\,
	sdata => \nelson|y[7][31]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(23));

-- Location: LCCOMB_X34_Y13_N26
\nelson|Mult3|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~26_combout\ = (\nelson|Mult3|auto_generated|add9_result[12]~24_combout\ & (\nelson|Mult3|auto_generated|op_1~25\ & VCC)) # (!\nelson|Mult3|auto_generated|add9_result[12]~24_combout\ & 
-- (!\nelson|Mult3|auto_generated|op_1~25\))
-- \nelson|Mult3|auto_generated|op_1~27\ = CARRY((!\nelson|Mult3|auto_generated|add9_result[12]~24_combout\ & !\nelson|Mult3|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~25\,
	combout => \nelson|Mult3|auto_generated|op_1~26_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~27\);

-- Location: LCCOMB_X34_Y13_N28
\nelson|Mult3|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~28_combout\ = (\nelson|Mult3|auto_generated|add9_result[13]~26_combout\ & ((GND) # (!\nelson|Mult3|auto_generated|op_1~27\))) # (!\nelson|Mult3|auto_generated|add9_result[13]~26_combout\ & 
-- (\nelson|Mult3|auto_generated|op_1~27\ $ (GND)))
-- \nelson|Mult3|auto_generated|op_1~29\ = CARRY((\nelson|Mult3|auto_generated|add9_result[13]~26_combout\) # (!\nelson|Mult3|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \nelson|Mult3|auto_generated|op_1~27\,
	combout => \nelson|Mult3|auto_generated|op_1~28_combout\,
	cout => \nelson|Mult3|auto_generated|op_1~29\);

-- Location: LCCOMB_X33_Y13_N8
\nelson|y[7][32]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][32]~324_combout\ = (\nelson|y[6][32]~regout\ & ((\nelson|Mult3|auto_generated|op_1~28_combout\ & (\nelson|y[7][31]~323\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~28_combout\ & (!\nelson|y[7][31]~323\)))) # (!\nelson|y[6][32]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~28_combout\ & (!\nelson|y[7][31]~323\)) # (!\nelson|Mult3|auto_generated|op_1~28_combout\ & ((\nelson|y[7][31]~323\) # (GND)))))
-- \nelson|y[7][32]~325\ = CARRY((\nelson|y[6][32]~regout\ & (!\nelson|Mult3|auto_generated|op_1~28_combout\ & !\nelson|y[7][31]~323\)) # (!\nelson|y[6][32]~regout\ & ((!\nelson|y[7][31]~323\) # (!\nelson|Mult3|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][32]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \nelson|y[7][31]~323\,
	combout => \nelson|y[7][32]~324_combout\,
	cout => \nelson|y[7][32]~325\);

-- Location: LCFF_X33_Y13_N9
\nelson|y[7][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][32]~324_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][32]~regout\);

-- Location: LCCOMB_X29_Y17_N22
\my_delay_left|y_temp[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[24]~feeder_combout\ = \nelson|y[7][32]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][32]~regout\,
	combout => \my_delay_left|y_temp[24]~feeder_combout\);

-- Location: LCFF_X29_Y17_N23
\my_delay_left|y_temp[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[24]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(24));

-- Location: LCCOMB_X31_Y17_N16
\my_delay_left|y[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[24]~80_combout\ = ((\my_delay_left|ram_memory|DO2\(24) $ (\my_delay_left|y_temp\(24) $ (!\my_delay_left|y[23]~79\)))) # (GND)
-- \my_delay_left|y[24]~81\ = CARRY((\my_delay_left|ram_memory|DO2\(24) & ((\my_delay_left|y_temp\(24)) # (!\my_delay_left|y[23]~79\))) # (!\my_delay_left|ram_memory|DO2\(24) & (\my_delay_left|y_temp\(24) & !\my_delay_left|y[23]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(24),
	datab => \my_delay_left|y_temp\(24),
	datad => VCC,
	cin => \my_delay_left|y[23]~79\,
	combout => \my_delay_left|y[24]~80_combout\,
	cout => \my_delay_left|y[24]~81\);

-- Location: LCCOMB_X29_Y17_N2
\my_delay_left|y[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[24]~feeder_combout\ = \my_delay_left|y[24]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[24]~80_combout\,
	combout => \my_delay_left|y[24]~feeder_combout\);

-- Location: LCFF_X29_Y17_N3
\my_delay_left|y[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[24]~feeder_combout\,
	sdata => \nelson|y[7][32]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(24));

-- Location: LCCOMB_X35_Y13_N30
\nelson|Mult3|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|add9_result[14]~28_combout\ = !\nelson|Mult3|auto_generated|add9_result[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nelson|Mult3|auto_generated|add9_result[13]~27\,
	combout => \nelson|Mult3|auto_generated|add9_result[14]~28_combout\);

-- Location: LCCOMB_X34_Y13_N30
\nelson|Mult3|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult3|auto_generated|op_1~30_combout\ = \nelson|Mult3|auto_generated|mac_out4~DATAOUT15\ $ (\nelson|Mult3|auto_generated|op_1~29\ $ (!\nelson|Mult3|auto_generated|add9_result[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult3|auto_generated|mac_out4~DATAOUT15\,
	datad => \nelson|Mult3|auto_generated|add9_result[14]~28_combout\,
	cin => \nelson|Mult3|auto_generated|op_1~29\,
	combout => \nelson|Mult3|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X33_Y13_N10
\nelson|y[7][33]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][33]~326_combout\ = ((\nelson|y[6][33]~regout\ $ (\nelson|Mult3|auto_generated|op_1~30_combout\ $ (!\nelson|y[7][32]~325\)))) # (GND)
-- \nelson|y[7][33]~327\ = CARRY((\nelson|y[6][33]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\) # (!\nelson|y[7][32]~325\))) # (!\nelson|y[6][33]~regout\ & (\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][32]~325\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][33]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][32]~325\,
	combout => \nelson|y[7][33]~326_combout\,
	cout => \nelson|y[7][33]~327\);

-- Location: LCFF_X33_Y13_N11
\nelson|y[7][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][33]~326_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][33]~regout\);

-- Location: LCCOMB_X30_Y17_N28
\my_delay_left|y_temp[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[25]~feeder_combout\ = \nelson|y[7][33]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nelson|y[7][33]~regout\,
	combout => \my_delay_left|y_temp[25]~feeder_combout\);

-- Location: LCFF_X30_Y17_N29
\my_delay_left|y_temp[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[25]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(25));

-- Location: LCCOMB_X31_Y17_N18
\my_delay_left|y[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[25]~82_combout\ = (\my_delay_left|ram_memory|DO2\(25) & ((\my_delay_left|y_temp\(25) & (\my_delay_left|y[24]~81\ & VCC)) # (!\my_delay_left|y_temp\(25) & (!\my_delay_left|y[24]~81\)))) # (!\my_delay_left|ram_memory|DO2\(25) & 
-- ((\my_delay_left|y_temp\(25) & (!\my_delay_left|y[24]~81\)) # (!\my_delay_left|y_temp\(25) & ((\my_delay_left|y[24]~81\) # (GND)))))
-- \my_delay_left|y[25]~83\ = CARRY((\my_delay_left|ram_memory|DO2\(25) & (!\my_delay_left|y_temp\(25) & !\my_delay_left|y[24]~81\)) # (!\my_delay_left|ram_memory|DO2\(25) & ((!\my_delay_left|y[24]~81\) # (!\my_delay_left|y_temp\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(25),
	datab => \my_delay_left|y_temp\(25),
	datad => VCC,
	cin => \my_delay_left|y[24]~81\,
	combout => \my_delay_left|y[25]~82_combout\,
	cout => \my_delay_left|y[25]~83\);

-- Location: LCCOMB_X30_Y17_N24
\my_delay_left|y[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[25]~feeder_combout\ = \my_delay_left|y[25]~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[25]~82_combout\,
	combout => \my_delay_left|y[25]~feeder_combout\);

-- Location: LCFF_X30_Y17_N25
\my_delay_left|y[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[25]~feeder_combout\,
	sdata => \nelson|y[7][33]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(25));

-- Location: LCCOMB_X33_Y13_N12
\nelson|y[7][34]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][34]~328_combout\ = (\nelson|y[6][34]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (\nelson|y[7][33]~327\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][33]~327\)))) # (!\nelson|y[6][34]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][33]~327\)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & ((\nelson|y[7][33]~327\) # (GND)))))
-- \nelson|y[7][34]~329\ = CARRY((\nelson|y[6][34]~regout\ & (!\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][33]~327\)) # (!\nelson|y[6][34]~regout\ & ((!\nelson|y[7][33]~327\) # (!\nelson|Mult3|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][34]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][33]~327\,
	combout => \nelson|y[7][34]~328_combout\,
	cout => \nelson|y[7][34]~329\);

-- Location: LCFF_X33_Y13_N13
\nelson|y[7][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][34]~328_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][34]~regout\);

-- Location: LCCOMB_X29_Y17_N28
\my_delay_left|y_temp[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[26]~feeder_combout\ = \nelson|y[7][34]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][34]~regout\,
	combout => \my_delay_left|y_temp[26]~feeder_combout\);

-- Location: LCFF_X29_Y17_N29
\my_delay_left|y_temp[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[26]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(26));

-- Location: LCCOMB_X31_Y17_N20
\my_delay_left|y[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[26]~84_combout\ = ((\my_delay_left|ram_memory|DO2\(26) $ (\my_delay_left|y_temp\(26) $ (!\my_delay_left|y[25]~83\)))) # (GND)
-- \my_delay_left|y[26]~85\ = CARRY((\my_delay_left|ram_memory|DO2\(26) & ((\my_delay_left|y_temp\(26)) # (!\my_delay_left|y[25]~83\))) # (!\my_delay_left|ram_memory|DO2\(26) & (\my_delay_left|y_temp\(26) & !\my_delay_left|y[25]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(26),
	datab => \my_delay_left|y_temp\(26),
	datad => VCC,
	cin => \my_delay_left|y[25]~83\,
	combout => \my_delay_left|y[26]~84_combout\,
	cout => \my_delay_left|y[26]~85\);

-- Location: LCCOMB_X29_Y17_N24
\my_delay_left|y[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[26]~feeder_combout\ = \my_delay_left|y[26]~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[26]~84_combout\,
	combout => \my_delay_left|y[26]~feeder_combout\);

-- Location: LCFF_X29_Y17_N25
\my_delay_left|y[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[26]~feeder_combout\,
	sdata => \nelson|y[7][34]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(26));

-- Location: LCCOMB_X33_Y13_N14
\nelson|y[7][35]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][35]~330_combout\ = ((\nelson|y[6][35]~regout\ $ (\nelson|Mult3|auto_generated|op_1~30_combout\ $ (!\nelson|y[7][34]~329\)))) # (GND)
-- \nelson|y[7][35]~331\ = CARRY((\nelson|y[6][35]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\) # (!\nelson|y[7][34]~329\))) # (!\nelson|y[6][35]~regout\ & (\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][34]~329\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][35]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][34]~329\,
	combout => \nelson|y[7][35]~330_combout\,
	cout => \nelson|y[7][35]~331\);

-- Location: LCFF_X33_Y13_N15
\nelson|y[7][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][35]~330_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][35]~regout\);

-- Location: LCCOMB_X32_Y17_N12
\my_delay_left|y_temp[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[27]~feeder_combout\ = \nelson|y[7][35]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][35]~regout\,
	combout => \my_delay_left|y_temp[27]~feeder_combout\);

-- Location: LCFF_X32_Y17_N13
\my_delay_left|y_temp[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[27]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(27));

-- Location: LCCOMB_X31_Y17_N22
\my_delay_left|y[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[27]~86_combout\ = (\my_delay_left|ram_memory|DO2\(27) & ((\my_delay_left|y_temp\(27) & (\my_delay_left|y[26]~85\ & VCC)) # (!\my_delay_left|y_temp\(27) & (!\my_delay_left|y[26]~85\)))) # (!\my_delay_left|ram_memory|DO2\(27) & 
-- ((\my_delay_left|y_temp\(27) & (!\my_delay_left|y[26]~85\)) # (!\my_delay_left|y_temp\(27) & ((\my_delay_left|y[26]~85\) # (GND)))))
-- \my_delay_left|y[27]~87\ = CARRY((\my_delay_left|ram_memory|DO2\(27) & (!\my_delay_left|y_temp\(27) & !\my_delay_left|y[26]~85\)) # (!\my_delay_left|ram_memory|DO2\(27) & ((!\my_delay_left|y[26]~85\) # (!\my_delay_left|y_temp\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|DO2\(27),
	datab => \my_delay_left|y_temp\(27),
	datad => VCC,
	cin => \my_delay_left|y[26]~85\,
	combout => \my_delay_left|y[27]~86_combout\,
	cout => \my_delay_left|y[27]~87\);

-- Location: LCCOMB_X32_Y17_N0
\my_delay_left|y[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[27]~feeder_combout\ = \my_delay_left|y[27]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[27]~86_combout\,
	combout => \my_delay_left|y[27]~feeder_combout\);

-- Location: LCFF_X32_Y17_N1
\my_delay_left|y[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[27]~feeder_combout\,
	sdata => \nelson|y[7][35]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(27));

-- Location: LCCOMB_X33_Y13_N16
\nelson|y[7][36]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][36]~332_combout\ = (\nelson|y[6][36]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (\nelson|y[7][35]~331\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][35]~331\)))) # (!\nelson|y[6][36]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][35]~331\)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & ((\nelson|y[7][35]~331\) # (GND)))))
-- \nelson|y[7][36]~333\ = CARRY((\nelson|y[6][36]~regout\ & (!\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][35]~331\)) # (!\nelson|y[6][36]~regout\ & ((!\nelson|y[7][35]~331\) # (!\nelson|Mult3|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][36]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][35]~331\,
	combout => \nelson|y[7][36]~332_combout\,
	cout => \nelson|y[7][36]~333\);

-- Location: LCFF_X33_Y13_N17
\nelson|y[7][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][36]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][36]~regout\);

-- Location: LCCOMB_X30_Y17_N8
\my_delay_left|DI~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~3_combout\ = (\nelson|y[7][36]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][36]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~3_combout\);

-- Location: LCFF_X30_Y17_N9
\my_delay_left|DI[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~3_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(28));

-- Location: M4K_X13_Y28
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y25_N4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[28]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[28]~3_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[28]~3_combout\);

-- Location: M4K_X13_Y29
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y25_N5
\my_delay_left|ram_memory|DO2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[28]~3_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(28));

-- Location: LCCOMB_X31_Y17_N24
\my_delay_left|y[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[28]~88_combout\ = ((\my_delay_left|y_temp\(28) $ (\my_delay_left|ram_memory|DO2\(28) $ (!\my_delay_left|y[27]~87\)))) # (GND)
-- \my_delay_left|y[28]~89\ = CARRY((\my_delay_left|y_temp\(28) & ((\my_delay_left|ram_memory|DO2\(28)) # (!\my_delay_left|y[27]~87\))) # (!\my_delay_left|y_temp\(28) & (\my_delay_left|ram_memory|DO2\(28) & !\my_delay_left|y[27]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(28),
	datab => \my_delay_left|ram_memory|DO2\(28),
	datad => VCC,
	cin => \my_delay_left|y[27]~87\,
	combout => \my_delay_left|y[28]~88_combout\,
	cout => \my_delay_left|y[28]~89\);

-- Location: LCCOMB_X30_Y17_N2
\my_delay_left|y[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[28]~feeder_combout\ = \my_delay_left|y[28]~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[28]~88_combout\,
	combout => \my_delay_left|y[28]~feeder_combout\);

-- Location: LCFF_X30_Y17_N3
\my_delay_left|y[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[28]~feeder_combout\,
	sdata => \nelson|y[7][36]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(28));

-- Location: LCCOMB_X30_Y17_N4
\my_delay_left|y[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[29]~feeder_combout\ = \my_delay_left|y[29]~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y[29]~90_combout\,
	combout => \my_delay_left|y[29]~feeder_combout\);

-- Location: LCCOMB_X33_Y13_N18
\nelson|y[7][37]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][37]~334_combout\ = ((\nelson|y[6][37]~regout\ $ (\nelson|Mult3|auto_generated|op_1~30_combout\ $ (!\nelson|y[7][36]~333\)))) # (GND)
-- \nelson|y[7][37]~335\ = CARRY((\nelson|y[6][37]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\) # (!\nelson|y[7][36]~333\))) # (!\nelson|y[6][37]~regout\ & (\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][36]~333\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][37]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][36]~333\,
	combout => \nelson|y[7][37]~334_combout\,
	cout => \nelson|y[7][37]~335\);

-- Location: LCFF_X33_Y13_N19
\nelson|y[7][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][37]~334_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][37]~regout\);

-- Location: LCFF_X30_Y17_N5
\my_delay_left|y[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[29]~feeder_combout\,
	sdata => \nelson|y[7][37]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(29));

-- Location: LCCOMB_X33_Y13_N20
\nelson|y[7][38]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][38]~336_combout\ = (\nelson|y[6][38]~regout\ & ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (\nelson|y[7][37]~335\ & VCC)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][37]~335\)))) # (!\nelson|y[6][38]~regout\ & 
-- ((\nelson|Mult3|auto_generated|op_1~30_combout\ & (!\nelson|y[7][37]~335\)) # (!\nelson|Mult3|auto_generated|op_1~30_combout\ & ((\nelson|y[7][37]~335\) # (GND)))))
-- \nelson|y[7][38]~337\ = CARRY((\nelson|y[6][38]~regout\ & (!\nelson|Mult3|auto_generated|op_1~30_combout\ & !\nelson|y[7][37]~335\)) # (!\nelson|y[6][38]~regout\ & ((!\nelson|y[7][37]~335\) # (!\nelson|Mult3|auto_generated|op_1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[6][38]~regout\,
	datab => \nelson|Mult3|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[7][37]~335\,
	combout => \nelson|y[7][38]~336_combout\,
	cout => \nelson|y[7][38]~337\);

-- Location: LCFF_X33_Y13_N21
\nelson|y[7][38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][38]~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][38]~regout\);

-- Location: LCCOMB_X30_Y17_N10
\my_delay_left|DI~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~1_combout\ = (\nelson|y[7][38]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][38]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~1_combout\);

-- Location: LCFF_X30_Y17_N11
\my_delay_left|DI[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~1_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(30));

-- Location: M4K_X26_Y24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y24_N28
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[30]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[30]~1_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[30]~1_combout\);

-- Location: M4K_X52_Y23
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCFF_X32_Y24_N29
\my_delay_left|ram_memory|DO2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[30]~1_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(30));

-- Location: LCCOMB_X33_Y13_N30
\my_delay_left|DI~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~2_combout\ = (\nelson|y[7][37]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[7][37]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~2_combout\);

-- Location: LCFF_X33_Y13_N31
\my_delay_left|DI[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~2_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(29));

-- Location: M4K_X13_Y4
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y9_N24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[29]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[29]~2_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[29]~2_combout\);

-- Location: M4K_X52_Y5
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 29,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y9_N25
\my_delay_left|ram_memory|DO2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[29]~2_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(29));

-- Location: LCCOMB_X31_Y17_N28
\my_delay_left|y[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[30]~92_combout\ = ((\my_delay_left|y_temp\(30) $ (\my_delay_left|ram_memory|DO2\(30) $ (!\my_delay_left|y[29]~91\)))) # (GND)
-- \my_delay_left|y[30]~93\ = CARRY((\my_delay_left|y_temp\(30) & ((\my_delay_left|ram_memory|DO2\(30)) # (!\my_delay_left|y[29]~91\))) # (!\my_delay_left|y_temp\(30) & (\my_delay_left|ram_memory|DO2\(30) & !\my_delay_left|y[29]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|y_temp\(30),
	datab => \my_delay_left|ram_memory|DO2\(30),
	datad => VCC,
	cin => \my_delay_left|y[29]~91\,
	combout => \my_delay_left|y[30]~92_combout\,
	cout => \my_delay_left|y[30]~93\);

-- Location: LCCOMB_X30_Y17_N18
\my_delay_left|y[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[30]~feeder_combout\ = \my_delay_left|y[30]~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[30]~92_combout\,
	combout => \my_delay_left|y[30]~feeder_combout\);

-- Location: LCFF_X30_Y17_N19
\my_delay_left|y[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[30]~feeder_combout\,
	sdata => \nelson|y[7][38]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(30));

-- Location: LCCOMB_X38_Y12_N20
\nelson|Mult1|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[9]~18_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT15\ & (!\nelson|Mult1|auto_generated|add9_result[8]~17\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[8]~17\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[9]~19\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[8]~17\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[8]~17\,
	combout => \nelson|Mult1|auto_generated|add9_result[9]~18_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X38_Y12_N22
\nelson|Mult1|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[10]~20_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT16\ & (\nelson|Mult1|auto_generated|add9_result[9]~19\ $ (GND))) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT16\ & 
-- (!\nelson|Mult1|auto_generated|add9_result[9]~19\ & VCC))
-- \nelson|Mult1|auto_generated|add9_result[10]~21\ = CARRY((\nelson|Mult1|auto_generated|mac_out4~DATAOUT16\ & !\nelson|Mult1|auto_generated|add9_result[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[9]~19\,
	combout => \nelson|Mult1|auto_generated|add9_result[10]~20_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X38_Y12_N24
\nelson|Mult1|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[11]~22_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT17\ & (!\nelson|Mult1|auto_generated|add9_result[10]~21\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT17\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[10]~21\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[11]~23\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[10]~21\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[10]~21\,
	combout => \nelson|Mult1|auto_generated|add9_result[11]~22_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X38_Y12_N28
\nelson|Mult1|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[13]~26_combout\ = (\nelson|Mult1|auto_generated|mac_out4~DATAOUT19\ & (!\nelson|Mult1|auto_generated|add9_result[12]~25\)) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT19\ & 
-- ((\nelson|Mult1|auto_generated|add9_result[12]~25\) # (GND)))
-- \nelson|Mult1|auto_generated|add9_result[13]~27\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[12]~25\) # (!\nelson|Mult1|auto_generated|mac_out4~DATAOUT19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|add9_result[12]~25\,
	combout => \nelson|Mult1|auto_generated|add9_result[13]~26_combout\,
	cout => \nelson|Mult1|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X38_Y12_N30
\nelson|Mult1|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|add9_result[14]~28_combout\ = !\nelson|Mult1|auto_generated|add9_result[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nelson|Mult1|auto_generated|add9_result[13]~27\,
	combout => \nelson|Mult1|auto_generated|add9_result[14]~28_combout\);

-- Location: LCCOMB_X37_Y16_N4
\nelson|Mult1|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~24_combout\ = (\nelson|Mult1|auto_generated|add9_result[6]~12_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~23\))) # (!\nelson|Mult1|auto_generated|add9_result[6]~12_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~23\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~25\ = CARRY((\nelson|Mult1|auto_generated|add9_result[6]~12_combout\) # (!\nelson|Mult1|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~23\,
	combout => \nelson|Mult1|auto_generated|op_1~24_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~25\);

-- Location: LCCOMB_X37_Y16_N6
\nelson|Mult1|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~26_combout\ = (\nelson|Mult1|auto_generated|add9_result[7]~14_combout\ & (\nelson|Mult1|auto_generated|op_1~25\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[7]~14_combout\ & 
-- (!\nelson|Mult1|auto_generated|op_1~25\))
-- \nelson|Mult1|auto_generated|op_1~27\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[7]~14_combout\ & !\nelson|Mult1|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~25\,
	combout => \nelson|Mult1|auto_generated|op_1~26_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~27\);

-- Location: LCCOMB_X37_Y16_N8
\nelson|Mult1|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~28_combout\ = (\nelson|Mult1|auto_generated|add9_result[8]~16_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~27\))) # (!\nelson|Mult1|auto_generated|add9_result[8]~16_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~27\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~29\ = CARRY((\nelson|Mult1|auto_generated|add9_result[8]~16_combout\) # (!\nelson|Mult1|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~27\,
	combout => \nelson|Mult1|auto_generated|op_1~28_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~29\);

-- Location: LCCOMB_X37_Y16_N10
\nelson|Mult1|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~30_combout\ = (\nelson|Mult1|auto_generated|add9_result[9]~18_combout\ & (\nelson|Mult1|auto_generated|op_1~29\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[9]~18_combout\ & 
-- (!\nelson|Mult1|auto_generated|op_1~29\))
-- \nelson|Mult1|auto_generated|op_1~31\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[9]~18_combout\ & !\nelson|Mult1|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~29\,
	combout => \nelson|Mult1|auto_generated|op_1~30_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~31\);

-- Location: LCCOMB_X37_Y16_N14
\nelson|Mult1|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~34_combout\ = (\nelson|Mult1|auto_generated|add9_result[11]~22_combout\ & (\nelson|Mult1|auto_generated|op_1~33\ & VCC)) # (!\nelson|Mult1|auto_generated|add9_result[11]~22_combout\ & 
-- (!\nelson|Mult1|auto_generated|op_1~33\))
-- \nelson|Mult1|auto_generated|op_1~35\ = CARRY((!\nelson|Mult1|auto_generated|add9_result[11]~22_combout\ & !\nelson|Mult1|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~33\,
	combout => \nelson|Mult1|auto_generated|op_1~34_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~35\);

-- Location: LCCOMB_X37_Y16_N16
\nelson|Mult1|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~36_combout\ = (\nelson|Mult1|auto_generated|add9_result[12]~24_combout\ & ((GND) # (!\nelson|Mult1|auto_generated|op_1~35\))) # (!\nelson|Mult1|auto_generated|add9_result[12]~24_combout\ & 
-- (\nelson|Mult1|auto_generated|op_1~35\ $ (GND)))
-- \nelson|Mult1|auto_generated|op_1~37\ = CARRY((\nelson|Mult1|auto_generated|add9_result[12]~24_combout\) # (!\nelson|Mult1|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \nelson|Mult1|auto_generated|op_1~35\,
	combout => \nelson|Mult1|auto_generated|op_1~36_combout\,
	cout => \nelson|Mult1|auto_generated|op_1~37\);

-- Location: LCCOMB_X37_Y16_N20
\nelson|Mult1|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult1|auto_generated|op_1~40_combout\ = \nelson|Mult1|auto_generated|add9_result[14]~28_combout\ $ (\nelson|Mult1|auto_generated|op_1~39\ $ (\nelson|Mult1|auto_generated|mac_out4~DATAOUT20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult1|auto_generated|add9_result[14]~28_combout\,
	datad => \nelson|Mult1|auto_generated|mac_out4~DATAOUT20\,
	cin => \nelson|Mult1|auto_generated|op_1~39\,
	combout => \nelson|Mult1|auto_generated|op_1~40_combout\);

-- Location: LCCOMB_X41_Y15_N14
\nelson|Mult0|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[6]~12_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT13\ & (\nelson|Mult0|auto_generated|add9_result[5]~11\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[5]~11\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT13\ & !\nelson|Mult0|auto_generated|add9_result[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[5]~11\,
	combout => \nelson|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X41_Y15_N16
\nelson|Mult0|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[7]~14_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT14\ & (!\nelson|Mult0|auto_generated|add9_result[6]~13\)) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT14\ & 
-- ((\nelson|Mult0|auto_generated|add9_result[6]~13\) # (GND)))
-- \nelson|Mult0|auto_generated|add9_result[7]~15\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[6]~13\) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[6]~13\,
	combout => \nelson|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X41_Y15_N18
\nelson|Mult0|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|add9_result[8]~16_combout\ = (\nelson|Mult0|auto_generated|mac_out4~DATAOUT15\ & (\nelson|Mult0|auto_generated|add9_result[7]~15\ $ (GND))) # (!\nelson|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\nelson|Mult0|auto_generated|add9_result[7]~15\ & VCC))
-- \nelson|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\nelson|Mult0|auto_generated|mac_out4~DATAOUT15\ & !\nelson|Mult0|auto_generated|add9_result[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|add9_result[7]~15\,
	combout => \nelson|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \nelson|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X40_Y14_N4
\nelson|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~26_combout\ = (\nelson|Mult0|auto_generated|add9_result[6]~12_combout\ & (\nelson|Mult0|auto_generated|op_1~25\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[6]~12_combout\ & 
-- (!\nelson|Mult0|auto_generated|op_1~25\))
-- \nelson|Mult0|auto_generated|op_1~27\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[6]~12_combout\ & !\nelson|Mult0|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~25\,
	combout => \nelson|Mult0|auto_generated|op_1~26_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X40_Y14_N6
\nelson|Mult0|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~28_combout\ = (\nelson|Mult0|auto_generated|add9_result[7]~14_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~27\))) # (!\nelson|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~27\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~29\ = CARRY((\nelson|Mult0|auto_generated|add9_result[7]~14_combout\) # (!\nelson|Mult0|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~27\,
	combout => \nelson|Mult0|auto_generated|op_1~28_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X40_Y14_N8
\nelson|Mult0|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~30_combout\ = (\nelson|Mult0|auto_generated|add9_result[8]~16_combout\ & (\nelson|Mult0|auto_generated|op_1~29\ & VCC)) # (!\nelson|Mult0|auto_generated|add9_result[8]~16_combout\ & 
-- (!\nelson|Mult0|auto_generated|op_1~29\))
-- \nelson|Mult0|auto_generated|op_1~31\ = CARRY((!\nelson|Mult0|auto_generated|add9_result[8]~16_combout\ & !\nelson|Mult0|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~29\,
	combout => \nelson|Mult0|auto_generated|op_1~30_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X40_Y14_N14
\nelson|Mult0|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult0|auto_generated|op_1~36_combout\ = (\nelson|Mult0|auto_generated|add9_result[11]~22_combout\ & ((GND) # (!\nelson|Mult0|auto_generated|op_1~35\))) # (!\nelson|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (\nelson|Mult0|auto_generated|op_1~35\ $ (GND)))
-- \nelson|Mult0|auto_generated|op_1~37\ = CARRY((\nelson|Mult0|auto_generated|add9_result[11]~22_combout\) # (!\nelson|Mult0|auto_generated|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \nelson|Mult0|auto_generated|op_1~35\,
	combout => \nelson|Mult0|auto_generated|op_1~36_combout\,
	cout => \nelson|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X38_Y11_N22
\nelson|Mult2|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[11]~22_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT15\ & (!\nelson|Mult2|auto_generated|add9_result[10]~21\)) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT15\ & 
-- ((\nelson|Mult2|auto_generated|add9_result[10]~21\) # (GND)))
-- \nelson|Mult2|auto_generated|add9_result[11]~23\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[10]~21\) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[10]~21\,
	combout => \nelson|Mult2|auto_generated|add9_result[11]~22_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X38_Y11_N24
\nelson|Mult2|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[12]~24_combout\ = (\nelson|Mult2|auto_generated|mac_out4~DATAOUT16\ & (\nelson|Mult2|auto_generated|add9_result[11]~23\ $ (GND))) # (!\nelson|Mult2|auto_generated|mac_out4~DATAOUT16\ & 
-- (!\nelson|Mult2|auto_generated|add9_result[11]~23\ & VCC))
-- \nelson|Mult2|auto_generated|add9_result[12]~25\ = CARRY((\nelson|Mult2|auto_generated|mac_out4~DATAOUT16\ & !\nelson|Mult2|auto_generated|add9_result[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|add9_result[11]~23\,
	combout => \nelson|Mult2|auto_generated|add9_result[12]~24_combout\,
	cout => \nelson|Mult2|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X37_Y13_N10
\nelson|Mult2|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~28_combout\ = (\nelson|Mult2|auto_generated|add9_result[10]~20_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~27\))) # (!\nelson|Mult2|auto_generated|add9_result[10]~20_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~27\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~29\ = CARRY((\nelson|Mult2|auto_generated|add9_result[10]~20_combout\) # (!\nelson|Mult2|auto_generated|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~27\,
	combout => \nelson|Mult2|auto_generated|op_1~28_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~29\);

-- Location: LCCOMB_X37_Y13_N12
\nelson|Mult2|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~30_combout\ = (\nelson|Mult2|auto_generated|add9_result[11]~22_combout\ & (\nelson|Mult2|auto_generated|op_1~29\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[11]~22_combout\ & 
-- (!\nelson|Mult2|auto_generated|op_1~29\))
-- \nelson|Mult2|auto_generated|op_1~31\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[11]~22_combout\ & !\nelson|Mult2|auto_generated|op_1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~29\,
	combout => \nelson|Mult2|auto_generated|op_1~30_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~31\);

-- Location: LCCOMB_X37_Y13_N14
\nelson|Mult2|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~32_combout\ = (\nelson|Mult2|auto_generated|add9_result[12]~24_combout\ & ((GND) # (!\nelson|Mult2|auto_generated|op_1~31\))) # (!\nelson|Mult2|auto_generated|add9_result[12]~24_combout\ & 
-- (\nelson|Mult2|auto_generated|op_1~31\ $ (GND)))
-- \nelson|Mult2|auto_generated|op_1~33\ = CARRY((\nelson|Mult2|auto_generated|add9_result[12]~24_combout\) # (!\nelson|Mult2|auto_generated|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~31\,
	combout => \nelson|Mult2|auto_generated|op_1~32_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~33\);

-- Location: LCCOMB_X37_Y13_N16
\nelson|Mult2|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~34_combout\ = (\nelson|Mult2|auto_generated|add9_result[13]~26_combout\ & (\nelson|Mult2|auto_generated|op_1~33\ & VCC)) # (!\nelson|Mult2|auto_generated|add9_result[13]~26_combout\ & 
-- (!\nelson|Mult2|auto_generated|op_1~33\))
-- \nelson|Mult2|auto_generated|op_1~35\ = CARRY((!\nelson|Mult2|auto_generated|add9_result[13]~26_combout\ & !\nelson|Mult2|auto_generated|op_1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \nelson|Mult2|auto_generated|op_1~33\,
	combout => \nelson|Mult2|auto_generated|op_1~34_combout\,
	cout => \nelson|Mult2|auto_generated|op_1~35\);

-- Location: LCFF_X34_Y13_N31
\nelson|y[0][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][33]~regout\);

-- Location: LCFF_X34_Y13_N29
\nelson|y[0][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][32]~regout\);

-- Location: LCFF_X34_Y13_N27
\nelson|y[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][31]~regout\);

-- Location: LCFF_X34_Y13_N21
\nelson|y[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][28]~regout\);

-- Location: LCFF_X34_Y13_N19
\nelson|y[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][27]~regout\);

-- Location: LCFF_X34_Y13_N17
\nelson|y[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|Mult3|auto_generated|op_1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[0][26]~regout\);

-- Location: LCCOMB_X38_Y14_N30
\nelson|y[1][27]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][27]~780_combout\ = ((\nelson|Mult2|auto_generated|op_1~18_combout\ $ (\nelson|y[0][27]~regout\ $ (!\nelson|y[1][26]~779\)))) # (GND)
-- \nelson|y[1][27]~781\ = CARRY((\nelson|Mult2|auto_generated|op_1~18_combout\ & ((\nelson|y[0][27]~regout\) # (!\nelson|y[1][26]~779\))) # (!\nelson|Mult2|auto_generated|op_1~18_combout\ & (\nelson|y[0][27]~regout\ & !\nelson|y[1][26]~779\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~18_combout\,
	datab => \nelson|y[0][27]~regout\,
	datad => VCC,
	cin => \nelson|y[1][26]~779\,
	combout => \nelson|y[1][27]~780_combout\,
	cout => \nelson|y[1][27]~781\);

-- Location: LCCOMB_X38_Y13_N0
\nelson|y[1][28]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][28]~782_combout\ = (\nelson|Mult2|auto_generated|op_1~20_combout\ & ((\nelson|y[0][28]~regout\ & (\nelson|y[1][27]~781\ & VCC)) # (!\nelson|y[0][28]~regout\ & (!\nelson|y[1][27]~781\)))) # (!\nelson|Mult2|auto_generated|op_1~20_combout\ & 
-- ((\nelson|y[0][28]~regout\ & (!\nelson|y[1][27]~781\)) # (!\nelson|y[0][28]~regout\ & ((\nelson|y[1][27]~781\) # (GND)))))
-- \nelson|y[1][28]~783\ = CARRY((\nelson|Mult2|auto_generated|op_1~20_combout\ & (!\nelson|y[0][28]~regout\ & !\nelson|y[1][27]~781\)) # (!\nelson|Mult2|auto_generated|op_1~20_combout\ & ((!\nelson|y[1][27]~781\) # (!\nelson|y[0][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~20_combout\,
	datab => \nelson|y[0][28]~regout\,
	datad => VCC,
	cin => \nelson|y[1][27]~781\,
	combout => \nelson|y[1][28]~782_combout\,
	cout => \nelson|y[1][28]~783\);

-- Location: LCCOMB_X38_Y13_N2
\nelson|y[1][29]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][29]~784_combout\ = ((\nelson|y[0][29]~regout\ $ (\nelson|Mult2|auto_generated|op_1~22_combout\ $ (!\nelson|y[1][28]~783\)))) # (GND)
-- \nelson|y[1][29]~785\ = CARRY((\nelson|y[0][29]~regout\ & ((\nelson|Mult2|auto_generated|op_1~22_combout\) # (!\nelson|y[1][28]~783\))) # (!\nelson|y[0][29]~regout\ & (\nelson|Mult2|auto_generated|op_1~22_combout\ & !\nelson|y[1][28]~783\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][29]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \nelson|y[1][28]~783\,
	combout => \nelson|y[1][29]~784_combout\,
	cout => \nelson|y[1][29]~785\);

-- Location: LCCOMB_X38_Y13_N8
\nelson|y[1][32]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][32]~790_combout\ = (\nelson|Mult2|auto_generated|op_1~28_combout\ & ((\nelson|y[0][32]~regout\ & (\nelson|y[1][31]~789\ & VCC)) # (!\nelson|y[0][32]~regout\ & (!\nelson|y[1][31]~789\)))) # (!\nelson|Mult2|auto_generated|op_1~28_combout\ & 
-- ((\nelson|y[0][32]~regout\ & (!\nelson|y[1][31]~789\)) # (!\nelson|y[0][32]~regout\ & ((\nelson|y[1][31]~789\) # (GND)))))
-- \nelson|y[1][32]~791\ = CARRY((\nelson|Mult2|auto_generated|op_1~28_combout\ & (!\nelson|y[0][32]~regout\ & !\nelson|y[1][31]~789\)) # (!\nelson|Mult2|auto_generated|op_1~28_combout\ & ((!\nelson|y[1][31]~789\) # (!\nelson|y[0][32]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~28_combout\,
	datab => \nelson|y[0][32]~regout\,
	datad => VCC,
	cin => \nelson|y[1][31]~789\,
	combout => \nelson|y[1][32]~790_combout\,
	cout => \nelson|y[1][32]~791\);

-- Location: LCCOMB_X38_Y13_N10
\nelson|y[1][33]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][33]~792_combout\ = ((\nelson|y[0][33]~regout\ $ (\nelson|Mult2|auto_generated|op_1~30_combout\ $ (!\nelson|y[1][32]~791\)))) # (GND)
-- \nelson|y[1][33]~793\ = CARRY((\nelson|y[0][33]~regout\ & ((\nelson|Mult2|auto_generated|op_1~30_combout\) # (!\nelson|y[1][32]~791\))) # (!\nelson|y[0][33]~regout\ & (\nelson|Mult2|auto_generated|op_1~30_combout\ & !\nelson|y[1][32]~791\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[0][33]~regout\,
	datab => \nelson|Mult2|auto_generated|op_1~30_combout\,
	datad => VCC,
	cin => \nelson|y[1][32]~791\,
	combout => \nelson|y[1][33]~792_combout\,
	cout => \nelson|y[1][33]~793\);

-- Location: LCCOMB_X38_Y13_N12
\nelson|y[1][34]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[1][34]~794_combout\ = (\nelson|Mult2|auto_generated|op_1~32_combout\ & ((\nelson|y[0][33]~regout\ & (\nelson|y[1][33]~793\ & VCC)) # (!\nelson|y[0][33]~regout\ & (!\nelson|y[1][33]~793\)))) # (!\nelson|Mult2|auto_generated|op_1~32_combout\ & 
-- ((\nelson|y[0][33]~regout\ & (!\nelson|y[1][33]~793\)) # (!\nelson|y[0][33]~regout\ & ((\nelson|y[1][33]~793\) # (GND)))))
-- \nelson|y[1][34]~795\ = CARRY((\nelson|Mult2|auto_generated|op_1~32_combout\ & (!\nelson|y[0][33]~regout\ & !\nelson|y[1][33]~793\)) # (!\nelson|Mult2|auto_generated|op_1~32_combout\ & ((!\nelson|y[1][33]~793\) # (!\nelson|y[0][33]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult2|auto_generated|op_1~32_combout\,
	datab => \nelson|y[0][33]~regout\,
	datad => VCC,
	cin => \nelson|y[1][33]~793\,
	combout => \nelson|y[1][34]~794_combout\,
	cout => \nelson|y[1][34]~795\);

-- Location: LCFF_X38_Y13_N15
\nelson|y[1][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][35]~796_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][35]~regout\);

-- Location: LCFF_X38_Y13_N13
\nelson|y[1][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][34]~794_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][34]~regout\);

-- Location: LCFF_X38_Y13_N11
\nelson|y[1][33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][33]~792_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][33]~regout\);

-- Location: LCFF_X38_Y13_N9
\nelson|y[1][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][32]~790_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][32]~regout\);

-- Location: LCFF_X38_Y13_N3
\nelson|y[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][29]~784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][29]~regout\);

-- Location: LCFF_X38_Y13_N1
\nelson|y[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][28]~782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][28]~regout\);

-- Location: LCFF_X38_Y14_N31
\nelson|y[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[1][27]~780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[1][27]~regout\);

-- Location: LCCOMB_X38_Y16_N2
\nelson|y[2][29]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][29]~710_combout\ = ((\nelson|Mult1|auto_generated|op_1~22_combout\ $ (\nelson|y[1][29]~regout\ $ (!\nelson|y[2][28]~709\)))) # (GND)
-- \nelson|y[2][29]~711\ = CARRY((\nelson|Mult1|auto_generated|op_1~22_combout\ & ((\nelson|y[1][29]~regout\) # (!\nelson|y[2][28]~709\))) # (!\nelson|Mult1|auto_generated|op_1~22_combout\ & (\nelson|y[1][29]~regout\ & !\nelson|y[2][28]~709\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~22_combout\,
	datab => \nelson|y[1][29]~regout\,
	datad => VCC,
	cin => \nelson|y[2][28]~709\,
	combout => \nelson|y[2][29]~710_combout\,
	cout => \nelson|y[2][29]~711\);

-- Location: LCCOMB_X38_Y16_N6
\nelson|y[2][31]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][31]~714_combout\ = ((\nelson|y[1][31]~regout\ $ (\nelson|Mult1|auto_generated|op_1~26_combout\ $ (!\nelson|y[2][30]~713\)))) # (GND)
-- \nelson|y[2][31]~715\ = CARRY((\nelson|y[1][31]~regout\ & ((\nelson|Mult1|auto_generated|op_1~26_combout\) # (!\nelson|y[2][30]~713\))) # (!\nelson|y[1][31]~regout\ & (\nelson|Mult1|auto_generated|op_1~26_combout\ & !\nelson|y[2][30]~713\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[1][31]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \nelson|y[2][30]~713\,
	combout => \nelson|y[2][31]~714_combout\,
	cout => \nelson|y[2][31]~715\);

-- Location: LCCOMB_X38_Y16_N12
\nelson|y[2][34]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][34]~720_combout\ = (\nelson|Mult1|auto_generated|op_1~32_combout\ & ((\nelson|y[1][34]~regout\ & (\nelson|y[2][33]~719\ & VCC)) # (!\nelson|y[1][34]~regout\ & (!\nelson|y[2][33]~719\)))) # (!\nelson|Mult1|auto_generated|op_1~32_combout\ & 
-- ((\nelson|y[1][34]~regout\ & (!\nelson|y[2][33]~719\)) # (!\nelson|y[1][34]~regout\ & ((\nelson|y[2][33]~719\) # (GND)))))
-- \nelson|y[2][34]~721\ = CARRY((\nelson|Mult1|auto_generated|op_1~32_combout\ & (!\nelson|y[1][34]~regout\ & !\nelson|y[2][33]~719\)) # (!\nelson|Mult1|auto_generated|op_1~32_combout\ & ((!\nelson|y[2][33]~719\) # (!\nelson|y[1][34]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~32_combout\,
	datab => \nelson|y[1][34]~regout\,
	datad => VCC,
	cin => \nelson|y[2][33]~719\,
	combout => \nelson|y[2][34]~720_combout\,
	cout => \nelson|y[2][34]~721\);

-- Location: LCCOMB_X38_Y16_N14
\nelson|y[2][35]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[2][35]~722_combout\ = ((\nelson|Mult1|auto_generated|op_1~34_combout\ $ (\nelson|y[1][35]~regout\ $ (!\nelson|y[2][34]~721\)))) # (GND)
-- \nelson|y[2][35]~723\ = CARRY((\nelson|Mult1|auto_generated|op_1~34_combout\ & ((\nelson|y[1][35]~regout\) # (!\nelson|y[2][34]~721\))) # (!\nelson|Mult1|auto_generated|op_1~34_combout\ & (\nelson|y[1][35]~regout\ & !\nelson|y[2][34]~721\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult1|auto_generated|op_1~34_combout\,
	datab => \nelson|y[1][35]~regout\,
	datad => VCC,
	cin => \nelson|y[2][34]~721\,
	combout => \nelson|y[2][35]~722_combout\,
	cout => \nelson|y[2][35]~723\);

-- Location: LCFF_X38_Y16_N17
\nelson|y[2][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][36]~724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][36]~regout\);

-- Location: LCFF_X38_Y16_N15
\nelson|y[2][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][35]~722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][35]~regout\);

-- Location: LCFF_X38_Y16_N13
\nelson|y[2][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][34]~720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][34]~regout\);

-- Location: LCFF_X38_Y16_N7
\nelson|y[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][31]~714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][31]~regout\);

-- Location: LCFF_X38_Y16_N3
\nelson|y[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[2][29]~710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[2][29]~regout\);

-- Location: LCCOMB_X41_Y16_N8
\nelson|y[3][32]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][32]~638_combout\ = ((\nelson|y[2][32]~regout\ $ (\nelson|Mult0|auto_generated|op_1~28_combout\ $ (!\nelson|y[3][31]~637\)))) # (GND)
-- \nelson|y[3][32]~639\ = CARRY((\nelson|y[2][32]~regout\ & ((\nelson|Mult0|auto_generated|op_1~28_combout\) # (!\nelson|y[3][31]~637\))) # (!\nelson|y[2][32]~regout\ & (\nelson|Mult0|auto_generated|op_1~28_combout\ & !\nelson|y[3][31]~637\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[2][32]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \nelson|y[3][31]~637\,
	combout => \nelson|y[3][32]~638_combout\,
	cout => \nelson|y[3][32]~639\);

-- Location: LCCOMB_X41_Y16_N12
\nelson|y[3][34]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][34]~642_combout\ = ((\nelson|Mult0|auto_generated|op_1~32_combout\ $ (\nelson|y[2][34]~regout\ $ (!\nelson|y[3][33]~641\)))) # (GND)
-- \nelson|y[3][34]~643\ = CARRY((\nelson|Mult0|auto_generated|op_1~32_combout\ & ((\nelson|y[2][34]~regout\) # (!\nelson|y[3][33]~641\))) # (!\nelson|Mult0|auto_generated|op_1~32_combout\ & (\nelson|y[2][34]~regout\ & !\nelson|y[3][33]~641\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~32_combout\,
	datab => \nelson|y[2][34]~regout\,
	datad => VCC,
	cin => \nelson|y[3][33]~641\,
	combout => \nelson|y[3][34]~642_combout\,
	cout => \nelson|y[3][34]~643\);

-- Location: LCCOMB_X41_Y16_N14
\nelson|y[3][35]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[3][35]~644_combout\ = (\nelson|Mult0|auto_generated|op_1~34_combout\ & ((\nelson|y[2][35]~regout\ & (\nelson|y[3][34]~643\ & VCC)) # (!\nelson|y[2][35]~regout\ & (!\nelson|y[3][34]~643\)))) # (!\nelson|Mult0|auto_generated|op_1~34_combout\ & 
-- ((\nelson|y[2][35]~regout\ & (!\nelson|y[3][34]~643\)) # (!\nelson|y[2][35]~regout\ & ((\nelson|y[3][34]~643\) # (GND)))))
-- \nelson|y[3][35]~645\ = CARRY((\nelson|Mult0|auto_generated|op_1~34_combout\ & (!\nelson|y[2][35]~regout\ & !\nelson|y[3][34]~643\)) # (!\nelson|Mult0|auto_generated|op_1~34_combout\ & ((!\nelson|y[3][34]~643\) # (!\nelson|y[2][35]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~34_combout\,
	datab => \nelson|y[2][35]~regout\,
	datad => VCC,
	cin => \nelson|y[3][34]~643\,
	combout => \nelson|y[3][35]~644_combout\,
	cout => \nelson|y[3][35]~645\);

-- Location: LCFF_X41_Y16_N19
\nelson|y[3][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][37]~648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][37]~regout\);

-- Location: LCFF_X41_Y16_N15
\nelson|y[3][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][35]~644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][35]~regout\);

-- Location: LCFF_X41_Y16_N13
\nelson|y[3][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][34]~642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][34]~regout\);

-- Location: LCFF_X41_Y16_N9
\nelson|y[3][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[3][32]~638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[3][32]~regout\);

-- Location: LCCOMB_X40_Y16_N6
\nelson|y[4][31]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][31]~556_combout\ = (\nelson|y[3][31]~regout\ & ((\nelson|Mult0|auto_generated|op_1~26_combout\ & (\nelson|y[4][30]~555\ & VCC)) # (!\nelson|Mult0|auto_generated|op_1~26_combout\ & (!\nelson|y[4][30]~555\)))) # (!\nelson|y[3][31]~regout\ & 
-- ((\nelson|Mult0|auto_generated|op_1~26_combout\ & (!\nelson|y[4][30]~555\)) # (!\nelson|Mult0|auto_generated|op_1~26_combout\ & ((\nelson|y[4][30]~555\) # (GND)))))
-- \nelson|y[4][31]~557\ = CARRY((\nelson|y[3][31]~regout\ & (!\nelson|Mult0|auto_generated|op_1~26_combout\ & !\nelson|y[4][30]~555\)) # (!\nelson|y[3][31]~regout\ & ((!\nelson|y[4][30]~555\) # (!\nelson|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][31]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \nelson|y[4][30]~555\,
	combout => \nelson|y[4][31]~556_combout\,
	cout => \nelson|y[4][31]~557\);

-- Location: LCCOMB_X40_Y16_N12
\nelson|y[4][34]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][34]~562_combout\ = ((\nelson|Mult0|auto_generated|op_1~32_combout\ $ (\nelson|y[3][34]~regout\ $ (!\nelson|y[4][33]~561\)))) # (GND)
-- \nelson|y[4][34]~563\ = CARRY((\nelson|Mult0|auto_generated|op_1~32_combout\ & ((\nelson|y[3][34]~regout\) # (!\nelson|y[4][33]~561\))) # (!\nelson|Mult0|auto_generated|op_1~32_combout\ & (\nelson|y[3][34]~regout\ & !\nelson|y[4][33]~561\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|Mult0|auto_generated|op_1~32_combout\,
	datab => \nelson|y[3][34]~regout\,
	datad => VCC,
	cin => \nelson|y[4][33]~561\,
	combout => \nelson|y[4][34]~562_combout\,
	cout => \nelson|y[4][34]~563\);

-- Location: LCCOMB_X40_Y16_N16
\nelson|y[4][36]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[4][36]~566_combout\ = ((\nelson|y[3][36]~regout\ $ (\nelson|Mult0|auto_generated|op_1~36_combout\ $ (!\nelson|y[4][35]~565\)))) # (GND)
-- \nelson|y[4][36]~567\ = CARRY((\nelson|y[3][36]~regout\ & ((\nelson|Mult0|auto_generated|op_1~36_combout\) # (!\nelson|y[4][35]~565\))) # (!\nelson|y[3][36]~regout\ & (\nelson|Mult0|auto_generated|op_1~36_combout\ & !\nelson|y[4][35]~565\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[3][36]~regout\,
	datab => \nelson|Mult0|auto_generated|op_1~36_combout\,
	datad => VCC,
	cin => \nelson|y[4][35]~565\,
	combout => \nelson|y[4][36]~566_combout\,
	cout => \nelson|y[4][36]~567\);

-- Location: LCFF_X40_Y16_N19
\nelson|y[4][37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][37]~568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][37]~regout\);

-- Location: LCFF_X40_Y16_N17
\nelson|y[4][36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][36]~566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][36]~regout\);

-- Location: LCFF_X40_Y16_N13
\nelson|y[4][34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][34]~562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][34]~regout\);

-- Location: LCFF_X40_Y16_N7
\nelson|y[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[4][31]~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[4][31]~regout\);

-- Location: LCCOMB_X36_Y16_N14
\nelson|y[5][35]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][35]~484_combout\ = (\nelson|y[4][35]~regout\ & ((\nelson|Mult1|auto_generated|op_1~34_combout\ & (\nelson|y[5][34]~483\ & VCC)) # (!\nelson|Mult1|auto_generated|op_1~34_combout\ & (!\nelson|y[5][34]~483\)))) # (!\nelson|y[4][35]~regout\ & 
-- ((\nelson|Mult1|auto_generated|op_1~34_combout\ & (!\nelson|y[5][34]~483\)) # (!\nelson|Mult1|auto_generated|op_1~34_combout\ & ((\nelson|y[5][34]~483\) # (GND)))))
-- \nelson|y[5][35]~485\ = CARRY((\nelson|y[4][35]~regout\ & (!\nelson|Mult1|auto_generated|op_1~34_combout\ & !\nelson|y[5][34]~483\)) # (!\nelson|y[4][35]~regout\ & ((!\nelson|y[5][34]~483\) # (!\nelson|Mult1|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][35]~regout\,
	datab => \nelson|Mult1|auto_generated|op_1~34_combout\,
	datad => VCC,
	cin => \nelson|y[5][34]~483\,
	combout => \nelson|y[5][35]~484_combout\,
	cout => \nelson|y[5][35]~485\);

-- Location: LCCOMB_X36_Y16_N22
\nelson|y[5][39]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[5][39]~492_combout\ = \nelson|y[4][39]~regout\ $ (\nelson|y[5][38]~491\ $ (\nelson|Mult1|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nelson|y[4][39]~regout\,
	datad => \nelson|Mult1|auto_generated|op_1~40_combout\,
	cin => \nelson|y[5][38]~491\,
	combout => \nelson|y[5][39]~492_combout\);

-- Location: LCFF_X36_Y16_N23
\nelson|y[5][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][39]~492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][39]~regout\);

-- Location: LCCOMB_X38_Y11_N28
\nelson|Mult2|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|add9_result[14]~28_combout\ = !\nelson|Mult2|auto_generated|add9_result[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \nelson|Mult2|auto_generated|add9_result[13]~27\,
	combout => \nelson|Mult2|auto_generated|add9_result[14]~28_combout\);

-- Location: LCCOMB_X37_Y13_N18
\nelson|Mult2|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|Mult2|auto_generated|op_1~36_combout\ = \nelson|Mult2|auto_generated|add9_result[14]~28_combout\ $ (\nelson|Mult2|auto_generated|op_1~35\ $ (\nelson|Mult2|auto_generated|mac_out4~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|Mult2|auto_generated|add9_result[14]~28_combout\,
	datad => \nelson|Mult2|auto_generated|mac_out4~DATAOUT18\,
	cin => \nelson|Mult2|auto_generated|op_1~35\,
	combout => \nelson|Mult2|auto_generated|op_1~36_combout\);

-- Location: LCFF_X36_Y16_N15
\nelson|y[5][35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[5][35]~484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[5][35]~regout\);

-- Location: LCCOMB_X36_Y13_N20
\nelson|y[6][39]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[6][39]~412_combout\ = \nelson|y[5][39]~regout\ $ (\nelson|y[6][38]~411\ $ (!\nelson|Mult2|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[5][39]~regout\,
	datad => \nelson|Mult2|auto_generated|op_1~36_combout\,
	cin => \nelson|y[6][38]~411\,
	combout => \nelson|y[6][39]~412_combout\);

-- Location: LCFF_X36_Y13_N21
\nelson|y[6][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[6][39]~412_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[6][39]~regout\);

-- Location: LCCOMB_X33_Y13_N22
\nelson|y[7][39]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \nelson|y[7][39]~338_combout\ = \nelson|y[6][39]~regout\ $ (\nelson|y[7][38]~337\ $ (!\nelson|Mult3|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nelson|y[6][39]~regout\,
	datad => \nelson|Mult3|auto_generated|op_1~30_combout\,
	cin => \nelson|y[7][38]~337\,
	combout => \nelson|y[7][39]~338_combout\);

-- Location: LCFF_X33_Y13_N23
\nelson|y[7][39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \nelson|y[7][39]~338_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \nelson|y[7][39]~regout\);

-- Location: LCCOMB_X30_Y17_N0
\my_delay_left|DI~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|DI~0_combout\ = (\nelson|y[7][39]~regout\ & \SW~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][39]~regout\,
	datad => \SW~combout\(0),
	combout => \my_delay_left|DI~0_combout\);

-- Location: LCFF_X30_Y17_N1
\my_delay_left|DI[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|DI~0_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|DI\(31));

-- Location: M4K_X26_Y26
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode812w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y28
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode825w[2]~0_combout\,
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N24
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[31]~0_combout\ = (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))) # (!\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datad => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	combout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[31]~0_combout\);

-- Location: M4K_X26_Y27
\my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Memory_init.hex",
	init_file_layout => "port_a",
	logical_ram_name => "delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 12000,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 31,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 12000,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|decode2|w_anode833w\(2),
	portbrewe => VCC,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LCFF_X27_Y25_N25
\my_delay_left|ram_memory|DO2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|mux3|result_node[31]~0_combout\,
	sdata => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	sload => \my_delay_left|ram_memory|ram_memory|altsyncram_component|auto_generated|address_reg_b\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|ram_memory|DO2\(31));

-- Location: LCCOMB_X30_Y17_N12
\my_delay_left|y_temp[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y_temp[31]~feeder_combout\ = \nelson|y[7][39]~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nelson|y[7][39]~regout\,
	combout => \my_delay_left|y_temp[31]~feeder_combout\);

-- Location: LCFF_X30_Y17_N13
\my_delay_left|y_temp[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y_temp[31]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	ena => \SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y_temp\(31));

-- Location: LCCOMB_X31_Y17_N30
\my_delay_left|y[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[31]~94_combout\ = \my_delay_left|ram_memory|DO2\(31) $ (\my_delay_left|y[30]~93\ $ (\my_delay_left|y_temp\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \my_delay_left|ram_memory|DO2\(31),
	datad => \my_delay_left|y_temp\(31),
	cin => \my_delay_left|y[30]~93\,
	combout => \my_delay_left|y[31]~94_combout\);

-- Location: LCCOMB_X30_Y17_N16
\my_delay_left|y[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|y[31]~feeder_combout\ = \my_delay_left|y[31]~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \my_delay_left|y[31]~94_combout\,
	combout => \my_delay_left|y[31]~feeder_combout\);

-- Location: LCFF_X30_Y17_N17
\my_delay_left|y[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|y[31]~feeder_combout\,
	sdata => \nelson|y[7][39]~regout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	sload => \ALT_INV_SW~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|y\(31));

-- Location: LCCOMB_X25_Y19_N26
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(28),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout\);

-- Location: LCCOMB_X29_Y19_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ 
-- (VCC)
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X29_Y19_N28
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ((\Audio_Controller|audio_out_allowed~regout\ & (\Audio_Controller|audio_in_available~regout\ & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|audio_out_allowed~regout\,
	datab => \Audio_Controller|audio_in_available~regout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~regout\,
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: LCFF_X29_Y19_N3
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X29_Y19_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1) 
-- & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X29_Y19_N5
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X29_Y19_N6
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & 
-- VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y19_N7
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X29_Y19_N8
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3) 
-- & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X29_Y19_N9
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X29_Y19_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & 
-- VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X29_Y19_N11
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X29_Y19_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)) # (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5) 
-- & ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: LCFF_X29_Y19_N13
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X29_Y19_N14
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\ = \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6) $ 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\);

-- Location: LCFF_X29_Y19_N15
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|safe_q\(6));

-- Location: LCCOMB_X28_Y19_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (\KEY~combout\(0) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LCCOMB_X28_Y19_N4
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: LCFF_X28_Y19_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\);

-- Location: LCCOMB_X28_Y19_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: LCFF_X28_Y19_N31
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LCCOMB_X28_Y19_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\)) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0) $ (VCC)
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = 
-- CARRY(\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datad => VCC,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X28_Y19_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\ & 
-- \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\)) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~regout\,
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: LCFF_X29_Y19_N17
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0));

-- Location: LCCOMB_X30_Y19_N12
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: LCFF_X30_Y19_N13
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LCCOMB_X30_Y19_N2
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LCCOMB_X29_Y19_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: LCFF_X29_Y19_N19
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1));

-- Location: LCCOMB_X30_Y19_N28
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: LCFF_X30_Y19_N29
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LCCOMB_X30_Y19_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(1),
	datac => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LCCOMB_X29_Y19_N20
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y19_N21
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2));

-- Location: LCCOMB_X30_Y19_N10
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(2),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LCCOMB_X29_Y19_N22
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\)) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3) & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # (GND)))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = 
-- CARRY((!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: LCFF_X29_Y19_N23
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3));

-- Location: LCCOMB_X27_Y19_N30
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	datad => \KEY~combout\(0),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: LCFF_X27_Y19_N31
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LCCOMB_X27_Y19_N16
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(3),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LCCOMB_X29_Y19_N24
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\ = 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- (!\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ & VCC))
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = 
-- CARRY((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4) & 
-- !\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datad => VCC,
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	cout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: LCFF_X29_Y19_N25
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4));

-- Location: LCCOMB_X30_Y19_N0
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = (\KEY~combout\(0) & ((\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datac => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: LCFF_X30_Y19_N1
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LCCOMB_X30_Y19_N18
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(4),
	datac => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5),
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LCCOMB_X29_Y19_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\ = 
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ $ 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	cin => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\);

-- Location: LCFF_X29_Y19_N27
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit2a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~combout\,
	sdata => \~GND~combout\,
	sload => \ALT_INV_KEY~combout\(0),
	ena => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5));

-- Location: LCCOMB_X30_Y19_N26
\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5)))) # (!\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6),
	datab => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|safe_q\(5),
	datac => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LCCOMB_X27_Y19_N0
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\ = ((!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & (\Audio_Controller|Audio_Out_Serializer|always4~0_combout\ & 
-- !\Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|always4~0_combout\,
	datac => \KEY~combout\(0),
	datad => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\);

-- Location: LCCOMB_X27_Y16_N24
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\ = ((\Audio_Controller|Audio_Out_Serializer|always4~0_combout\) # ((!\Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\ & 
-- \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Bit_Clock_Edges|cur_test_clk~regout\,
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|always4~0_combout\,
	datad => \Audio_Controller|Bit_Clock_Edges|last_test_clk~regout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\);

-- Location: LCFF_X25_Y19_N27
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[29]~3_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(28),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29));

-- Location: LCCOMB_X25_Y19_N8
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(29),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\);

-- Location: LCFF_X25_Y19_N9
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~2_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(29),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30));

-- Location: LCCOMB_X25_Y19_N2
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30),
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(30),
	datad => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout\);

-- Location: LCFF_X25_Y19_N3
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[31]~1_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(30),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31));

-- Location: LCCOMB_X25_Y19_N0
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout\ = (\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31)))) # (!\Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Audio_Controller|Audio_Out_Serializer|read_right_channel~0_combout\,
	datab => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(31),
	datad => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31),
	combout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout\);

-- Location: LCFF_X25_Y19_N1
\Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[32]~0_combout\,
	sdata => \Audio_Controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(31),
	sclr => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~33_combout\,
	sload => \Audio_Controller|Audio_Out_Serializer|read_left_channel~combout\,
	ena => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg[30]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(32));

-- Location: LCCOMB_X24_Y19_N0
\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout\ = (\KEY~combout\(0) & \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY~combout\(0),
	datac => \Audio_Controller|Audio_Out_Serializer|data_out_shift_reg\(32),
	combout => \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout\);

-- Location: LCFF_X24_Y19_N1
\Audio_Controller|Audio_Out_Serializer|serial_audio_out_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~regout\);

-- Location: LCCOMB_X30_Y14_N8
\my_delay_left|debug[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|debug[1]~feeder_combout\ = \SW~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(0),
	combout => \my_delay_left|debug[1]~feeder_combout\);

-- Location: LCFF_X30_Y14_N9
\my_delay_left|debug[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|debug[1]~feeder_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|debug\(1));

-- Location: LCCOMB_X30_Y14_N6
\my_delay_left|debug[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|debug[0]~0_combout\ = !\SW~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW~combout\(0),
	combout => \my_delay_left|debug[0]~0_combout\);

-- Location: LCFF_X30_Y14_N7
\my_delay_left|debug[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|debug[0]~0_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|debug\(0));

-- Location: LCCOMB_X29_Y16_N8
\my_delay_left|indicator~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \my_delay_left|indicator~0_combout\ = \my_delay_left|indicator~regout\ $ (((\my_delay_left|Equal0~4_combout\ & (\Audio_Controller|audio_out_allowed~regout\ & \Audio_Controller|audio_in_available~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \my_delay_left|Equal0~4_combout\,
	datab => \Audio_Controller|audio_out_allowed~regout\,
	datac => \my_delay_left|indicator~regout\,
	datad => \Audio_Controller|audio_in_available~regout\,
	combout => \my_delay_left|indicator~0_combout\);

-- Location: LCFF_X29_Y16_N9
\my_delay_left|indicator\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \my_delay_left|indicator~0_combout\,
	aclr => \reset|ALT_INV_rst_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \my_delay_left|indicator~regout\);

-- Location: LCCOMB_X31_Y27_N0
\avc|u0|I2C_SCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|I2C_SCLK~0_combout\ = (\avc|u0|SD_COUNTER\(2)) # ((\avc|u0|SD_COUNTER\(0)) # ((\avc|u0|SD_COUNTER\(3)) # (\avc|u0|SD_COUNTER\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(0),
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|SD_COUNTER\(1),
	combout => \avc|u0|I2C_SCLK~0_combout\);

-- Location: LCCOMB_X31_Y27_N6
\avc|u0|I2C_SCLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|I2C_SCLK~1_combout\ = (\avc|u0|SD_COUNTER\(4) & (((!\avc|u0|SD_COUNTER\(3))) # (!\avc|u0|SD_COUNTER\(2)))) # (!\avc|u0|SD_COUNTER\(4) & (((\avc|u0|I2C_SCLK~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(2),
	datab => \avc|u0|SD_COUNTER\(4),
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|I2C_SCLK~0_combout\,
	combout => \avc|u0|I2C_SCLK~1_combout\);

-- Location: LCCOMB_X31_Y27_N28
\avc|u0|SCLK~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SCLK~0_combout\ = (\avc|u0|SD_COUNTER\(1)) # ((!\avc|u0|SD_COUNTER\(2) & ((\avc|u0|SD_COUNTER\(4)) # (\avc|u0|SD_COUNTER\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(1),
	datab => \avc|u0|SD_COUNTER\(4),
	datac => \avc|u0|SD_COUNTER\(3),
	datad => \avc|u0|SD_COUNTER\(2),
	combout => \avc|u0|SCLK~0_combout\);

-- Location: LCCOMB_X31_Y27_N2
\avc|u0|SCLK~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SCLK~1_combout\ = (\avc|u0|SCLK~0_combout\) # ((\avc|u0|SD_COUNTER\(2) & ((\avc|u0|Selector1~0_combout\) # (!\avc|u0|SD_COUNTER\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SD_COUNTER\(0),
	datab => \avc|u0|SCLK~0_combout\,
	datac => \avc|u0|Selector1~0_combout\,
	datad => \avc|u0|SD_COUNTER\(2),
	combout => \avc|u0|SCLK~1_combout\);

-- Location: LCCOMB_X31_Y27_N16
\avc|u0|SCLK~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|SCLK~3_combout\ = (\avc|u0|SD_COUNTER\(5) & ((\avc|u0|SCLK~2_combout\ & (!\avc|u0|SCLK~1_combout\)) # (!\avc|u0|SCLK~2_combout\ & (\avc|u0|SCLK~1_combout\ & \avc|u0|SCLK~regout\)))) # (!\avc|u0|SD_COUNTER\(5) & (((\avc|u0|SCLK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|SCLK~2_combout\,
	datab => \avc|u0|SCLK~1_combout\,
	datac => \avc|u0|SCLK~regout\,
	datad => \avc|u0|SD_COUNTER\(5),
	combout => \avc|u0|SCLK~3_combout\);

-- Location: LCFF_X31_Y27_N17
\avc|u0|SCLK\ : cycloneii_lcell_ff
PORT MAP (
	clk => \avc|mI2C_CTRL_CLK~clkctrl_outclk\,
	datain => \avc|u0|SCLK~3_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \avc|u0|SCLK~regout\);

-- Location: LCCOMB_X31_Y27_N10
\avc|u0|I2C_SCLK~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \avc|u0|I2C_SCLK~2_combout\ = ((\avc|u0|I2C_SCLK~1_combout\ & (\avc|u0|SD_COUNTER\(5) & !\avc|mI2C_CTRL_CLK~regout\))) # (!\avc|u0|SCLK~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \avc|u0|I2C_SCLK~1_combout\,
	datab => \avc|u0|SD_COUNTER\(5),
	datac => \avc|u0|SCLK~regout\,
	datad => \avc|mI2C_CTRL_CLK~regout\,
	combout => \avc|u0|I2C_SCLK~2_combout\);

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_27);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_XCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Audio_Controller|Audio_Clock|altpll_component|_clk0~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_XCK);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Audio_Controller|Audio_Out_Serializer|serial_audio_out_data~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_DACDAT);

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_delay_left|ALT_INV_debug\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_delay_left|ALT_INV_debug\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \my_delay_left|indicator~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \avc|u0|I2C_SCLK~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_I2C_SCLK);

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3));
END structure;


