HDL bits progress for basic verilog implementation
![image alt](https://github.com/user-attachments/assets/d53a654d-263d-4b30-8a38-4f9592cf6b4b)
VIVADO IMPLEMENTATION FOR BASIC LOGIC GATES 
![image alt](https://github.com/user-attachments/assets/992a3f8f-e862-4973-8a4c-29f7b276c66c)
schematic
![image alt](https://github.com/user-attachments/assets/03cc3a8e-10de-42f3-84c9-7e9cfe07f405)
Testbench code 
![image alt](https://github.com/user-attachments/assets/cd3f8702-27c0-4bb4-a20a-23c9423e70e4)
Final synthesis with power analysis
![image alt](https://github.com/user-attachments/assets/59b74ae1-ec21-473f-80b2-4a1432f899f8)
