#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26e09a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26e0b30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x26eb3a0 .functor NOT 1, L_0x2715580, C4<0>, C4<0>, C4<0>;
L_0x27152e0 .functor XOR 1, L_0x27151a0, L_0x2715240, C4<0>, C4<0>;
L_0x2715470 .functor XOR 1, L_0x27152e0, L_0x27153a0, C4<0>, C4<0>;
v0x2711ab0_0 .net *"_ivl_10", 0 0, L_0x27153a0;  1 drivers
v0x2711bb0_0 .net *"_ivl_12", 0 0, L_0x2715470;  1 drivers
v0x2711c90_0 .net *"_ivl_2", 0 0, L_0x27147b0;  1 drivers
v0x2711d50_0 .net *"_ivl_4", 0 0, L_0x27151a0;  1 drivers
v0x2711e30_0 .net *"_ivl_6", 0 0, L_0x2715240;  1 drivers
v0x2711f60_0 .net *"_ivl_8", 0 0, L_0x27152e0;  1 drivers
v0x2712040_0 .net "a", 0 0, v0x270ecb0_0;  1 drivers
v0x27120e0_0 .net "b", 0 0, v0x270ed50_0;  1 drivers
v0x2712180_0 .net "c", 0 0, v0x270edf0_0;  1 drivers
v0x2712220_0 .var "clk", 0 0;
v0x27122c0_0 .net "d", 0 0, v0x270ef30_0;  1 drivers
v0x2712360_0 .net "q_dut", 0 0, L_0x2715040;  1 drivers
v0x2712400_0 .net "q_ref", 0 0, L_0x2712aa0;  1 drivers
v0x27124a0_0 .var/2u "stats1", 159 0;
v0x2712540_0 .var/2u "strobe", 0 0;
v0x27125e0_0 .net "tb_match", 0 0, L_0x2715580;  1 drivers
v0x27126a0_0 .net "tb_mismatch", 0 0, L_0x26eb3a0;  1 drivers
v0x2712760_0 .net "wavedrom_enable", 0 0, v0x270f020_0;  1 drivers
v0x2712800_0 .net "wavedrom_title", 511 0, v0x270f0c0_0;  1 drivers
L_0x27147b0 .concat [ 1 0 0 0], L_0x2712aa0;
L_0x27151a0 .concat [ 1 0 0 0], L_0x2712aa0;
L_0x2715240 .concat [ 1 0 0 0], L_0x2715040;
L_0x27153a0 .concat [ 1 0 0 0], L_0x2712aa0;
L_0x2715580 .cmp/eeq 1, L_0x27147b0, L_0x2715470;
S_0x26e0cc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26e0b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26ccea0 .functor NOT 1, v0x270ecb0_0, C4<0>, C4<0>, C4<0>;
L_0x26e1420 .functor XOR 1, L_0x26ccea0, v0x270ed50_0, C4<0>, C4<0>;
L_0x26eb410 .functor XOR 1, L_0x26e1420, v0x270edf0_0, C4<0>, C4<0>;
L_0x2712aa0 .functor XOR 1, L_0x26eb410, v0x270ef30_0, C4<0>, C4<0>;
v0x26eb610_0 .net *"_ivl_0", 0 0, L_0x26ccea0;  1 drivers
v0x26eb6b0_0 .net *"_ivl_2", 0 0, L_0x26e1420;  1 drivers
v0x26ccff0_0 .net *"_ivl_4", 0 0, L_0x26eb410;  1 drivers
v0x26cd090_0 .net "a", 0 0, v0x270ecb0_0;  alias, 1 drivers
v0x270e070_0 .net "b", 0 0, v0x270ed50_0;  alias, 1 drivers
v0x270e180_0 .net "c", 0 0, v0x270edf0_0;  alias, 1 drivers
v0x270e240_0 .net "d", 0 0, v0x270ef30_0;  alias, 1 drivers
v0x270e300_0 .net "q", 0 0, L_0x2712aa0;  alias, 1 drivers
S_0x270e460 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26e0b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x270ecb0_0 .var "a", 0 0;
v0x270ed50_0 .var "b", 0 0;
v0x270edf0_0 .var "c", 0 0;
v0x270ee90_0 .net "clk", 0 0, v0x2712220_0;  1 drivers
v0x270ef30_0 .var "d", 0 0;
v0x270f020_0 .var "wavedrom_enable", 0 0;
v0x270f0c0_0 .var "wavedrom_title", 511 0;
E_0x26db870/0 .event negedge, v0x270ee90_0;
E_0x26db870/1 .event posedge, v0x270ee90_0;
E_0x26db870 .event/or E_0x26db870/0, E_0x26db870/1;
E_0x26dbac0 .event posedge, v0x270ee90_0;
E_0x26c59f0 .event negedge, v0x270ee90_0;
S_0x270e7b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x270e460;
 .timescale -12 -12;
v0x270e9b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x270eab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x270e460;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x270f220 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26e0b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2712d10 .functor AND 1, L_0x2712bd0, L_0x2712c70, C4<1>, C4<1>;
L_0x2712e70 .functor AND 1, L_0x2712d10, L_0x2712dd0, C4<1>, C4<1>;
L_0x27130f0 .functor AND 1, L_0x2712f80, L_0x2713050, C4<1>, C4<1>;
L_0x2713230 .functor AND 1, L_0x27130f0, v0x270ef30_0, C4<1>, C4<1>;
L_0x2713320 .functor OR 1, L_0x2712e70, L_0x2713230, C4<0>, C4<0>;
L_0x2713510 .functor AND 1, L_0x2713430, v0x270ed50_0, C4<1>, C4<1>;
L_0x27136b0 .functor AND 1, L_0x2713510, L_0x2713610, C4<1>, C4<1>;
L_0x27137c0 .functor OR 1, L_0x2713320, L_0x27136b0, C4<0>, C4<0>;
L_0x2713b20 .functor AND 1, L_0x2713920, v0x270ed50_0, C4<1>, C4<1>;
L_0x2713cf0 .functor AND 1, L_0x2713b20, v0x270ef30_0, C4<1>, C4<1>;
L_0x2713e10 .functor OR 1, L_0x27137c0, L_0x2713cf0, C4<0>, C4<0>;
L_0x2713f70 .functor AND 1, v0x270ecb0_0, L_0x2713ed0, C4<1>, C4<1>;
L_0x27141a0 .functor AND 1, L_0x2713f70, L_0x27140a0, C4<1>, C4<1>;
L_0x2714260 .functor OR 1, L_0x2713e10, L_0x27141a0, C4<0>, C4<0>;
L_0x2714030 .functor AND 1, v0x270ecb0_0, L_0x27143f0, C4<1>, C4<1>;
L_0x27144e0 .functor AND 1, L_0x2714030, v0x270ef30_0, C4<1>, C4<1>;
L_0x2714630 .functor OR 1, L_0x2714260, L_0x27144e0, C4<0>, C4<0>;
L_0x2714740 .functor AND 1, v0x270ecb0_0, v0x270ed50_0, C4<1>, C4<1>;
L_0x2714a70 .functor AND 1, L_0x2714740, L_0x2714850, C4<1>, C4<1>;
L_0x2714b80 .functor OR 1, L_0x2714630, L_0x2714a70, C4<0>, C4<0>;
L_0x2714d40 .functor AND 1, v0x270ecb0_0, v0x270ed50_0, C4<1>, C4<1>;
L_0x2714db0 .functor AND 1, L_0x2714d40, v0x270ef30_0, C4<1>, C4<1>;
L_0x2715040 .functor OR 1, L_0x2714b80, L_0x2714db0, C4<0>, C4<0>;
v0x270f510_0 .net *"_ivl_1", 0 0, L_0x2712bd0;  1 drivers
v0x270f5d0_0 .net *"_ivl_11", 0 0, L_0x2712f80;  1 drivers
v0x270f690_0 .net *"_ivl_13", 0 0, L_0x2713050;  1 drivers
v0x270f760_0 .net *"_ivl_14", 0 0, L_0x27130f0;  1 drivers
v0x270f840_0 .net *"_ivl_16", 0 0, L_0x2713230;  1 drivers
v0x270f970_0 .net *"_ivl_18", 0 0, L_0x2713320;  1 drivers
v0x270fa50_0 .net *"_ivl_21", 0 0, L_0x2713430;  1 drivers
v0x270fb10_0 .net *"_ivl_22", 0 0, L_0x2713510;  1 drivers
v0x270fbf0_0 .net *"_ivl_25", 0 0, L_0x2713610;  1 drivers
v0x270fcb0_0 .net *"_ivl_26", 0 0, L_0x27136b0;  1 drivers
v0x270fd90_0 .net *"_ivl_28", 0 0, L_0x27137c0;  1 drivers
v0x270fe70_0 .net *"_ivl_3", 0 0, L_0x2712c70;  1 drivers
v0x270ff30_0 .net *"_ivl_31", 0 0, L_0x2713920;  1 drivers
v0x270fff0_0 .net *"_ivl_32", 0 0, L_0x2713b20;  1 drivers
v0x27100d0_0 .net *"_ivl_34", 0 0, L_0x2713cf0;  1 drivers
v0x27101b0_0 .net *"_ivl_36", 0 0, L_0x2713e10;  1 drivers
v0x2710290_0 .net *"_ivl_39", 0 0, L_0x2713ed0;  1 drivers
v0x2710350_0 .net *"_ivl_4", 0 0, L_0x2712d10;  1 drivers
v0x2710430_0 .net *"_ivl_40", 0 0, L_0x2713f70;  1 drivers
v0x2710510_0 .net *"_ivl_43", 0 0, L_0x27140a0;  1 drivers
v0x27105d0_0 .net *"_ivl_44", 0 0, L_0x27141a0;  1 drivers
v0x27106b0_0 .net *"_ivl_46", 0 0, L_0x2714260;  1 drivers
v0x2710790_0 .net *"_ivl_49", 0 0, L_0x27143f0;  1 drivers
v0x2710850_0 .net *"_ivl_50", 0 0, L_0x2714030;  1 drivers
v0x2710930_0 .net *"_ivl_52", 0 0, L_0x27144e0;  1 drivers
v0x2710a10_0 .net *"_ivl_54", 0 0, L_0x2714630;  1 drivers
v0x2710af0_0 .net *"_ivl_56", 0 0, L_0x2714740;  1 drivers
v0x2710bd0_0 .net *"_ivl_59", 0 0, L_0x2714850;  1 drivers
v0x2710c90_0 .net *"_ivl_60", 0 0, L_0x2714a70;  1 drivers
v0x2710d70_0 .net *"_ivl_62", 0 0, L_0x2714b80;  1 drivers
v0x2710e50_0 .net *"_ivl_64", 0 0, L_0x2714d40;  1 drivers
v0x2710f30_0 .net *"_ivl_66", 0 0, L_0x2714db0;  1 drivers
v0x2711010_0 .net *"_ivl_7", 0 0, L_0x2712dd0;  1 drivers
v0x27112e0_0 .net *"_ivl_8", 0 0, L_0x2712e70;  1 drivers
v0x27113c0_0 .net "a", 0 0, v0x270ecb0_0;  alias, 1 drivers
v0x2711460_0 .net "b", 0 0, v0x270ed50_0;  alias, 1 drivers
v0x2711550_0 .net "c", 0 0, v0x270edf0_0;  alias, 1 drivers
v0x2711640_0 .net "d", 0 0, v0x270ef30_0;  alias, 1 drivers
v0x2711730_0 .net "q", 0 0, L_0x2715040;  alias, 1 drivers
L_0x2712bd0 .reduce/nor v0x270ecb0_0;
L_0x2712c70 .reduce/nor v0x270ed50_0;
L_0x2712dd0 .reduce/nor v0x270edf0_0;
L_0x2712f80 .reduce/nor v0x270ecb0_0;
L_0x2713050 .reduce/nor v0x270ed50_0;
L_0x2713430 .reduce/nor v0x270ecb0_0;
L_0x2713610 .reduce/nor v0x270edf0_0;
L_0x2713920 .reduce/nor v0x270ecb0_0;
L_0x2713ed0 .reduce/nor v0x270ed50_0;
L_0x27140a0 .reduce/nor v0x270edf0_0;
L_0x27143f0 .reduce/nor v0x270ed50_0;
L_0x2714850 .reduce/nor v0x270edf0_0;
S_0x2711890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26e0b30;
 .timescale -12 -12;
E_0x26db610 .event anyedge, v0x2712540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2712540_0;
    %nor/r;
    %assign/vec4 v0x2712540_0, 0;
    %wait E_0x26db610;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x270e460;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x270ef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270edf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270ed50_0, 0;
    %assign/vec4 v0x270ecb0_0, 0;
    %wait E_0x26c59f0;
    %wait E_0x26dbac0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x270ef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270edf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270ed50_0, 0;
    %assign/vec4 v0x270ecb0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26db870;
    %load/vec4 v0x270ecb0_0;
    %load/vec4 v0x270ed50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x270edf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x270ef30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x270ef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270edf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270ed50_0, 0;
    %assign/vec4 v0x270ecb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x270eab0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26db870;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x270ef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270edf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x270ed50_0, 0;
    %assign/vec4 v0x270ecb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26e0b30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2712220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2712540_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26e0b30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2712220_0;
    %inv;
    %store/vec4 v0x2712220_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26e0b30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x270ee90_0, v0x27126a0_0, v0x2712040_0, v0x27120e0_0, v0x2712180_0, v0x27122c0_0, v0x2712400_0, v0x2712360_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26e0b30;
T_7 ;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26e0b30;
T_8 ;
    %wait E_0x26db870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27124a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27124a0_0, 4, 32;
    %load/vec4 v0x27125e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27124a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27124a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27124a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2712400_0;
    %load/vec4 v0x2712400_0;
    %load/vec4 v0x2712360_0;
    %xor;
    %load/vec4 v0x2712400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27124a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27124a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27124a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit2/iter3/response2/top_module.sv";
