
*** Running vivado
    with args -log test_synth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_synth.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source test_synth.tcl -notrace
Command: synth_design -top test_synth -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10459
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2102.688 ; gain = 0.000 ; free physical = 791 ; free virtual = 6690
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_synth' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:49]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:112]
	Parameter period_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'clk_div_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:34' bound to instance 'clk_div' of component 'clk_div_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:163]
INFO: [Synth 8-638] synthesizing module 'clk_div_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:51]
	Parameter period_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div_generic' (1#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd:51]
INFO: [Synth 8-3491] module 'encoder' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:34' bound to instance 'encode' of component 'encoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:175]
INFO: [Synth 8-638] synthesizing module 'encoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'encoder' (2#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/encoder.vhdl:40]
	Parameter length bound to: 8 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:34' bound to instance 'filter' of component 'shift_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:182]
INFO: [Synth 8-638] synthesizing module 'shift_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:55]
	Parameter length bound to: 8 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'in_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:90]
INFO: [Synth 8-638] synthesizing module 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:61]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
	Parameter reg_len bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'reg0' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:100]
INFO: [Synth 8-638] synthesizing module 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'reg1' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:113]
INFO: [Synth 8-638] synthesizing module 'reg_generic__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic__parameterized1' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'reg_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:37' bound to instance 'reg2' of component 'reg_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:126]
INFO: [Synth 8-638] synthesizing module 'reg_generic__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter reg_len bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_generic__parameterized3' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/register.vhdl:52]
	Parameter in_len bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/mult_generic.vhd:39' bound to instance 'mult1' of component 'mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/mult_generic.vhd:50]
	Parameter in_len bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mult_generic' (4#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/mult_generic.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'reg_mult_generic' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:61]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'middle_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:105]
	Parameter width bound to: 4 - type: integer 
	Parameter padding bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_mult_generic' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/reg_mult_generic.vhd:34' bound to instance 'out_reg' of component 'reg_mult_generic' [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'shift_mult_generic' (6#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/shift_mult_generic.vhd:55]
INFO: [Synth 8-3491] module 'decoder' declared at '/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:34' bound to instance 'decode' of component 'decoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:199]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:40]
INFO: [Synth 8-226] default block is never used [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:48]
INFO: [Synth 8-256] done synthesizing module 'decoder' (7#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/decoder.vhdl:40]
INFO: [Synth 8-256] done synthesizing module 'test_synth' (8#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.688 ; gain = 0.000 ; free physical = 786 ; free virtual = 6756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.688 ; gain = 0.000 ; free physical = 780 ; free virtual = 6750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.688 ; gain = 0.000 ; free physical = 780 ; free virtual = 6750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2102.688 ; gain = 0.000 ; free physical = 773 ; free virtual = 6744
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwrw/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_synth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_synth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 680 ; free virtual = 6667
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 680 ; free virtual = 6667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 745 ; free virtual = 6734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 745 ; free virtual = 6733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 745 ; free virtual = 6733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 733 ; free virtual = 6722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 718 ; free virtual = 6712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 596 ; free virtual = 6597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 595 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 595 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    18|
|3     |LUT1        |     7|
|4     |LUT2        |    40|
|5     |LUT3        |     1|
|6     |LUT4        |    19|
|7     |LUT5        |     2|
|8     |LUT6        |    10|
|9     |MMCME2_BASE |     1|
|10    |FDRE        |    90|
|11    |IBUF        |    16|
|12    |OBUF        |    16|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.523 ; gain = 41.836 ; free physical = 594 ; free virtual = 6595
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 645 ; free virtual = 6646
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2144.531 ; gain = 41.836 ; free physical = 645 ; free virtual = 6646
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.531 ; gain = 0.000 ; free physical = 639 ; free virtual = 6640
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.531 ; gain = 0.000 ; free physical = 660 ; free virtual = 6662
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2144.531 ; gain = 41.930 ; free physical = 799 ; free virtual = 6801
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/synth_1/test_synth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_synth_utilization_synth.rpt -pb test_synth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 14 10:16:29 2020...
