

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Feb 23 14:49:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir1
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+
    |        5|     1005|  25.000 ns|  5.025 us|    4|  1004|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+-----------+----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- sample_loop  |        3|     1003|         5|          1|          1|  0 ~ 1000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     444|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|    2889|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     126|    -|
|Register         |        -|     -|     761|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     761|    3555|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |mul_17s_12ns_29_1_1_U14  |mul_17s_12ns_29_1_1  |        0|   0|  0|  321|    0|
    |mul_17s_13ns_30_1_1_U18  |mul_17s_13ns_30_1_1  |        0|   0|  0|  321|    0|
    |mul_17s_13s_30_1_1_U19   |mul_17s_13s_30_1_1   |        0|   0|  0|  321|    0|
    |mul_17s_14ns_31_1_1_U17  |mul_17s_14ns_31_1_1  |        0|   0|  0|  321|    0|
    |mul_17s_14s_31_1_1_U13   |mul_17s_14s_31_1_1   |        0|   0|  0|  321|    0|
    |mul_17s_15ns_32_1_1_U12  |mul_17s_15ns_32_1_1  |        0|   0|  0|  321|    0|
    |mul_17s_15ns_32_1_1_U15  |mul_17s_15ns_32_1_1  |        0|   0|  0|  321|    0|
    |mul_17s_15s_32_1_1_U11   |mul_17s_15s_32_1_1   |        0|   0|  0|  321|    0|
    |mul_17s_15s_32_1_1_U16   |mul_17s_15s_32_1_1   |        0|   0|  0|  321|    0|
    +-------------------------+---------------------+---------+----+---+-----+-----+
    |Total                    |                     |        0|   0|  0| 2889|    0|
    +-------------------------+---------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_235_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln29_1_fu_361_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_2_fu_388_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_3_fu_425_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_4_fu_489_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_5_fu_516_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_6_fu_554_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_7_fu_614_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_8_fu_641_p2       |         +|   0|  0|  40|          33|          33|
    |add_ln29_fu_285_p2         |         +|   0|  0|  39|          32|          32|
    |ap_condition_105           |       and|   0|  0|   2|           1|           1|
    |ap_condition_165           |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_229_p2        |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 444|         363|         334|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_return                |   9|          2|   32|         64|
    |ap_sig_allocacmp_n_1     |   9|          2|   31|         62|
    |n_fu_100                 |   9|          2|   31|         62|
    |reg_1_fu_124             |   9|          2|   17|         34|
    |reg_2_fu_108             |   9|          2|   17|         34|
    |reg_3_fu_128             |   9|          2|   17|         34|
    |reg_4_fu_112             |   9|          2|   17|         34|
    |reg_5_fu_132             |   9|          2|   17|         34|
    |reg_6_fu_116             |   9|          2|   17|         34|
    |reg_7_fu_136             |   9|          2|   17|         34|
    |reg_8_fu_120             |   9|          2|   17|         34|
    |reg_fu_104               |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  249|        498|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_return_preg                                    |  32|   0|   32|          0|
    |icmp_ln12_reg_732                                 |   1|   0|    1|          0|
    |mul_ln29_1_reg_757                                |  32|   0|   32|          0|
    |mul_ln29_2_reg_762                                |  31|   0|   31|          0|
    |mul_ln29_4_reg_777                                |  32|   0|   32|          0|
    |mul_ln29_5_reg_782                                |  32|   0|   32|          0|
    |mul_ln29_7_reg_792                                |  30|   0|   30|          0|
    |mul_ln29_8_reg_797                                |  30|   0|   30|          0|
    |n_fu_100                                          |  31|   0|   31|          0|
    |p_read_3_reg_728                                  |  32|   0|   32|          0|
    |reg_11_reg_746                                    |  17|   0|   17|          0|
    |reg_12_reg_767                                    |  17|   0|   17|          0|
    |reg_1_fu_124                                      |  17|   0|   17|          0|
    |reg_2_fu_108                                      |  17|   0|   17|          0|
    |reg_3_fu_128                                      |  17|   0|   17|          0|
    |reg_4_fu_112                                      |  17|   0|   17|          0|
    |reg_5_fu_132                                      |  17|   0|   17|          0|
    |reg_6_fu_116                                      |  17|   0|   17|          0|
    |reg_7_fu_136                                      |  17|   0|   17|          0|
    |reg_8_fu_120                                      |  17|   0|   17|          0|
    |reg_fu_104                                        |  17|   0|   17|          0|
    |tmp_1_reg_787                                     |  19|   0|   19|          0|
    |tmp_8_reg_772                                     |  19|   0|   19|          0|
    |trunc_ln_reg_752                                  |  18|   0|   18|          0|
    |zext_ln12_reg_736                                 |  31|   0|   64|         33|
    |icmp_ln12_reg_732                                 |  64|  32|    1|          0|
    |p_read_3_reg_728                                  |  64|  32|   32|          0|
    |zext_ln12_reg_736                                 |  64|  32|   64|         33|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 761|  96|  699|         66|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|           fir|  return value|
|in_r_address0   |  out|   10|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   17|   ap_memory|          in_r|         array|
|out_r_address0  |  out|   10|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   19|   ap_memory|         out_r|         array|
|p_read          |   in|   32|     ap_none|        p_read|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

