{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:17:16 2022 " "Info: Processing started: Sun May 29 21:17:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_design.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file final_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_design " "Info: Found entity 1: final_design" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/reg8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/reg8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/alu_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/alu_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bus " "Info: Found entity 1: alu_bus" {  } { { "BUSed/alu_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/alu_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/reg8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/reg8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_bus " "Info: Found entity 1: reg8_bus" {  } { { "BUSed/reg8_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/uPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/uPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Info: Found entity 1: uPC" {  } { { "333/uPC.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/my_start.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/my_start.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_start " "Info: Found entity 1: my_start" {  } { { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8 " "Info: Found entity 1: 3-8" {  } { { "333/3-8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/2-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/2-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "333/2-4.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/counter_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/counter_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus " "Info: Found entity 1: counter_bus" {  } { { "BUSed/counter_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/counter_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_1_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_1_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate " "Info: Found entity 1: 3_state_1_gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_1_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_1_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate_bus " "Info: Found entity 1: 3_state_1_gate_bus" {  } { { "BUSed/3_state_1_gate_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/3_state_1_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_2_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_2_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate " "Info: Found entity 1: 3_state_2_gate" {  } { { "333/3_state_2_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_2_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_2_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_2_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate_bus " "Info: Found entity 1: 3_state_2_gate_bus" {  } { { "BUSed/3_state_2_gate_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/3_state_2_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/selector2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/selector2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2 " "Info: Found entity 1: selector2" {  } { { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector2_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector2_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2_bus " "Info: Found entity 1: selector2_bus" {  } { { "BUSed/selector2_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/selector2_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector4_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector4_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector4_bus " "Info: Found entity 1: selector4_bus" {  } { { "BUSed/selector4_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/selector4_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector_halfa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector_halfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector_halfa " "Info: Found entity 1: selector_halfa" {  } { { "BUSed/selector_halfa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/selector_halfa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3-8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3-8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8_bus " "Info: Found entity 1: 3-8_bus" {  } { { "BUSed/3-8_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/3-8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/reg_group_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/reg_group_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group_bus " "Info: Found entity 1: reg_group_bus" {  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/mdr_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/mdr_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_bus " "Info: Found entity 1: mdr_bus" {  } { { "BUSed/mdr_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/mdr_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/reg8_EN_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/reg8_EN_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_EN_bus " "Info: Found entity 1: reg8_EN_bus" {  } { { "BUSed/reg8_EN_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg8_EN_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/alu_sta_bused.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/alu_sta_bused.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sta_bused " "Info: Found entity 1: alu_sta_bused" {  } { { "BUSed/alu_sta_bused.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/alu_sta_bused.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/zero2_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/zero2_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero2_bus " "Info: Found entity 1: zero2_bus" {  } { { "BUSed/zero2_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/zero2_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_design " "Info: Elaborating entity \"final_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "2-4 selB " "Warning: Block or symbol \"2-4\" of instance \"selB\" overlaps another block or symbol" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1176 64 160 -1048 "selB" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst57 " "Warning: Block or symbol \"GND\" of instance \"inst57\" overlaps another block or symbol" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -912 488 520 -880 "inst57" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_bus counter_bus:uPC " "Info: Elaborating entity \"counter_bus\" for hierarchy \"counter_bus:uPC\"" {  } { { "final_design.bdf" "uPC" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -672 608 736 -544 "uPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC counter_bus:uPC\|uPC:inst " "Info: Elaborating entity \"uPC\" for hierarchy \"counter_bus:uPC\|uPC:inst\"" {  } { { "BUSed/counter_bus.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/counter_bus.bdf" { { 384 808 920 608 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "333/uPC.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "inst1" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8 3-8:inst78 " "Info: Elaborating entity \"3-8\" for hierarchy \"3-8:inst78\"" {  } { { "final_design.bdf" "inst78" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -808 64 160 -616 "inst78" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 3-8:inst78\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"3-8:inst78\|74138:inst\"" {  } { { "333/3-8.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "3-8:inst78\|74138:inst " "Info: Elaborated megafunction instantiation \"3-8:inst78\|74138:inst\"" {  } { { "333/3-8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_start my_start:inst " "Info: Elaborating entity \"my_start\" for hierarchy \"my_start:inst\"" {  } { { "final_design.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1664 184 304 -1536 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_halfa selector_halfa:inst46 " "Info: Elaborating entity \"selector_halfa\" for hierarchy \"selector_halfa:inst46\"" {  } { { "final_design.bdf" "inst46" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -672 432 560 -544 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2 selector_halfa:inst46\|selector2:inst " "Info: Elaborating entity \"selector2\" for hierarchy \"selector_halfa:inst46\|selector2:inst\"" {  } { { "BUSed/selector_halfa.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/selector_halfa.bdf" { { 472 1112 1208 824 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_bus reg8_bus:I_R " "Info: Elaborating entity \"reg8_bus\" for hierarchy \"reg8_bus:I_R\"" {  } { { "final_design.bdf" "I_R" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -800 336 464 -704 "I_R" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8_bus:I_R\|reg8:inst1 " "Info: Elaborating entity \"reg8\" for hierarchy \"reg8_bus:I_R\|reg8:inst1\"" {  } { { "BUSed/reg8_bus.bdf" "inst1" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg8_bus.bdf" { { 96 352 448 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8_bus 3-8_bus:inst72 " "Info: Elaborating entity \"3-8_bus\" for hierarchy \"3-8_bus:inst72\"" {  } { { "final_design.bdf" "inst72" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -920 64 160 -824 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sta_bused alu_sta_bused:inst6 " "Info: Elaborating entity \"alu_sta_bused\" for hierarchy \"alu_sta_bused:inst6\"" {  } { { "final_design.bdf" "inst6" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1472 744 872 -1304 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_bus alu_sta_bused:inst6\|alu_bus:inst " "Info: Elaborating entity \"alu_bus\" for hierarchy \"alu_sta_bused:inst6\|alu_bus:inst\"" {  } { { "BUSed/alu_sta_bused.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/alu_sta_bused.bdf" { { 208 448 608 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu_sta_bused:inst6\|alu_bus:inst\|alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\"" {  } { { "BUSed/alu_bus.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/alu_bus.bdf" { { 304 736 872 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "inst2" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_EN_bus reg8_EN_bus:PC " "Info: Elaborating entity \"reg8_EN_bus\" for hierarchy \"reg8_EN_bus:PC\"" {  } { { "final_design.bdf" "PC" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1152 336 464 -1024 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate_bus reg8_EN_bus:PC\|3_state_1_gate_bus:inst1 " "Info: Elaborating entity \"3_state_1_gate_bus\" for hierarchy \"reg8_EN_bus:PC\|3_state_1_gate_bus:inst1\"" {  } { { "BUSed/reg8_EN_bus.bdf" "inst1" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg8_EN_bus.bdf" { { 176 728 856 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate reg8_EN_bus:PC\|3_state_1_gate_bus:inst1\|3_state_1_gate:inst " "Info: Elaborating entity \"3_state_1_gate\" for hierarchy \"reg8_EN_bus:PC\|3_state_1_gate_bus:inst1\|3_state_1_gate:inst\"" {  } { { "BUSed/3_state_1_gate_bus.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/3_state_1_gate_bus.bdf" { { 328 776 872 520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 2-4:selA " "Info: Elaborating entity \"2-4\" for hierarchy \"2-4:selA\"" {  } { { "final_design.bdf" "selA" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1048 64 160 -920 "selA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero2_bus zero2_bus:ZERO " "Info: Elaborating entity \"zero2_bus\" for hierarchy \"zero2_bus:ZERO\"" {  } { { "final_design.bdf" "ZERO" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1088 664 784 -992 "ZERO" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group_bus reg_group_bus:inst21 " "Info: Elaborating entity \"reg_group_bus\" for hierarchy \"reg_group_bus:inst21\"" {  } { { "final_design.bdf" "inst21" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1016 336 496 -856 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector4_bus reg_group_bus:inst21\|selector4_bus:inst3 " "Info: Elaborating entity \"selector4_bus\" for hierarchy \"reg_group_bus:inst21\|selector4_bus:inst3\"" {  } { { "BUSed/reg_group_bus.bdf" "inst3" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 88 736 864 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2_bus reg_group_bus:inst21\|selector4_bus:inst3\|selector2_bus:inst2 " "Info: Elaborating entity \"selector2_bus\" for hierarchy \"reg_group_bus:inst21\|selector4_bus:inst3\|selector2_bus:inst2\"" {  } { { "BUSed/selector4_bus.bdf" "inst2" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/selector4_bus.bdf" { { 256 1304 1432 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_bus mdr_bus:MDR " "Info: Elaborating entity \"mdr_bus\" for hierarchy \"mdr_bus:MDR\"" {  } { { "final_design.bdf" "MDR" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1320 336 496 -1160 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate_bus mdr_bus:MDR\|3_state_2_gate_bus:inst29 " "Info: Elaborating entity \"3_state_2_gate_bus\" for hierarchy \"mdr_bus:MDR\|3_state_2_gate_bus:inst29\"" {  } { { "BUSed/mdr_bus.bdf" "inst29" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/mdr_bus.bdf" { { 272 424 576 368 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate mdr_bus:MDR\|3_state_2_gate_bus:inst29\|3_state_2_gate:inst " "Info: Elaborating entity \"3_state_2_gate\" for hierarchy \"mdr_bus:MDR\|3_state_2_gate_bus:inst29\|3_state_2_gate:inst\"" {  } { { "BUSed/3_state_2_gate_bus.bdf" "inst" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/3_state_2_gate_bus.bdf" { { 376 704 840 696 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "38 " "Info: Ignored 38 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst6\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst6\" into a selector" {  } { { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 424 640 704 472 "inst6" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|19\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|14\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|9\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|24\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|24\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 192 408 472 232 "24" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|19\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|14\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|9\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst6\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst6\" into a selector" {  } { { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 424 640 704 472 "inst6" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|19\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|14\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|9\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|24\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|24\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 192 408 472 232 "24" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|19\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|14\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|9\" " "Warning: Converted tri-state node feeding \"alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst10 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst10\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst6\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 120 600 648 152 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst11 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst11\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 288 600 648 320 "inst11" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst12 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst12\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst3\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 456 600 648 488 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst13 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst13\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst4\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 608 600 648 640 "inst13" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst14 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst14\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst5\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 760 600 648 792 "inst14" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst15 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst15\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst7\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 936 600 648 968 "inst15" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst16 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst8 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst16\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst8\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 1080 600 648 1112 "inst16" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst17 mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst9 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"mdr_bus:MDR\|3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst17\" to the node \"mdr_bus:MDR\|reg8_bus:MDR\|reg8:inst1\|inst9\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/3_state_1_gate.bdf" { { 1240 600 648 1272 "inst17" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "uRD GND " "Warning (13410): Pin \"uRD\" is stuck at GND" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1616 360 536 -1600 "uRD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Info: Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:17:18 2022 " "Info: Processing ended: Sun May 29 21:17:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:17:19 2022 " "Info: Processing started: Sun May 29 21:17:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_design EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"final_design\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 58 " "Warning: No exact pin location assignment(s) for 1 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_carry " "Info: Pin C_carry not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { C_carry } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1472 920 936 -1296 "C_carry" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_carry } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1128 224 288 -1080 "inst12" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1464 224 288 -1416 "inst13" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1296 224 288 -1248 "inst14" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_start:inst\|inst3  " "Info: Automatically promoted node my_start:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1464 224 288 -1416 "inst13" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst10 " "Info: Destination node inst10" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst26 " "Info: Destination node inst26" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1128 224 288 -1080 "inst12" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst1~19 " "Info: Destination node inst1~19" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -992 224 288 -944 "inst1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1296 224 288 -1248 "inst14" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { CPuIR } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1640 336 512 -1624 "CPuIR" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_start:inst|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_group_bus:inst21\|inst  " "Info: Automatically promoted node reg_group_bus:inst21\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 112 336 400 160 "inst" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_group_bus:inst21\|inst2  " "Info: Automatically promoted node reg_group_bus:inst21\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 208 336 400 256 "inst2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_group_bus:inst21\|inst5  " "Info: Automatically promoted node reg_group_bus:inst21\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 304 336 400 352 "inst5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_group_bus:inst21\|inst8  " "Info: Automatically promoted node reg_group_bus:inst21\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 27 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 11 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 14 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 20 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C_extra " "Warning: Node \"C_extra\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "C_extra" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST0 " "Warning: Node \"TEST0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST1 " "Warning: Node \"TEST1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST2 " "Warning: Node \"TEST2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST3 " "Warning: Node \"TEST3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST4 " "Warning: Node \"TEST4\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST5 " "Warning: Node \"TEST5\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST6 " "Warning: Node \"TEST6\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEST7 " "Warning: Node \"TEST7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "TEST7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XINHAO " "Warning: Node \"XINHAO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "XINHAO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "XINHAO27 " "Warning: Node \"XINHAO27\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "XINHAO27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uIR_7_Carry " "Warning: Node \"uIR_7_Carry\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_7_Carry" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.849 ns register register " "Info: Estimated most critical path is register to register delay of 11.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R0\|reg8:inst1\|inst 1 REG LAB_X29_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y10; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R0\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R0|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.521 ns) 2.237 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst52~64 2 COMB LAB_X18_Y8 1 " "Info: 2: + IC(1.716 ns) + CELL(0.521 ns) = 2.237 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst52~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { reg_group_bus:inst21|reg8_bus:R0|reg8:inst1|inst reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst52~64 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 952 584 648 1000 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.521 ns) 4.152 ns B~1438 3 COMB LAB_X26_Y9 1 " "Info: 3: + IC(1.394 ns) + CELL(0.521 ns) = 4.152 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'B~1438'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst52~64 B~1438 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 4.827 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|44~136 4 COMB LAB_X26_Y9 3 " "Info: 4: + IC(0.498 ns) + CELL(0.177 ns) = 4.827 ns; Loc. = LAB_X26_Y9; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|44~136'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { B~1438 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|44~136 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.544 ns) 6.080 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~57 5 COMB LAB_X26_Y8 1 " "Info: 5: + IC(0.709 ns) + CELL(0.544 ns) = 6.080 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|44~136 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~57 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 6.756 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 6 COMB LAB_X26_Y8 3 " "Info: 6: + IC(0.354 ns) + CELL(0.322 ns) = 6.756 ns; Loc. = LAB_X26_Y8; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~57 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 7.431 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 7 COMB LAB_X26_Y8 2 " "Info: 7: + IC(0.131 ns) + CELL(0.544 ns) = 7.431 ns; Loc. = LAB_X26_Y8; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.322 ns) 9.002 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 8 COMB LAB_X24_Y12 9 " "Info: 8: + IC(1.249 ns) + CELL(0.322 ns) = 9.002 ns; Loc. = LAB_X24_Y12; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.178 ns) 10.571 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 9 COMB LAB_X26_Y9 1 " "Info: 9: + IC(1.391 ns) + CELL(0.178 ns) = 10.571 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.450 ns) 11.753 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 10 COMB LAB_X26_Y8 1 " "Info: 10: + IC(0.732 ns) + CELL(0.450 ns) = 11.753 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.849 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 11 REG LAB_X26_Y8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 11.849 ns; Loc. = LAB_X26_Y8; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.675 ns ( 31.02 % ) " "Info: Total cell delay = 3.675 ns ( 31.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.174 ns ( 68.98 % ) " "Info: Total interconnect delay = 8.174 ns ( 68.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.849 ns" { reg_group_bus:inst21|reg8_bus:R0|reg8:inst1|inst reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst52~64 B~1438 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|44~136 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~57 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_0 0 " "Info: Pin \"DtRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_1 0 " "Info: Pin \"DtRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_2 0 " "Info: Pin \"DtRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_3 0 " "Info: Pin \"DtRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_4 0 " "Info: Pin \"DtRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_5 0 " "Info: Pin \"DtRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_6 0 " "Info: Pin \"DtRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_7 0 " "Info: Pin \"DtRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM0 0 " "Info: Pin \"AdROM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM1 0 " "Info: Pin \"AdROM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM2 0 " "Info: Pin \"AdROM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM3 0 " "Info: Pin \"AdROM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM4 0 " "Info: Pin \"AdROM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM5 0 " "Info: Pin \"AdROM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM6 0 " "Info: Pin \"AdROM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM7 0 " "Info: Pin \"AdROM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_WRITE_SIG 0 " "Info: Pin \"RAM_WRITE_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_READ_SIG 0 " "Info: Pin \"RAM_READ_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_0 0 " "Info: Pin \"AdRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_1 0 " "Info: Pin \"AdRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_2 0 " "Info: Pin \"AdRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_3 0 " "Info: Pin \"AdRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_4 0 " "Info: Pin \"AdRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_5 0 " "Info: Pin \"AdRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_6 0 " "Info: Pin \"AdRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_7 0 " "Info: Pin \"AdRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_negative 0 " "Info: Pin \"N_negative\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_carry 0 " "Info: Pin \"C_carry\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_overflow 0 " "Info: Pin \"V_overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_zero 0 " "Info: Pin \"Z_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { uRD } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1616 360 536 -1600 "uRD" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR4_RAM_WRITE " "Info: Following pins have the same output enable: uIR4_RAM_WRITE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_0 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_0 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_0 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_0" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1288 552 728 -1272 "DtRAM_0" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_1 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_1 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_1 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_1" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1272 552 728 -1256 "DtRAM_1" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_2 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_2 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_2 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_2" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1256 552 728 -1240 "DtRAM_2" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_3 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_3 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_3 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_3" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1240 552 728 -1224 "DtRAM_3" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_4 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_4 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_4 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_4" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1224 552 728 -1208 "DtRAM_4" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_5 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_5 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_5 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_5" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1208 552 728 -1192 "DtRAM_5" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_6 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_6 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_6 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_6" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1192 552 728 -1176 "DtRAM_6" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_7 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_7 uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin/pin_planner.ppl" { DtRAM_7 } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_7" } } } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1176 552 728 -1160 "DtRAM_7" "" } } } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:17:23 2022 " "Info: Processing ended: Sun May 29 21:17:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:17:25 2022 " "Info: Processing started: Sun May 29 21:17:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:17:26 2022 " "Info: Processing ended: Sun May 29 21:17:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:17:27 2022 " "Info: Processing started: Sun May 29 21:17:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START_CP " "Info: Assuming node \"START_CP\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_3_HALT " "Info: Assuming node \"uIR_3_HALT\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 104 120 -1416 "uIR_3_HALT" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_3_HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CONTINUOUS_PULSE " "Info: Assuming node \"CONTINUOUS_PULSE\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 120 136 -1416 "CONTINUOUS_PULSE" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTINUOUS_PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_10 " "Info: Assuming node \"uIR_10\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 16 32 -888 "uIR_10" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_9 " "Info: Assuming node \"uIR_9\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 0 16 -888 "uIR_9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_11 " "Info: Assuming node \"uIR_11\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 32 48 -888 "uIR_11" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_6_expR " "Info: Assuming node \"uIR_6_expR\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1240 808 824 -1072 "uIR_6_expR" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_6_expR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1464 224 288 -1416 "inst13" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst1~19 " "Info: Detected gated clock \"inst1~19\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -992 224 288 -944 "inst1" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reg_group_bus:inst21\|inst " "Info: Detected gated clock \"reg_group_bus:inst21\|inst\" as buffer" {  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 112 336 400 160 "inst" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_group_bus:inst21\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reg_group_bus:inst21\|inst2 " "Info: Detected gated clock \"reg_group_bus:inst21\|inst2\" as buffer" {  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 208 336 400 256 "inst2" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_group_bus:inst21\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reg_group_bus:inst21\|inst5 " "Info: Detected gated clock \"reg_group_bus:inst21\|inst5\" as buffer" {  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 304 336 400 352 "inst5" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_group_bus:inst21\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reg_group_bus:inst21\|inst8 " "Info: Detected gated clock \"reg_group_bus:inst21\|inst8\" as buffer" {  } { { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_group_bus:inst21\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1128 224 288 -1080 "inst12" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reg8_bus:I_R\|reg8:inst1\|inst6 " "Info: Detected ripple clock \"reg8_bus:I_R\|reg8:inst1\|inst6\" as buffer" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg8_bus:I_R\|reg8:inst1\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1296 224 288 -1248 "inst14" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reg8_bus:I_R\|reg8:inst1\|inst " "Info: Detected ripple clock \"reg8_bus:I_R\|reg8:inst1\|inst\" as buffer" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg8_bus:I_R\|reg8:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "my_start:inst\|inst " "Info: Detected ripple clock \"my_start:inst\|inst\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "my_start:inst\|inst3 " "Info: Detected gated clock \"my_start:inst\|inst3\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START_CP register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register alu_sta_bused:inst6\|reg8:inst1\|inst9 56.93 MHz 17.565 ns Internal " "Info: Clock \"START_CP\" has Internal fmax of 56.93 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"alu_sta_bused:inst6\|reg8:inst1\|inst9\" (period= 17.565 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.198 ns + Longest register register " "Info: + Longest register to register delay is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 9.060 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 8 COMB LCCOMB_X26_Y9_N14 1 " "Info: 8: + IC(1.215 ns) + CELL(0.178 ns) = 9.060 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.177 ns) 10.102 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.865 ns) + CELL(0.177 ns) = 10.102 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.198 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 10 REG LCFF_X26_Y8_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 10.198 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 18.25 % ) " "Info: Total cell delay = 1.861 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.337 ns ( 81.75 % ) " "Info: Total interconnect delay = 8.337 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.128 ns - Smallest " "Info: - Smallest clock skew is -7.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 6.481 ns + Shortest register " "Info: + Shortest clock path from clock \"START_CP\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 5.413 ns inst10 4 COMB LCCOMB_X25_Y8_N14 4 " "Info: 4: + IC(0.315 ns) + CELL(0.491 ns) = 5.413 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.602 ns) 6.481 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 5 REG LCFF_X26_Y8_N25 2 " "Info: 5: + IC(0.466 ns) + CELL(0.602 ns) = 6.481 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 49.78 % ) " "Info: Total cell delay = 3.226 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.255 ns ( 50.22 % ) " "Info: Total interconnect delay = 3.255 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 13.609 ns - Longest register " "Info: - Longest clock path from clock \"START_CP\" to source register is 13.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 6.009 ns inst26 4 COMB LCCOMB_X28_Y8_N6 8 " "Info: 4: + IC(0.861 ns) + CELL(0.541 ns) = 6.009 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 8.072 ns reg8_bus:I_R\|reg8:inst1\|inst 5 REG LCFF_X24_Y12_N9 20 " "Info: 5: + IC(1.184 ns) + CELL(0.879 ns) = 8.072 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 10.164 ns reg_group_bus:inst21\|inst8 6 COMB LCCOMB_X18_Y8_N24 1 " "Info: 6: + IC(1.601 ns) + CELL(0.491 ns) = 10.164 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 12.206 ns reg_group_bus:inst21\|inst8~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(2.042 ns) + CELL(0.000 ns) = 12.206 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 13.609 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 8 REG LCFF_X26_Y9_N29 2 " "Info: 8: + IC(0.801 ns) + CELL(0.602 ns) = 13.609 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.646 ns ( 34.14 % ) " "Info: Total cell delay = 4.646 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.963 ns ( 65.86 % ) " "Info: Total interconnect delay = 8.963 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.609 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.609 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.609 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.609 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.609 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.609 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_3_HALT register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register alu_sta_bused:inst6\|reg8:inst1\|inst9 56.93 MHz 17.565 ns Internal " "Info: Clock \"uIR_3_HALT\" has Internal fmax of 56.93 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"alu_sta_bused:inst6\|reg8:inst1\|inst9\" (period= 17.565 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.198 ns + Longest register register " "Info: + Longest register to register delay is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 9.060 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 8 COMB LCCOMB_X26_Y9_N14 1 " "Info: 8: + IC(1.215 ns) + CELL(0.178 ns) = 9.060 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.177 ns) 10.102 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.865 ns) + CELL(0.177 ns) = 10.102 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.198 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 10 REG LCFF_X26_Y8_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 10.198 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 18.25 % ) " "Info: Total cell delay = 1.861 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.337 ns ( 81.75 % ) " "Info: Total interconnect delay = 8.337 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.128 ns - Smallest " "Info: - Smallest clock skew is -7.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT destination 4.691 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_3_HALT\" to destination register is 4.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 104 120 -1416 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.278 ns) 2.817 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.646 ns) + CELL(0.278 ns) = 2.817 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 3.623 ns inst10 3 COMB LCCOMB_X25_Y8_N14 4 " "Info: 3: + IC(0.315 ns) + CELL(0.491 ns) = 3.623 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.602 ns) 4.691 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 4 REG LCFF_X26_Y8_N25 2 " "Info: 4: + IC(0.466 ns) + CELL(0.602 ns) = 4.691 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 48.26 % ) " "Info: Total cell delay = 2.264 ns ( 48.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 51.74 % ) " "Info: Total interconnect delay = 2.427 ns ( 51.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.691 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.466ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT source 11.819 ns - Longest register " "Info: - Longest clock path from clock \"uIR_3_HALT\" to source register is 11.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 104 120 -1416 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.278 ns) 2.817 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.646 ns) + CELL(0.278 ns) = 2.817 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 4.219 ns inst26 3 COMB LCCOMB_X28_Y8_N6 8 " "Info: 3: + IC(0.861 ns) + CELL(0.541 ns) = 4.219 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 6.282 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X24_Y12_N9 20 " "Info: 4: + IC(1.184 ns) + CELL(0.879 ns) = 6.282 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 8.374 ns reg_group_bus:inst21\|inst8 5 COMB LCCOMB_X18_Y8_N24 1 " "Info: 5: + IC(1.601 ns) + CELL(0.491 ns) = 8.374 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 10.416 ns reg_group_bus:inst21\|inst8~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.042 ns) + CELL(0.000 ns) = 10.416 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 11.819 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 7 REG LCFF_X26_Y9_N29 2 " "Info: 7: + IC(0.801 ns) + CELL(0.602 ns) = 11.819 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 31.17 % ) " "Info: Total cell delay = 3.684 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.135 ns ( 68.83 % ) " "Info: Total interconnect delay = 8.135 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.819 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.819 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.691 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.466ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.819 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.819 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.691 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.691 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.466ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.819 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.819 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CONTINUOUS_PULSE register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register alu_sta_bused:inst6\|reg8:inst1\|inst9 56.93 MHz 17.565 ns Internal " "Info: Clock \"CONTINUOUS_PULSE\" has Internal fmax of 56.93 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"alu_sta_bused:inst6\|reg8:inst1\|inst9\" (period= 17.565 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.198 ns + Longest register register " "Info: + Longest register to register delay is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 9.060 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 8 COMB LCCOMB_X26_Y9_N14 1 " "Info: 8: + IC(1.215 ns) + CELL(0.178 ns) = 9.060 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.177 ns) 10.102 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.865 ns) + CELL(0.177 ns) = 10.102 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.198 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 10 REG LCFF_X26_Y8_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 10.198 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 18.25 % ) " "Info: Total cell delay = 1.861 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.337 ns ( 81.75 % ) " "Info: Total interconnect delay = 8.337 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.128 ns - Smallest " "Info: - Smallest clock skew is -7.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 4.678 ns + Shortest register " "Info: + Shortest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 4.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 120 136 -1416 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.521 ns) 2.804 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.207 ns) + CELL(0.521 ns) = 2.804 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 3.610 ns inst10 3 COMB LCCOMB_X25_Y8_N14 4 " "Info: 3: + IC(0.315 ns) + CELL(0.491 ns) = 3.610 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.602 ns) 4.678 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 4 REG LCFF_X26_Y8_N25 2 " "Info: 4: + IC(0.466 ns) + CELL(0.602 ns) = 4.678 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 57.50 % ) " "Info: Total cell delay = 2.690 ns ( 57.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 42.50 % ) " "Info: Total interconnect delay = 1.988 ns ( 42.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE source 11.806 ns - Longest register " "Info: - Longest clock path from clock \"CONTINUOUS_PULSE\" to source register is 11.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 120 136 -1416 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.521 ns) 2.804 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.207 ns) + CELL(0.521 ns) = 2.804 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 4.206 ns inst26 3 COMB LCCOMB_X28_Y8_N6 8 " "Info: 3: + IC(0.861 ns) + CELL(0.541 ns) = 4.206 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 6.269 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X24_Y12_N9 20 " "Info: 4: + IC(1.184 ns) + CELL(0.879 ns) = 6.269 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 8.361 ns reg_group_bus:inst21\|inst8 5 COMB LCCOMB_X18_Y8_N24 1 " "Info: 5: + IC(1.601 ns) + CELL(0.491 ns) = 8.361 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 10.403 ns reg_group_bus:inst21\|inst8~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.042 ns) + CELL(0.000 ns) = 10.403 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 11.806 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 7 REG LCFF_X26_Y9_N29 2 " "Info: 7: + IC(0.801 ns) + CELL(0.602 ns) = 11.806 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.110 ns ( 34.81 % ) " "Info: Total cell delay = 4.110 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.696 ns ( 65.19 % ) " "Info: Total interconnect delay = 7.696 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.466ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.806 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.806 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_10 register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register reg8_bus:I_R\|reg8:inst1\|inst7 72.38 MHz 13.816 ns Internal " "Info: Clock \"uIR_10\" has Internal fmax of 72.38 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst7\" (period= 13.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.763 ns + Longest register register " "Info: + Longest register to register delay is 7.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.763 ns reg8_bus:I_R\|reg8:inst1\|inst7 8 REG LCFF_X24_Y12_N27 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 7.763 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 19.40 % ) " "Info: Total cell delay = 1.506 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.257 ns ( 80.60 % ) " "Info: Total interconnect delay = 6.257 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.814 ns - Smallest " "Info: - Smallest clock skew is -5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 destination 4.692 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_10\" to destination register is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 16 32 -888 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.177 ns) 2.906 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.786 ns) + CELL(0.177 ns) = 2.906 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.692 ns reg8_bus:I_R\|reg8:inst1\|inst7 3 REG LCFF_X24_Y12_N27 1 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.692 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 36.70 % ) " "Info: Total cell delay = 1.722 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.970 ns ( 63.30 % ) " "Info: Total interconnect delay = 2.970 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 source 10.506 ns - Longest register " "Info: - Longest clock path from clock \"uIR_10\" to source register is 10.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 16 32 -888 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.177 ns) 2.906 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.786 ns) + CELL(0.177 ns) = 2.906 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 4.969 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 4.969 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.061 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.061 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.103 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.103 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.506 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.506 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.092 ns ( 29.43 % ) " "Info: Total cell delay = 3.092 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.414 ns ( 70.57 % ) " "Info: Total interconnect delay = 7.414 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_9 register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register reg8_bus:I_R\|reg8:inst1\|inst7 72.38 MHz 13.816 ns Internal " "Info: Clock \"uIR_9\" has Internal fmax of 72.38 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst7\" (period= 13.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.763 ns + Longest register register " "Info: + Longest register to register delay is 7.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.763 ns reg8_bus:I_R\|reg8:inst1\|inst7 8 REG LCFF_X24_Y12_N27 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 7.763 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 19.40 % ) " "Info: Total cell delay = 1.506 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.257 ns ( 80.60 % ) " "Info: Total interconnect delay = 6.257 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.814 ns - Smallest " "Info: - Smallest clock skew is -5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 destination 4.905 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_9\" to destination register is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 0 16 -888 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.322 ns) 3.119 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.864 ns) + CELL(0.322 ns) = 3.119 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.905 ns reg8_bus:I_R\|reg8:inst1\|inst7 3 REG LCFF_X24_Y12_N27 1 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.905 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 37.86 % ) " "Info: Total cell delay = 1.857 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 62.14 % ) " "Info: Total interconnect delay = 3.048 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 source 10.719 ns - Longest register " "Info: - Longest clock path from clock \"uIR_9\" to source register is 10.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 0 16 -888 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.322 ns) 3.119 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.864 ns) + CELL(0.322 ns) = 3.119 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 5.182 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 5.182 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.274 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.274 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.316 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.316 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.719 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.719 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 30.11 % ) " "Info: Total cell delay = 3.227 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.492 ns ( 69.89 % ) " "Info: Total interconnect delay = 7.492 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_11 register reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 register reg8_bus:I_R\|reg8:inst1\|inst7 72.38 MHz 13.816 ns Internal " "Info: Clock \"uIR_11\" has Internal fmax of 72.38 MHz between source register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst7\" (period= 13.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.763 ns + Longest register register " "Info: + Longest register to register delay is 7.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 1 REG LCFF_X26_Y9_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.178 ns) 1.435 ns reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57 2 COMB LCCOMB_X29_Y13_N10 1 " "Info: 2: + IC(1.257 ns) + CELL(0.178 ns) = 1.435 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|selector4_bus:inst4\|selector2_bus:inst2\|selector2:inst\|inst51~57'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 } "NODE_NAME" } } { "333/selector2.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/selector2.bdf" { { 808 584 648 856 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.178 ns) 3.692 ns B~1439 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(2.079 ns) + CELL(0.178 ns) = 3.692 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'B~1439'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.177 ns) 4.158 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(0.289 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 5.473 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 5.473 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 6.299 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 6.299 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 7.667 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 7.667 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.763 ns reg8_bus:I_R\|reg8:inst1\|inst7 8 REG LCFF_X24_Y12_N27 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 7.763 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 19.40 % ) " "Info: Total cell delay = 1.506 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.257 ns ( 80.60 % ) " "Info: Total interconnect delay = 6.257 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.814 ns - Smallest " "Info: - Smallest clock skew is -5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 destination 4.843 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_11\" to destination register is 4.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 32 48 -888 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.521 ns) 3.057 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.613 ns) + CELL(0.521 ns) = 3.057 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.843 ns reg8_bus:I_R\|reg8:inst1\|inst7 3 REG LCFF_X24_Y12_N27 1 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.843 ns; Loc. = LCFF_X24_Y12_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 42.25 % ) " "Info: Total cell delay = 2.046 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 57.75 % ) " "Info: Total interconnect delay = 2.797 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 source 10.657 ns - Longest register " "Info: - Longest clock path from clock \"uIR_11\" to source register is 10.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 32 48 -888 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.521 ns) 3.057 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.613 ns) + CELL(0.521 ns) = 3.057 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 5.120 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 5.120 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.212 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.212 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.254 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.254 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.657 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.657 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.416 ns ( 32.05 % ) " "Info: Total cell delay = 3.416 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.241 ns ( 67.95 % ) " "Info: Total interconnect delay = 7.241 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 B~1439 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} reg_group_bus:inst21|selector4_bus:inst4|selector2_bus:inst2|selector2:inst|inst51~57 {} B~1439 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 1.257ns 2.079ns 0.289ns 1.137ns 0.305ns 1.190ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.177ns 0.178ns 0.521ns 0.178ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_6_expR register alu_sta_bused:inst6\|reg8:inst1\|inst5 register alu_sta_bused:inst6\|reg8:inst1\|inst9 108.83 MHz 9.189 ns Internal " "Info: Clock \"uIR_6_expR\" has Internal fmax of 108.83 MHz between source register \"alu_sta_bused:inst6\|reg8:inst1\|inst5\" and destination register \"alu_sta_bused:inst6\|reg8:inst1\|inst9\" (period= 9.189 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.139 ns + Longest register register " "Info: + Longest register to register delay is 9.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_sta_bused:inst6\|reg8:inst1\|inst5 1 REG LCFF_X25_Y8_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N13; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sta_bused:inst6|reg8:inst1|inst5 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 448 472 536 528 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.545 ns) 1.175 ns inst18~120 2 COMB LCCOMB_X26_Y8_N22 1 " "Info: 2: + IC(0.630 ns) + CELL(0.545 ns) = 1.175 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'inst18~120'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { alu_sta_bused:inst6|reg8:inst1|inst5 inst18~120 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 1.653 ns inst18~122 3 COMB LCCOMB_X26_Y8_N10 8 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.653 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 8; COMB Node = 'inst18~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { inst18~120 inst18~122 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.322 ns) 3.099 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 4 COMB LCCOMB_X18_Y8_N30 2 " "Info: 4: + IC(1.124 ns) + CELL(0.322 ns) = 3.099 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 4.414 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 5 COMB LCCOMB_X26_Y8_N0 3 " "Info: 5: + IC(1.137 ns) + CELL(0.178 ns) = 4.414 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 5.240 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 6 COMB LCCOMB_X26_Y8_N18 2 " "Info: 6: + IC(0.305 ns) + CELL(0.521 ns) = 5.240 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 6.608 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 7 COMB LCCOMB_X24_Y12_N26 9 " "Info: 7: + IC(1.190 ns) + CELL(0.178 ns) = 6.608 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 8.001 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 8 COMB LCCOMB_X26_Y9_N14 1 " "Info: 8: + IC(1.215 ns) + CELL(0.178 ns) = 8.001 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.177 ns) 9.043 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.865 ns) + CELL(0.177 ns) = 9.043 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.139 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 10 REG LCFF_X26_Y8_N25 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 9.139 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.373 ns ( 25.97 % ) " "Info: Total cell delay = 2.373 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.766 ns ( 74.03 % ) " "Info: Total interconnect delay = 6.766 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.139 ns" { alu_sta_bused:inst6|reg8:inst1|inst5 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.139 ns" { alu_sta_bused:inst6|reg8:inst1|inst5 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.630ns 0.300ns 1.124ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.322ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.189 ns - Smallest " "Info: - Smallest clock skew is 0.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR destination 3.995 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_6_expR\" to destination register is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1240 808 824 -1072 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.178 ns) 2.927 ns inst10 2 COMB LCCOMB_X25_Y8_N14 4 " "Info: 2: + IC(1.826 ns) + CELL(0.178 ns) = 2.927 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { uIR_6_expR inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.602 ns) 3.995 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 3 REG LCFF_X26_Y8_N25 2 " "Info: 3: + IC(0.466 ns) + CELL(0.602 ns) = 3.995 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 42.63 % ) " "Info: Total cell delay = 1.703 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 57.37 % ) " "Info: Total interconnect delay = 2.292 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.826ns 0.466ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR source 3.806 ns - Longest register " "Info: - Longest clock path from clock \"uIR_6_expR\" to source register is 3.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1240 808 824 -1072 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.178 ns) 2.927 ns inst10 2 COMB LCCOMB_X25_Y8_N14 4 " "Info: 2: + IC(1.826 ns) + CELL(0.178 ns) = 2.927 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { uIR_6_expR inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.602 ns) 3.806 ns alu_sta_bused:inst6\|reg8:inst1\|inst5 3 REG LCFF_X25_Y8_N13 2 " "Info: 3: + IC(0.277 ns) + CELL(0.602 ns) = 3.806 ns; Loc. = LCFF_X25_Y8_N13; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst5 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 448 472 536 528 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 44.75 % ) " "Info: Total cell delay = 1.703 ns ( 44.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 55.25 % ) " "Info: Total interconnect delay = 2.103 ns ( 55.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst5 {} } { 0.000ns 0.000ns 1.826ns 0.277ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.826ns 0.466ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst5 {} } { 0.000ns 0.000ns 1.826ns 0.277ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 448 472 536 528 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.139 ns" { alu_sta_bused:inst6|reg8:inst1|inst5 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.139 ns" { alu_sta_bused:inst6|reg8:inst1|inst5 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.630ns 0.300ns 1.124ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.322ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.826ns 0.466ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.806 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst5 {} } { 0.000ns 0.000ns 1.826ns 0.277ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START_CP 193 " "Warning: Circuit may not operate. Detected 193 non-operational path(s) clocked by clock \"START_CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "alu_sta_bused:inst6\|reg8:inst1\|inst7 reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 START_CP 2.816 ns " "Info: Found hold time violation between source  pin or register \"alu_sta_bused:inst6\|reg8:inst1\|inst7\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4\" for clock \"START_CP\" (Hold time is 2.816 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.321 ns + Largest " "Info: + Largest clock skew is 7.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 13.613 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 13.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 6.009 ns inst26 4 COMB LCCOMB_X28_Y8_N6 8 " "Info: 4: + IC(0.861 ns) + CELL(0.541 ns) = 6.009 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 8.072 ns reg8_bus:I_R\|reg8:inst1\|inst 5 REG LCFF_X24_Y12_N9 20 " "Info: 5: + IC(1.184 ns) + CELL(0.879 ns) = 8.072 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 10.164 ns reg_group_bus:inst21\|inst8 6 COMB LCCOMB_X18_Y8_N24 1 " "Info: 6: + IC(1.601 ns) + CELL(0.491 ns) = 10.164 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 12.206 ns reg_group_bus:inst21\|inst8~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(2.042 ns) + CELL(0.000 ns) = 12.206 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.602 ns) 13.613 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 8 REG LCFF_X28_Y10_N23 2 " "Info: 8: + IC(0.805 ns) + CELL(0.602 ns) = 13.613 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.646 ns ( 34.13 % ) " "Info: Total cell delay = 4.646 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.967 ns ( 65.87 % ) " "Info: Total interconnect delay = 8.967 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 6.292 ns - Shortest register " "Info: - Shortest clock path from clock \"START_CP\" to source register is 6.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 5.413 ns inst10 4 COMB LCCOMB_X25_Y8_N14 4 " "Info: 4: + IC(0.315 ns) + CELL(0.491 ns) = 5.413 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.602 ns) 6.292 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 5 REG LCFF_X25_Y8_N25 2 " "Info: 5: + IC(0.277 ns) + CELL(0.602 ns) = 6.292 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 51.27 % ) " "Info: Total cell delay = 3.226 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 48.73 % ) " "Info: Total interconnect delay = 3.066 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.514 ns - Shortest register register " "Info: - Shortest register to register delay is 4.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 1 REG LCFF_X25_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.178 ns) 0.789 ns inst18~120 2 COMB LCCOMB_X26_Y8_N22 1 " "Info: 2: + IC(0.611 ns) + CELL(0.178 ns) = 0.789 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'inst18~120'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 1.267 ns inst18~122 3 COMB LCCOMB_X26_Y8_N10 8 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.267 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 8; COMB Node = 'inst18~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { inst18~120 inst18~122 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.545 ns) 2.668 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112 4 COMB LCCOMB_X28_Y8_N26 3 " "Info: 4: + IC(0.856 ns) + CELL(0.545 ns) = 2.668 ns; Loc. = LCCOMB_X28_Y8_N26; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.156 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77 5 COMB LCCOMB_X28_Y8_N14 9 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.156 ns; Loc. = LCCOMB_X28_Y8_N14; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.413 ns) 4.514 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 6 REG LCFF_X28_Y10_N23 2 " "Info: 6: + IC(0.945 ns) + CELL(0.413 ns) = 4.514 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 33.05 % ) " "Info: Total cell delay = 1.492 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 66.95 % ) " "Info: Total interconnect delay = 3.022 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.613 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.613 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.292 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.292 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_3_HALT 193 " "Warning: Circuit may not operate. Detected 193 non-operational path(s) clocked by clock \"uIR_3_HALT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "alu_sta_bused:inst6\|reg8:inst1\|inst7 reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 uIR_3_HALT 2.816 ns " "Info: Found hold time violation between source  pin or register \"alu_sta_bused:inst6\|reg8:inst1\|inst7\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4\" for clock \"uIR_3_HALT\" (Hold time is 2.816 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.321 ns + Largest " "Info: + Largest clock skew is 7.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT destination 11.823 ns + Longest register " "Info: + Longest clock path from clock \"uIR_3_HALT\" to destination register is 11.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 104 120 -1416 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.278 ns) 2.817 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.646 ns) + CELL(0.278 ns) = 2.817 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 4.219 ns inst26 3 COMB LCCOMB_X28_Y8_N6 8 " "Info: 3: + IC(0.861 ns) + CELL(0.541 ns) = 4.219 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 6.282 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X24_Y12_N9 20 " "Info: 4: + IC(1.184 ns) + CELL(0.879 ns) = 6.282 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 8.374 ns reg_group_bus:inst21\|inst8 5 COMB LCCOMB_X18_Y8_N24 1 " "Info: 5: + IC(1.601 ns) + CELL(0.491 ns) = 8.374 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 10.416 ns reg_group_bus:inst21\|inst8~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.042 ns) + CELL(0.000 ns) = 10.416 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.602 ns) 11.823 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 7 REG LCFF_X28_Y10_N23 2 " "Info: 7: + IC(0.805 ns) + CELL(0.602 ns) = 11.823 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 31.16 % ) " "Info: Total cell delay = 3.684 ns ( 31.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 68.84 % ) " "Info: Total interconnect delay = 8.139 ns ( 68.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.823 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.823 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT source 4.502 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_3_HALT\" to source register is 4.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 104 120 -1416 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.646 ns) + CELL(0.278 ns) 2.817 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.646 ns) + CELL(0.278 ns) = 2.817 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 3.623 ns inst10 3 COMB LCCOMB_X25_Y8_N14 4 " "Info: 3: + IC(0.315 ns) + CELL(0.491 ns) = 3.623 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.602 ns) 4.502 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 4 REG LCFF_X25_Y8_N25 2 " "Info: 4: + IC(0.277 ns) + CELL(0.602 ns) = 4.502 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.264 ns ( 50.29 % ) " "Info: Total cell delay = 2.264 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.238 ns ( 49.71 % ) " "Info: Total interconnect delay = 2.238 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.502 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.502 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.277ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.823 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.823 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.502 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.502 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.277ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.514 ns - Shortest register register " "Info: - Shortest register to register delay is 4.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 1 REG LCFF_X25_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.178 ns) 0.789 ns inst18~120 2 COMB LCCOMB_X26_Y8_N22 1 " "Info: 2: + IC(0.611 ns) + CELL(0.178 ns) = 0.789 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'inst18~120'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 1.267 ns inst18~122 3 COMB LCCOMB_X26_Y8_N10 8 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.267 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 8; COMB Node = 'inst18~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { inst18~120 inst18~122 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.545 ns) 2.668 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112 4 COMB LCCOMB_X28_Y8_N26 3 " "Info: 4: + IC(0.856 ns) + CELL(0.545 ns) = 2.668 ns; Loc. = LCCOMB_X28_Y8_N26; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.156 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77 5 COMB LCCOMB_X28_Y8_N14 9 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.156 ns; Loc. = LCCOMB_X28_Y8_N14; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.413 ns) 4.514 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 6 REG LCFF_X28_Y10_N23 2 " "Info: 6: + IC(0.945 ns) + CELL(0.413 ns) = 4.514 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 33.05 % ) " "Info: Total cell delay = 1.492 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 66.95 % ) " "Info: Total interconnect delay = 3.022 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.823 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.823 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.646ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 0.893ns 0.278ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.502 ns" { uIR_3_HALT my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.502 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.646ns 0.315ns 0.277ns } { 0.000ns 0.893ns 0.278ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CONTINUOUS_PULSE 193 " "Warning: Circuit may not operate. Detected 193 non-operational path(s) clocked by clock \"CONTINUOUS_PULSE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "alu_sta_bused:inst6\|reg8:inst1\|inst7 reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 CONTINUOUS_PULSE 2.816 ns " "Info: Found hold time violation between source  pin or register \"alu_sta_bused:inst6\|reg8:inst1\|inst7\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4\" for clock \"CONTINUOUS_PULSE\" (Hold time is 2.816 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.321 ns + Largest " "Info: + Largest clock skew is 7.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 11.810 ns + Longest register " "Info: + Longest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 11.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 120 136 -1416 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.521 ns) 2.804 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.207 ns) + CELL(0.521 ns) = 2.804 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.541 ns) 4.206 ns inst26 3 COMB LCCOMB_X28_Y8_N6 8 " "Info: 3: + IC(0.861 ns) + CELL(0.541 ns) = 4.206 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 6.269 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X24_Y12_N9 20 " "Info: 4: + IC(1.184 ns) + CELL(0.879 ns) = 6.269 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 8.361 ns reg_group_bus:inst21\|inst8 5 COMB LCCOMB_X18_Y8_N24 1 " "Info: 5: + IC(1.601 ns) + CELL(0.491 ns) = 8.361 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 10.403 ns reg_group_bus:inst21\|inst8~clkctrl 6 COMB CLKCTRL_G5 8 " "Info: 6: + IC(2.042 ns) + CELL(0.000 ns) = 10.403 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.602 ns) 11.810 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 7 REG LCFF_X28_Y10_N23 2 " "Info: 7: + IC(0.805 ns) + CELL(0.602 ns) = 11.810 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.110 ns ( 34.80 % ) " "Info: Total cell delay = 4.110 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.700 ns ( 65.20 % ) " "Info: Total interconnect delay = 7.700 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE source 4.489 ns - Shortest register " "Info: - Shortest clock path from clock \"CONTINUOUS_PULSE\" to source register is 4.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 120 136 -1416 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.521 ns) 2.804 ns my_start:inst\|inst3 2 COMB LCCOMB_X25_Y8_N26 8 " "Info: 2: + IC(1.207 ns) + CELL(0.521 ns) = 2.804 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.491 ns) 3.610 ns inst10 3 COMB LCCOMB_X25_Y8_N14 4 " "Info: 3: + IC(0.315 ns) + CELL(0.491 ns) = 3.610 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { my_start:inst|inst3 inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.602 ns) 4.489 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 4 REG LCFF_X25_Y8_N25 2 " "Info: 4: + IC(0.277 ns) + CELL(0.602 ns) = 4.489 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 59.92 % ) " "Info: Total cell delay = 2.690 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.799 ns ( 40.08 % ) " "Info: Total interconnect delay = 1.799 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.489 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.489 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.514 ns - Shortest register register " "Info: - Shortest register to register delay is 4.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu_sta_bused:inst6\|reg8:inst1\|inst7 1 REG LCFF_X25_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.178 ns) 0.789 ns inst18~120 2 COMB LCCOMB_X26_Y8_N22 1 " "Info: 2: + IC(0.611 ns) + CELL(0.178 ns) = 0.789 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'inst18~120'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 1.267 ns inst18~122 3 COMB LCCOMB_X26_Y8_N10 8 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.267 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 8; COMB Node = 'inst18~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { inst18~120 inst18~122 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.545 ns) 2.668 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112 4 COMB LCCOMB_X28_Y8_N26 3 " "Info: 4: + IC(0.856 ns) + CELL(0.545 ns) = 2.668 ns; Loc. = LCCOMB_X28_Y8_N26; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|51~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 3.156 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77 5 COMB LCCOMB_X28_Y8_N14 9 " "Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.156 ns; Loc. = LCCOMB_X28_Y8_N14; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|77'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.413 ns) 4.514 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4 6 REG LCFF_X28_Y10_N23 2 " "Info: 6: + IC(0.945 ns) + CELL(0.413 ns) = 4.514 ns; Loc. = LCFF_X28_Y10_N23; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 33.05 % ) " "Info: Total cell delay = 1.492 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 66.95 % ) " "Info: Total interconnect delay = 3.022 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.207ns 0.861ns 1.184ns 1.601ns 2.042ns 0.805ns } { 0.000ns 1.076ns 0.521ns 0.541ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst10 alu_sta_bused:inst6|reg8:inst1|inst7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.489 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.207ns 0.315ns 0.277ns } { 0.000ns 1.076ns 0.521ns 0.491ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 inst18~120 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.514 ns" { alu_sta_bused:inst6|reg8:inst1|inst7 {} inst18~120 {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|51~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|77 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst4 {} } { 0.000ns 0.611ns 0.300ns 0.856ns 0.310ns 0.945ns } { 0.000ns 0.178ns 0.178ns 0.545ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_10 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"uIR_10\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 uIR_10 155 ps " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" for clock \"uIR_10\" (Hold time is 155 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.814 ns + Largest " "Info: + Largest clock skew is 5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 destination 10.506 ns + Longest register " "Info: + Longest clock path from clock \"uIR_10\" to destination register is 10.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 16 32 -888 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.177 ns) 2.906 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.786 ns) + CELL(0.177 ns) = 2.906 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 4.969 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 4.969 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.061 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.061 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.103 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.103 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.506 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.506 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.092 ns ( 29.43 % ) " "Info: Total cell delay = 3.092 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.414 ns ( 70.57 % ) " "Info: Total interconnect delay = 7.414 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 source 4.692 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_10\" to source register is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 16 32 -888 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.177 ns) 2.906 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.786 ns) + CELL(0.177 ns) = 2.906 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.692 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.692 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.722 ns ( 36.70 % ) " "Info: Total cell delay = 1.722 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.970 ns ( 63.30 % ) " "Info: Total interconnect delay = 2.970 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.668 ns - Shortest register register " "Info: - Shortest register to register delay is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X24_Y12_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.544 ns) 2.157 ns A~3500 2 COMB LCCOMB_X26_Y9_N0 1 " "Info: 2: + IC(1.613 ns) + CELL(0.544 ns) = 2.157 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 1; COMB Node = 'A~3500'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.627 ns A~3501 3 COMB LCCOMB_X26_Y9_N2 2 " "Info: 3: + IC(0.292 ns) + CELL(0.178 ns) = 2.627 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'A~3501'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { A~3500 A~3501 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.516 ns) 4.022 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82 4 COMB LCCOMB_X26_Y8_N2 9 " "Info: 4: + IC(0.879 ns) + CELL(0.516 ns) = 4.022 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.413 ns) 5.668 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 5 REG LCFF_X26_Y9_N29 2 " "Info: 5: + IC(1.233 ns) + CELL(0.413 ns) = 5.668 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 29.13 % ) " "Info: Total cell delay = 1.651 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 70.87 % ) " "Info: Total interconnect delay = 4.017 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.506 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.506 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.786ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.943ns 0.177ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.786ns 1.184ns } { 0.000ns 0.943ns 0.177ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_9 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"uIR_9\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 uIR_9 155 ps " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" for clock \"uIR_9\" (Hold time is 155 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.814 ns + Largest " "Info: + Largest clock skew is 5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 destination 10.719 ns + Longest register " "Info: + Longest clock path from clock \"uIR_9\" to destination register is 10.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 0 16 -888 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.322 ns) 3.119 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.864 ns) + CELL(0.322 ns) = 3.119 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 5.182 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 5.182 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.274 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.274 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.316 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.316 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.719 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.719 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 30.11 % ) " "Info: Total cell delay = 3.227 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.492 ns ( 69.89 % ) " "Info: Total interconnect delay = 7.492 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 source 4.905 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_9\" to source register is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 0 16 -888 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.322 ns) 3.119 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.864 ns) + CELL(0.322 ns) = 3.119 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.905 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.905 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 37.86 % ) " "Info: Total cell delay = 1.857 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 62.14 % ) " "Info: Total interconnect delay = 3.048 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.668 ns - Shortest register register " "Info: - Shortest register to register delay is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X24_Y12_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.544 ns) 2.157 ns A~3500 2 COMB LCCOMB_X26_Y9_N0 1 " "Info: 2: + IC(1.613 ns) + CELL(0.544 ns) = 2.157 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 1; COMB Node = 'A~3500'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.627 ns A~3501 3 COMB LCCOMB_X26_Y9_N2 2 " "Info: 3: + IC(0.292 ns) + CELL(0.178 ns) = 2.627 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'A~3501'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { A~3500 A~3501 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.516 ns) 4.022 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82 4 COMB LCCOMB_X26_Y8_N2 9 " "Info: 4: + IC(0.879 ns) + CELL(0.516 ns) = 4.022 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.413 ns) 5.668 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 5 REG LCFF_X26_Y9_N29 2 " "Info: 5: + IC(1.233 ns) + CELL(0.413 ns) = 5.668 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 29.13 % ) " "Info: Total cell delay = 1.651 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 70.87 % ) " "Info: Total interconnect delay = 4.017 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.864ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.933ns 0.322ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.864ns 1.184ns } { 0.000ns 0.933ns 0.322ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_11 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"uIR_11\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 uIR_11 155 ps " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst\" and destination pin or register \"reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3\" for clock \"uIR_11\" (Hold time is 155 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.814 ns + Largest " "Info: + Largest clock skew is 5.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 destination 10.657 ns + Longest register " "Info: + Longest clock path from clock \"uIR_11\" to destination register is 10.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 32 48 -888 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.521 ns) 3.057 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.613 ns) + CELL(0.521 ns) = 3.057 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.879 ns) 5.120 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.879 ns) = 5.120 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.601 ns) + CELL(0.491 ns) 7.212 ns reg_group_bus:inst21\|inst8 4 COMB LCCOMB_X18_Y8_N24 1 " "Info: 4: + IC(1.601 ns) + CELL(0.491 ns) = 7.212 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'reg_group_bus:inst21\|inst8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.042 ns) + CELL(0.000 ns) 9.254 ns reg_group_bus:inst21\|inst8~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(2.042 ns) + CELL(0.000 ns) = 9.254 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg_group_bus:inst21\|inst8~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl } "NODE_NAME" } } { "BUSed/reg_group_bus.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/BUSed/reg_group_bus.bdf" { { 400 336 400 448 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 10.657 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 6 REG LCFF_X26_Y9_N29 2 " "Info: 6: + IC(0.801 ns) + CELL(0.602 ns) = 10.657 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.416 ns ( 32.05 % ) " "Info: Total cell delay = 3.416 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.241 ns ( 67.95 % ) " "Info: Total interconnect delay = 7.241 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 source 4.843 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_11\" to source register is 4.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1056 32 48 -888 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.521 ns) 3.057 ns inst26 2 COMB LCCOMB_X28_Y8_N6 8 " "Info: 2: + IC(1.613 ns) + CELL(0.521 ns) = 3.057 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 8; COMB Node = 'inst26'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.134 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -776 224 288 -728 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.602 ns) 4.843 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X24_Y12_N9 20 " "Info: 3: + IC(1.184 ns) + CELL(0.602 ns) = 4.843 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 42.25 % ) " "Info: Total cell delay = 2.046 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 57.75 % ) " "Info: Total interconnect delay = 2.797 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.668 ns - Shortest register register " "Info: - Shortest register to register delay is 5.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst 1 REG LCFF_X24_Y12_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N9; Fanout = 20; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.544 ns) 2.157 ns A~3500 2 COMB LCCOMB_X26_Y9_N0 1 " "Info: 2: + IC(1.613 ns) + CELL(0.544 ns) = 2.157 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 1; COMB Node = 'A~3500'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.627 ns A~3501 3 COMB LCCOMB_X26_Y9_N2 2 " "Info: 3: + IC(0.292 ns) + CELL(0.178 ns) = 2.627 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'A~3501'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { A~3500 A~3501 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.516 ns) 4.022 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82 4 COMB LCCOMB_X26_Y8_N2 9 " "Info: 4: + IC(0.879 ns) + CELL(0.516 ns) = 4.022 ns; Loc. = LCCOMB_X26_Y8_N2; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|82'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.413 ns) 5.668 ns reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3 5 REG LCFF_X26_Y9_N29 2 " "Info: 5: + IC(1.233 ns) + CELL(0.413 ns) = 5.668 ns; Loc. = LCFF_X26_Y9_N29; Fanout = 2; REG Node = 'reg_group_bus:inst21\|reg8_bus:R3\|reg8:inst1\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 29.13 % ) " "Info: Total cell delay = 1.651 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.017 ns ( 70.87 % ) " "Info: Total interconnect delay = 4.017 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 216 472 536 296 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.657 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst reg_group_bus:inst21|inst8 reg_group_bus:inst21|inst8~clkctrl reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.657 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} reg_group_bus:inst21|inst8 {} reg_group_bus:inst21|inst8~clkctrl {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 0.000ns 1.613ns 1.184ns 1.601ns 2.042ns 0.801ns } { 0.000ns 0.923ns 0.521ns 0.879ns 0.491ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} } { 0.000ns 0.000ns 1.613ns 1.184ns } { 0.000ns 0.923ns 0.521ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst A~3500 A~3501 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.668 ns" { reg8_bus:I_R|reg8:inst1|inst {} A~3500 {} A~3501 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|82 {} reg_group_bus:inst21|reg8_bus:R3|reg8:inst1|inst3 {} } { 0.000ns 1.613ns 0.292ns 0.879ns 1.233ns } { 0.000ns 0.544ns 0.178ns 0.516ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "alu_sta_bused:inst6\|reg8:inst1\|inst9 uIR_14 uIR_6_expR 11.254 ns register " "Info: tsu for register \"alu_sta_bused:inst6\|reg8:inst1\|inst9\" (data pin = \"uIR_14\", clock pin = \"uIR_6_expR\") is 11.254 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.287 ns + Longest pin register " "Info: + Longest pin to register delay is 15.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns uIR_14 1 PIN PIN_108 9 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_108; Fanout = 9; PIN Node = 'uIR_14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_14 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1264 40 56 -1096 "uIR_14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.354 ns) + CELL(0.513 ns) 7.801 ns inst18~122 2 COMB LCCOMB_X26_Y8_N10 8 " "Info: 2: + IC(6.354 ns) + CELL(0.513 ns) = 7.801 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 8; COMB Node = 'inst18~122'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { uIR_14 inst18~122 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1232 224 288 -1184 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.322 ns) 9.247 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112 3 COMB LCCOMB_X18_Y8_N30 2 " "Info: 3: + IC(1.124 ns) + CELL(0.322 ns) = 9.247 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|45~112'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.178 ns) 10.562 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58 4 COMB LCCOMB_X26_Y8_N0 3 " "Info: 4: + IC(1.137 ns) + CELL(0.178 ns) = 10.562 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 3; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst\|74~58'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.521 ns) 11.388 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3 5 COMB LCCOMB_X26_Y8_N18 2 " "Info: 5: + IC(0.305 ns) + CELL(0.521 ns) = 11.388 ns; Loc. = LCCOMB_X26_Y8_N18; Fanout = 2; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|69~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 12.756 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81 6 COMB LCCOMB_X24_Y12_N26 9 " "Info: 6: + IC(1.190 ns) + CELL(0.178 ns) = 12.756 ns; Loc. = LCCOMB_X24_Y12_N26; Fanout = 9; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|74181:inst3\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 14.149 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117 7 COMB LCCOMB_X26_Y9_N14 1 " "Info: 7: + IC(1.215 ns) + CELL(0.178 ns) = 14.149 ns; Loc. = LCCOMB_X26_Y9_N14; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14~117'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.177 ns) 15.191 ns alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14 8 COMB LCCOMB_X26_Y8_N24 1 " "Info: 8: + IC(0.865 ns) + CELL(0.177 ns) = 15.191 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'alu_sta_bused:inst6\|alu_bus:inst\|alu:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 15.287 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 9 REG LCFF_X26_Y8_N25 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 15.287 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 20.26 % ) " "Info: Total cell delay = 3.097 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.190 ns ( 79.74 % ) " "Info: Total interconnect delay = 12.190 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.287 ns" { uIR_14 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.287 ns" { uIR_14 {} uIR_14~combout {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 6.354ns 1.124ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.934ns 0.513ns 0.322ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR destination 3.995 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_6_expR\" to destination register is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1240 808 824 -1072 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.178 ns) 2.927 ns inst10 2 COMB LCCOMB_X25_Y8_N14 4 " "Info: 2: + IC(1.826 ns) + CELL(0.178 ns) = 2.927 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 4; COMB Node = 'inst10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { uIR_6_expR inst10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1304 800 848 -1240 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.602 ns) 3.995 ns alu_sta_bused:inst6\|reg8:inst1\|inst9 3 REG LCFF_X26_Y8_N25 2 " "Info: 3: + IC(0.466 ns) + CELL(0.602 ns) = 3.995 ns; Loc. = LCFF_X26_Y8_N25; Fanout = 2; REG Node = 'alu_sta_bused:inst6\|reg8:inst1\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 42.63 % ) " "Info: Total cell delay = 1.703 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 57.37 % ) " "Info: Total interconnect delay = 2.292 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.826ns 0.466ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.287 ns" { uIR_14 inst18~122 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.287 ns" { uIR_14 {} uIR_14~combout {} inst18~122 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|45~112 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst|74~58 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|69~3 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|74181:inst3|81 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14~117 {} alu_sta_bused:inst6|alu_bus:inst|alu:inst|inst14 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 6.354ns 1.124ns 1.137ns 0.305ns 1.190ns 1.215ns 0.865ns 0.000ns } { 0.000ns 0.934ns 0.513ns 0.322ns 0.178ns 0.521ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { uIR_6_expR inst10 alu_sta_bused:inst6|reg8:inst1|inst9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst10 {} alu_sta_bused:inst6|reg8:inst1|inst9 {} } { 0.000ns 0.000ns 1.826ns 0.466ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START_CP AdROM2 counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99 18.021 ns register " "Info: tco from clock \"START_CP\" to destination pin \"AdROM2\" through register \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99\" is 18.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 12.347 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to source register is 12.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.333 ns) + CELL(0.000 ns) 10.940 ns my_start:inst\|inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.333 ns) + CELL(0.000 ns) = 10.940 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.602 ns) 12.347 ns counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99 5 REG LCFF_X28_Y10_N9 4 " "Info: 5: + IC(0.805 ns) + CELL(0.602 ns) = 12.347 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 22.15 % ) " "Info: Total cell delay = 2.735 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.612 ns ( 77.85 % ) " "Info: Total interconnect delay = 9.612 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.347 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.347 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 6.333ns 0.805ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.397 ns + Longest register pin " "Info: + Longest register to pin delay is 5.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99 1 REG LCFF_X28_Y10_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N9; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\|99'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(3.036 ns) 5.397 ns AdROM2 2 PIN PIN_182 0 " "Info: 2: + IC(2.361 ns) + CELL(3.036 ns) = 5.397 ns; Loc. = PIN_182; Fanout = 0; PIN Node = 'AdROM2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 AdROM2 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -640 784 960 -624 "AdROM2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 56.25 % ) " "Info: Total cell delay = 3.036 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.361 ns ( 43.75 % ) " "Info: Total interconnect delay = 2.361 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 AdROM2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 {} AdROM2 {} } { 0.000ns 2.361ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.347 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.347 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 6.333ns 0.805ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 AdROM2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { counter_bus:uPC|uPC:inst|74161:inst|f74161:sub|99 {} AdROM2 {} } { 0.000ns 2.361ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR4_RAM_WRITE RAM_WRITE_SIG 11.141 ns Longest " "Info: Longest tpd from source pin \"uIR4_RAM_WRITE\" to destination pin \"RAM_WRITE_SIG\" is 11.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns uIR4_RAM_WRITE 1 PIN PIN_95 9 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_95; Fanout = 9; PIN Node = 'uIR4_RAM_WRITE'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4_RAM_WRITE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1344 144 160 -1176 "uIR4_RAM_WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.152 ns) + CELL(3.076 ns) 11.141 ns RAM_WRITE_SIG 2 PIN PIN_64 0 " "Info: 2: + IC(7.152 ns) + CELL(3.076 ns) = 11.141 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'RAM_WRITE_SIG'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.228 ns" { uIR4_RAM_WRITE RAM_WRITE_SIG } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1344 392 568 -1328 "RAM_WRITE_SIG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.989 ns ( 35.80 % ) " "Info: Total cell delay = 3.989 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.152 ns ( 64.20 % ) " "Info: Total interconnect delay = 7.152 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.141 ns" { uIR4_RAM_WRITE RAM_WRITE_SIG } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.141 ns" { uIR4_RAM_WRITE {} uIR4_RAM_WRITE~combout {} RAM_WRITE_SIG {} } { 0.000ns 0.000ns 7.152ns } { 0.000ns 0.913ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110 uIR23 START_CP 5.799 ns register " "Info: th for register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110\" (data pin = \"uIR23\", clock pin = \"START_CP\") is 5.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 12.365 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 12.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -1584 136 152 -1416 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.879 ns) 3.188 ns my_start:inst\|inst 2 REG LCFF_X22_Y12_N23 1 " "Info: 2: + IC(1.233 ns) + CELL(0.879 ns) = 3.188 ns; Loc. = LCFF_X22_Y12_N23; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.178 ns) 4.607 ns my_start:inst\|inst3 3 COMB LCCOMB_X25_Y8_N26 8 " "Info: 3: + IC(1.241 ns) + CELL(0.178 ns) = 4.607 ns; Loc. = LCCOMB_X25_Y8_N26; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.333 ns) + CELL(0.000 ns) 10.940 ns my_start:inst\|inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.333 ns) + CELL(0.000 ns) = 10.940 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.602 ns) 12.365 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X22_Y12_N31 2 " "Info: 5: + IC(0.823 ns) + CELL(0.602 ns) = 12.365 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 2; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 22.12 % ) " "Info: Total cell delay = 2.735 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.630 ns ( 77.88 % ) " "Info: Total interconnect delay = 9.630 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.365 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.365 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 6.333ns 0.823ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.852 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns uIR23 1 PIN PIN_127 1 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 1; PIN Node = 'uIR23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR23 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "C:/Users/lenovo/Desktop/大二下/计组课设/计组课设/final_design/final_design.bdf" { { -544 184 352 -528 "uIR23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.178 ns) 6.756 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110~2 2 COMB LCCOMB_X22_Y12_N30 1 " "Info: 2: + IC(5.674 ns) + CELL(0.178 ns) = 6.756 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { uIR23 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.852 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X22_Y12_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.852 ns; Loc. = LCFF_X22_Y12_N31; Fanout = 2; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.178 ns ( 17.19 % ) " "Info: Total cell delay = 1.178 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 82.81 % ) " "Info: Total interconnect delay = 5.674 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { uIR23 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { uIR23 {} uIR23~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.904ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.365 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.365 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.233ns 1.241ns 6.333ns 0.823ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { uIR23 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.852 ns" { uIR23 {} uIR23~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 5.674ns 0.000ns } { 0.000ns 0.904ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:17:28 2022 " "Info: Processing ended: Sun May 29 21:17:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Info: Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
