实验报告
======
  班级：通信1601  
  姓名：陆旸  
  学号：201608030106  

实验内容
-------
  实现单周期CPU的设计。

实验要求  
-------
  1. 硬件设计采用VHDL或Verilog语言，软件设计采用C/C++或SystemC语言，其它语言例如Chisel、MyHDL等也可选。

  2. 实验报告采用markdown语言，或者直接上传PDF文档

  3. 实验最终提交所有代码和文档

模拟环境
-------
  部件	配置	备注  
  CPU	core i7-4510U  	
  内存	：4GB	  
  操作系统：win10  

CPU指令集
--------

  基本指令集共有47条指令。  

  实现16条指令：LUI, AUIPC, ADDI, ANDI, ORI, XORI, LBU, SLTI, SRAI, JAL, SB, AND, OR, XOR, ADD, SUB

程序框架
-------

  实现的指令中：
  1. LUI存放立即数到rd的高20位，低12位置0；
  2. AUIPC将立即数与PC地址相加存放结果至rd的高20位，低20置0；
  3. ADDI将立即数与rs1相加的结果存放rd中；
  4. ANDI将立即数与rs1逻辑与的结果存放rd中；
  5. ORI将立即数与rs1逻辑或的结果存放rd中；
  6. XORI将立即数与rs1逻辑异或的结果存放rd中；
  7. LBU从内存中加载8位无符号数存放进rd中；
  8. SLTI，如果rs1比立即数小将1放入rd中，否则放0；
  9. SRAI根据立即数将rs1进行算数右移，结果存放于rd中；
  10. JAL将PC地址累加4存放入rd中；
  11. SB将存储器的低8位存入存储器中；
  12. AND将rs2与rs1的逻辑与的结果放入rd中；
  13. OR将rs2与rs1的逻辑或的结果放入rd中；
  14. XOR将rs2与rs1的逻辑异或的结果放入rd中；
  15. AND将rs2与rs1的和的结果放入rd中；
  16. SUB将rs2与rs1差的结果存放rd中；
  
  头文件与库文件声明如下
  
  	library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;

  入参定义如下，包括了输入输出、时钟、重置等信号。

	entity cpu_singlecycle is
		port(
			clk: in std_logic;
			reset: in std_logic;
			inst_addr: out std_logic_vector(31 downto 0);
			inst: in std_logic_vector(31 downto 0);
			data_addr: out std_logic_vector(31 downto 0);
			data_in: in std_logic_vector(31 downto 0);
			data_out: out std_logic_vector(31 downto 0);
			data_read: out std_logic;
			data_write: out std_logic
		);
	end entity cpu_singlecycle;
	
  结构部分，声明了需要使用的变量信号。ir表示当前执行的指令，pc表当前的指令的地址；7位的opcode，3位的funct3，7位的funct7，5位的偏移量，这四个变量由读取ir的指令译码获得，取到对应的值。寄存器rd,rs1,rs2存储ir中读取到的对应操作值地址，src1,src2将rs1,rs2中的地址对于的reg中的值转为32位保存。

		signal ir: std_logic_vector(31 downto 0);
		signal pc: std_logic_vector(31 downto 0);

		signal next_pc: std_logic_vector(31 downto 0);

		-- Fields in instruction
		signal opcode: std_logic_vector(6 downto 0);
		signal rd: std_logic_vector(4 downto 0);
		signal funct3: std_logic_vector(2 downto 0);
		signal rs1: std_logic_vector(4 downto 0);
		signal rs2: std_logic_vector(4 downto 0);
		signal funct7: std_logic_vector(6 downto 0);
		signal shamt: std_logic_vector(4 downto 0);
    	
    	        signal Imm31_12U : std_logic_vector(31 downto 0);
    	        signal Imm11_0I : std_logic_vector(31 downto 0);
    	        signal Imm20_1J : std_logic_vector(31 downto 0);
    	        signal Imm12_1B : std_logic_vector(31 downto 0);
    	        signal Imm11_0S : std_logic_vector(31 downto 0);

		signal src1: std_logic_vector(31 downto 0);
		signal src2: std_logic_vector(31 downto 0);
        
        	signal sb_a1: std_logic_vector(31 downto 0);
		signal sb_d1: std_logic_vector(31 downto 0);
		
		signal LUIresult: std_logic_vector(31 downto 0);
		signal AUIPCresult: std_logic_vector(31 downto 0);
		signal ADDIresult: std_logic_vector(31 downto 0);
		signal ANDIresult: std_logic_vector(31 downto 0);
		signal ORIresult: std_logic_vector(31 downto 0);
		signal XORIresult: std_logic_vector(31 downto 0);
		
		signal LBUresult: std_logic_vector(31 downto 0);
		signal SLTIresult: std_logic_vector(31 downto 0);
		signal SRAIresult: std_logic_vector(31 downto 0);
		signal JALresult: std_logic_vector(31 downto 0);
		
		signal SBresult: std_logic_vector(31 downto 0);
		signal ANDresult: std_logic_vector(31 downto 0);
		signal ORresult: std_logic_vector(31 downto 0);
		signal XORresult: std_logic_vector(31 downto 0);
		signal ADDresult: std_logic_vector(31 downto 0);
		signal SUBresult: std_logic_vector(31 downto 0);

		type regfile is array(natural range<>) of std_logic_vector(31 downto 0);
		signal regs: regfile(31 downto 0);
		
  reg_write为写操作的标记，当为'1'时表示需要将reg_write_data的值写入下标为reg_write_id的寄存器中。
  
		signal reg_write: std_logic;
		signal reg_write_id: std_logic_vector(4 downto 0);
		signal reg_write_data: std_logic_vector(31 downto 0);

  指令译码过程，获取各个信号相应的值：

		inst_addr <= pc;
		ir <= inst;

		-- Decode
		-- Not finished
		opcode <= ir(6 downto 0);
		rd <= ir(11 downto 7);
		funct3 <= ir(14 downto 12);
		rs1 <= ir(19 downto 15);
		rs2 <= ir(24 downto 20);
		funct7 <= ir(31 downto 25);
		shamt <= rs2;
		
		
		Imm31_12U <= ir(31 downto 12) & "000000000000";

		Imm11_0I <= "11111111111111111111" & ir(31 downto 20) when ir(31)='1' else
									"00000000000000000000" & ir(31 downto 20);
    		Imm20_1J <= "111111111111" & ir(31) & ir(19 downto 12) & ir(20) & ir(30 downto 21) when ir(31)='1' else
									"000000000000" & ir(31) & ir(19 downto 12) & ir(20) & ir(30 downto 21);
    		Imm11_0S <= "11111111111111111111" & ir(31 downto 25) & ir(11 downto 7) when ir(31)='1' else
									"00000000000000000000" & ir(31 downto 25) & ir(11 downto 7);
		Imm12_1B <= "11111111111111111111" & ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8) when ir(31)='1' else
									"00000000000000000000" & ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8);

		-- Read operands from register file
		src1 <= regs(TO_INTEGER(UNSIGNED(rs1)));
		src2 <= regs(TO_INTEGER(UNSIGNED(rs2)));
		
		sb_d1 <=  src2 and "11111111";
		sb_a1 <= STD_LOGIC_VECTOR (SIGNED(src1) + SIGNED(Imm11_0S));

		-- Prepare index and data to write into register file
		reg_write_id <= rd;

  执行阶段，根据指令译码获取到的值，计算出指令的结果。其中nextpc正常情况下+4，在满足BGE条件时跳转到对应地址。

		ADDIresult <= STD_LOGIC_VECTOR(SIGNED(src1) + SIGNED(Imm11_0I));
		SLTIresult <= "00000000000000000000000000000001" when TO_INTEGER(UNSIGNED(src1)) < TO_INTEGER(UNSIGNED(Imm11_0I)) else
						"00000000000000000000000000000000";
		ANDIresult <= src1 and Imm11_0I;
		ORIresult <= src1 or Imm11_0I;
		XORIresult <= src1 xor Imm11_0I;
		LUIresult <= Imm31_12U;
		AUIPCresult <= STD_LOGIC_VECTOR(SIGNED(pc) + SIGNED(Imm31_12U));
		
		ADDresult <= STD_LOGIC_VECTOR(SIGNED(src1) + SIGNED(src2));
		SUBresult <= STD_LOGIC_VECTOR(SIGNED(src1) - SIGNED(src2));
		ANDresult <= src1 and src2;
		ORresult <= src1 or src2;
		XORresult <= src1 xor src2;
		
		SRAIresult <= to_stdlogicvector( to_bitvector(src1) SRA to_integer(unsigned(shamt)) ) ;
		
		LBUresult <= "000000000000000000000000" & data_in(7 downto 0);
		JALresult <= STD_LOGIC_VECTOR(UNSIGNED(pc)+4);    

		reg_write_data <= ADDIresult when opcode = "0010011" and funct3 = "000" else
						  SLTIresult when opcode = "0010011" and funct3 = "010" else
						  XORIresult when opcode = "0010011" and funct3 = "100" else
						  ORIresult when opcode = "0010011" and funct3 = "110" else
						  ANDIresult when opcode = "0010011" and funct3 = "111" else
						  ANDresult when opcode = "0110011" and funct3 = "111" else
						  ORresult when opcode = "0110011" and funct3 = "110" else
						  XORresult when opcode = "0110011" and funct3 = "100" else
						  ADDresult when opcode = "0110011" and funct7 = "0000000" else
						  SUBresult when opcode = "0110011" and funct7 = "0100000" else
						  SRAIresult when opcode = "0010011" and funct7 = "0100000" else
						  LBUresult when opcode = "0000011" and funct3 = "100" else
						  JALresult when opcode = "1101111" else
					     "00000000000000000000000000000000";
		data_addr <= sb_a1 when opcode = "0100011" and funct3 = "000";
		data_out <= sb_d1 when	opcode = "0100011" and funct3 = "000";	    
		next_pc <= STD_LOGIC_VECTOR(UNSIGNED(pc) + UNSIGNED(Imm20_1J)) when opcode = "1101111" else
			       STD_LOGIC_VECTOR(UNSIGNED(pc) + UNSIGNED(Imm12_1B))  when opcode = "1100011" and funct3 = "110" and (SIGNED(src1) < SIGNED(src2)) else
			       STD_LOGIC_VECTOR(UNSIGNED(pc)+4);
						
  最后写回阶段，当时钟上跳时触发。

	process(clk)
		begin
			if(rising_edge(clk)) then
				if (reset='1') then
					pc <= "00000000000000000000000000000000";
					-- Clear register file?
				else
					pc <= next_pc;

					if (reg_write = '1') then
						regs(TO_INTEGER(UNSIGNED(reg_write_id))) <= reg_write_data;
					end if; -- reg_write = '1'
				end if; -- reset = '1'
			end if; -- rising_edge(clk)
		end process; -- clk

分析和结论
---------

  从测试记录来看，模拟器实现了对二进制指令文件的读入，指令功能的模拟，CPU和存储器状态的输出。

  根据分析结果，可以认为编写的模拟器实现了所要求的功能，完成了实验目标。

心得体会
-------

原本想分模块实现各个部件功能之后，再将其整合实现CPU。但是由于能力有限未能完成，不过还是已实现的部分模块的功能。在今后的学习过程中，
我希望能将这部分的能力进一步提升。CPU设计难度较大的，需要花很多的精力和时间在上面，但是这一切都很值得。
					
