# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab7_Part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part1/display_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:24 on Oct 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab7_Part1/display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display_decoder
# -- Compiling architecture Behavioral of display_decoder
# End time: 14:40:24 on Oct 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.display_decoder
# vsim work.display_decoder 
# Start time: 14:40:35 on Oct 27,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.display_decoder(behavioral)
add wave -position insertpoint sim:/display_decoder/*
do thing
# GetModuleFileName: The specified module could not be found.
# 
# 
do thing
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 14:47:42 on Oct 27,2024, Elapsed time: 0:07:07
# Errors: 0, Warnings: 0
