// Seed: 2535575745
module module_0 (
    output supply0 id_0
);
  tri1 id_2;
  reg  id_3;
  reg  id_4;
  assign id_4 = 1;
  if (1) assign id_2 = 1;
  else begin : LABEL_0
    begin : LABEL_0
      reg id_5;
      always id_5 <= 1;
      assign id_4 = id_3;
    end
    assign id_4 = 1 & id_4 / id_3;
    begin : LABEL_0
      begin : LABEL_0
        wor id_6 = 1;
      end
      wire id_7;
    end
  end
  wor id_8;
  assign id_0 = id_8;
  initial id_3 <= "";
  reg id_9;
  assign id_9 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri   id_4
);
  assign id_3 = 1'b0;
  or primCall (id_3, id_1, id_4, id_6);
  wire id_6;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_5 = 0;
endmodule
