- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and1_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id001 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bvand (var a 1) (var b 1))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and1_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and1_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and1_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and1_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and1_2/synthesize_sofa_bitwise/lakeroad_sofa_and1_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id001
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or1_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id002 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bvor (var a 1) (var b 1))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or1_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or1_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or1_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or1_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or1_2/synthesize_sofa_bitwise/lakeroad_sofa_or1_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id002
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor1_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id003 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bvxor (var a 1) (var b 1))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor1_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor1_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor1_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor1_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor1_2/synthesize_sofa_bitwise/lakeroad_sofa_xor1_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id003
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not1_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not1_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id004 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 1
    expr: (bvnot (var a 1))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not1_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not1_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not1_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not1_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not1_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not1_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not1_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not1_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not1_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not1_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not1_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not1_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not1_1/synthesize_sofa_bitwise/lakeroad_sofa_not1_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id004
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id005 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bvadd (var a 1) (var b 1))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id005
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id006 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bvsub (var a 1) (var b 1))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id006
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id007 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (bveq (var a 1) (var b 1)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id007
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id008 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (not (bveq (var a 1) (var b 1))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id008
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id009 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (bvugt (var a 1) (var b 1)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id009
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id010 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (bvult (var a 1) (var b 1)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id010
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id011 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (bvuge (var a 1) (var b 1)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id011
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule1_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule1_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule1_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id012 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 1
    expr: (bool->bitvector (bvule (var a 1) (var b 1)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule1_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule1_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule1_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id012
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux1_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux1_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux1_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux1_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux1_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id013 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 1
    expr: (circt-comb-mux (var a 1) (var b 1) (var c 1))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux1_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux1_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux1_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id013
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and2_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id014 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bvand (var a 2) (var b 2))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and2_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and2_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and2_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and2_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and2_2/synthesize_sofa_bitwise/lakeroad_sofa_and2_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id014
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or2_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id015 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bvor (var a 2) (var b 2))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or2_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or2_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or2_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or2_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or2_2/synthesize_sofa_bitwise/lakeroad_sofa_or2_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id015
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor2_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id016 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bvxor (var a 2) (var b 2))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor2_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor2_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor2_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor2_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor2_2/synthesize_sofa_bitwise/lakeroad_sofa_xor2_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id016
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not2_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not2_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id017 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 2
    expr: (bvnot (var a 2))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not2_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not2_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not2_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not2_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not2_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not2_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not2_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not2_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not2_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not2_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not2_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not2_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not2_1/synthesize_sofa_bitwise/lakeroad_sofa_not2_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id017
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id018 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bvadd (var a 2) (var b 2))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id018
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id019 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bvsub (var a 2) (var b 2))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id019
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id020 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (bveq (var a 2) (var b 2)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id020
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id021 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (not (bveq (var a 2) (var b 2))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id021
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id022 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (bvugt (var a 2) (var b 2)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id022
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id023 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (bvult (var a 2) (var b 2)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id023
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id024 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (bvuge (var a 2) (var b 2)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id024
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule2_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule2_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule2_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id025 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 2
    expr: (bool->bitvector (bvule (var a 2) (var b 2)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule2_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule2_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule2_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id025
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux2_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux2_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux2_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux2_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux2_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id026 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 2
    expr: (circt-comb-mux (var a 1) (var b 2) (var c 2))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux2_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux2_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux2_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id026
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and3_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id027 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bvand (var a 3) (var b 3))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and3_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and3_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and3_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and3_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and3_2/synthesize_sofa_bitwise/lakeroad_sofa_and3_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id027
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or3_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id028 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bvor (var a 3) (var b 3))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or3_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or3_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or3_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or3_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or3_2/synthesize_sofa_bitwise/lakeroad_sofa_or3_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id028
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor3_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id029 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bvxor (var a 3) (var b 3))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor3_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor3_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor3_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor3_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor3_2/synthesize_sofa_bitwise/lakeroad_sofa_xor3_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id029
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not3_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not3_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id030 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 3
    expr: (bvnot (var a 3))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not3_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not3_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not3_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not3_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not3_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not3_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not3_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not3_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not3_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not3_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not3_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not3_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not3_1/synthesize_sofa_bitwise/lakeroad_sofa_not3_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id030
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id031 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bvadd (var a 3) (var b 3))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id031
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id032 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bvsub (var a 3) (var b 3))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id032
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id033 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (bveq (var a 3) (var b 3)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id033
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id034 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (not (bveq (var a 3) (var b 3))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id034
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id035 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (bvugt (var a 3) (var b 3)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id035
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id036 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (bvult (var a 3) (var b 3)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id036
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id037 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (bvuge (var a 3) (var b 3)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id037
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule3_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule3_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule3_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id038 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 3
    expr: (bool->bitvector (bvule (var a 3) (var b 3)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule3_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule3_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule3_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id038
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux3_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux3_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux3_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux3_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux3_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id039 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 3
    expr: (circt-comb-mux (var a 1) (var b 3) (var c 3))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux3_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux3_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux3_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id039
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and4_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id040 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bvand (var a 4) (var b 4))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and4_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and4_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and4_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and4_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and4_2/synthesize_sofa_bitwise/lakeroad_sofa_and4_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id040
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or4_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id041 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bvor (var a 4) (var b 4))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or4_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or4_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or4_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or4_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or4_2/synthesize_sofa_bitwise/lakeroad_sofa_or4_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id041
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor4_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id042 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bvxor (var a 4) (var b 4))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor4_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor4_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor4_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor4_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor4_2/synthesize_sofa_bitwise/lakeroad_sofa_xor4_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id042
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not4_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not4_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id043 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 4
    expr: (bvnot (var a 4))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not4_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not4_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not4_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not4_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not4_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not4_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not4_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not4_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not4_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not4_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not4_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not4_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not4_1/synthesize_sofa_bitwise/lakeroad_sofa_not4_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id043
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id044 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bvadd (var a 4) (var b 4))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id044
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id045 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bvsub (var a 4) (var b 4))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id045
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id046 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (bveq (var a 4) (var b 4)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id046
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id047 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (not (bveq (var a 4) (var b 4))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id047
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id048 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (bvugt (var a 4) (var b 4)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id048
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id049 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (bvult (var a 4) (var b 4)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id049
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id050 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (bvuge (var a 4) (var b 4)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id050
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule4_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule4_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule4_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id051 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 4
    expr: (bool->bitvector (bvule (var a 4) (var b 4)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule4_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule4_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule4_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id051
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux4_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux4_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux4_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux4_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux4_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id052 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 4
    expr: (circt-comb-mux (var a 1) (var b 4) (var c 4))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux4_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux4_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux4_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id052
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and5_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id053 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bvand (var a 5) (var b 5))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and5_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and5_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and5_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and5_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and5_2/synthesize_sofa_bitwise/lakeroad_sofa_and5_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id053
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or5_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id054 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bvor (var a 5) (var b 5))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or5_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or5_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or5_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or5_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or5_2/synthesize_sofa_bitwise/lakeroad_sofa_or5_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id054
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor5_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id055 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bvxor (var a 5) (var b 5))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor5_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor5_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor5_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor5_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor5_2/synthesize_sofa_bitwise/lakeroad_sofa_xor5_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id055
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not5_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not5_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id056 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 5
    expr: (bvnot (var a 5))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not5_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not5_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not5_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not5_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not5_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not5_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not5_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not5_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not5_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not5_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not5_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not5_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not5_1/synthesize_sofa_bitwise/lakeroad_sofa_not5_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id056
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id057 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bvadd (var a 5) (var b 5))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id057
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id058 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bvsub (var a 5) (var b 5))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id058
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id059 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (bveq (var a 5) (var b 5)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id059
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id060 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (not (bveq (var a 5) (var b 5))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id060
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id061 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (bvugt (var a 5) (var b 5)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id061
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id062 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (bvult (var a 5) (var b 5)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id062
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id063 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (bvuge (var a 5) (var b 5)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id063
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule5_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule5_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule5_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id064 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 5
    expr: (bool->bitvector (bvule (var a 5) (var b 5)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule5_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule5_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule5_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id064
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux5_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux5_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux5_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux5_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux5_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id065 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 5
    expr: (circt-comb-mux (var a 1) (var b 5) (var c 5))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux5_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux5_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux5_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id065
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and6_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id066 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bvand (var a 6) (var b 6))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and6_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and6_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and6_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and6_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and6_2/synthesize_sofa_bitwise/lakeroad_sofa_and6_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id066
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or6_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id067 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bvor (var a 6) (var b 6))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or6_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or6_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or6_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or6_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or6_2/synthesize_sofa_bitwise/lakeroad_sofa_or6_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id067
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor6_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id068 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bvxor (var a 6) (var b 6))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor6_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor6_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor6_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor6_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor6_2/synthesize_sofa_bitwise/lakeroad_sofa_xor6_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id068
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not6_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not6_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id069 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 6
    expr: (bvnot (var a 6))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not6_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not6_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not6_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not6_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not6_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not6_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not6_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not6_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not6_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not6_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not6_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not6_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not6_1/synthesize_sofa_bitwise/lakeroad_sofa_not6_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id069
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id070 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bvadd (var a 6) (var b 6))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id070
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id071 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bvsub (var a 6) (var b 6))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id071
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id072 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (bveq (var a 6) (var b 6)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id072
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id073 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (not (bveq (var a 6) (var b 6))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id073
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id074 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (bvugt (var a 6) (var b 6)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id074
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id075 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (bvult (var a 6) (var b 6)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id075
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id076 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (bvuge (var a 6) (var b 6)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id076
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule6_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule6_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule6_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id077 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 6
    expr: (bool->bitvector (bvule (var a 6) (var b 6)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule6_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule6_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule6_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id077
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux6_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux6_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux6_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux6_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux6_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id078 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 6
    expr: (circt-comb-mux (var a 1) (var b 6) (var c 6))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux6_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux6_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux6_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id078
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and7_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id079 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bvand (var a 7) (var b 7))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and7_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and7_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and7_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and7_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and7_2/synthesize_sofa_bitwise/lakeroad_sofa_and7_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id079
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or7_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id080 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bvor (var a 7) (var b 7))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or7_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or7_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or7_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or7_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or7_2/synthesize_sofa_bitwise/lakeroad_sofa_or7_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id080
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor7_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id081 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bvxor (var a 7) (var b 7))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor7_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor7_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor7_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor7_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor7_2/synthesize_sofa_bitwise/lakeroad_sofa_xor7_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id081
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not7_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not7_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id082 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 7
    expr: (bvnot (var a 7))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not7_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not7_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not7_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not7_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not7_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not7_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not7_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not7_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not7_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not7_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not7_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not7_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not7_1/synthesize_sofa_bitwise/lakeroad_sofa_not7_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id082
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id083 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bvadd (var a 7) (var b 7))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id083
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id084 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bvsub (var a 7) (var b 7))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id084
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id085 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (bveq (var a 7) (var b 7)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id085
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id086 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (not (bveq (var a 7) (var b 7))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id086
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id087 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (bvugt (var a 7) (var b 7)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id087
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id088 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (bvult (var a 7) (var b 7)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id088
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id089 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (bvuge (var a 7) (var b 7)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id089
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule7_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule7_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule7_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id090 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 7
    expr: (bool->bitvector (bvule (var a 7) (var b 7)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule7_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule7_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule7_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id090
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux7_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux7_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux7_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux7_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux7_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id091 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 7
    expr: (circt-comb-mux (var a 1) (var b 7) (var c 7))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux7_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux7_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux7_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id091
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and8_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id092 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bvand (var a 8) (var b 8))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and8_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and8_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and8_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and8_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and8_2/synthesize_sofa_bitwise/lakeroad_sofa_and8_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id092
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or8_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id093 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bvor (var a 8) (var b 8))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or8_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or8_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or8_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or8_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or8_2/synthesize_sofa_bitwise/lakeroad_sofa_or8_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id093
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor8_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id094 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bvxor (var a 8) (var b 8))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor8_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor8_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor8_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor8_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor8_2/synthesize_sofa_bitwise/lakeroad_sofa_xor8_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id094
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not8_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not8_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id095 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 8
    expr: (bvnot (var a 8))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not8_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not8_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not8_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not8_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not8_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not8_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not8_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not8_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not8_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not8_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not8_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not8_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not8_1/synthesize_sofa_bitwise/lakeroad_sofa_not8_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id095
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id096 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bvadd (var a 8) (var b 8))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id096
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id097 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bvsub (var a 8) (var b 8))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id097
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id098 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (bveq (var a 8) (var b 8)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id098
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id099 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (not (bveq (var a 8) (var b 8))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id099
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id100 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (bvugt (var a 8) (var b 8)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id100
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id101 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (bvult (var a 8) (var b 8)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id101
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id102 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (bvuge (var a 8) (var b 8)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id102
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule8_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule8_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule8_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id103 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 8
    expr: (bool->bitvector (bvule (var a 8) (var b 8)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule8_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule8_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule8_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id103
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux8_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux8_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux8_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux8_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux8_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id104 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 8
    expr: (circt-comb-mux (var a 1) (var b 8) (var c 8))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux8_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux8_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux8_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id104
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and16_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id105 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bvand (var a 16) (var b 16))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and16_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and16_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and16_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and16_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and16_2/synthesize_sofa_bitwise/lakeroad_sofa_and16_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id105
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or16_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id106 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bvor (var a 16) (var b 16))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or16_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or16_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or16_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or16_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or16_2/synthesize_sofa_bitwise/lakeroad_sofa_or16_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id106
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor16_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id107 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bvxor (var a 16) (var b 16))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor16_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor16_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor16_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor16_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor16_2/synthesize_sofa_bitwise/lakeroad_sofa_xor16_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id107
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not16_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not16_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id108 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 16
    expr: (bvnot (var a 16))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not16_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not16_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not16_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not16_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not16_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not16_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not16_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not16_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not16_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not16_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not16_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not16_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not16_1/synthesize_sofa_bitwise/lakeroad_sofa_not16_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id108
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id109 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bvadd (var a 16) (var b 16))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id109
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id110 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bvsub (var a 16) (var b 16))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id110
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id111 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (bveq (var a 16) (var b 16)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id111
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id112 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (not (bveq (var a 16) (var b 16))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id112
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id113 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (bvugt (var a 16) (var b 16)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id113
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id114 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (bvult (var a 16) (var b 16)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id114
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id115 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (bvuge (var a 16) (var b 16)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id115
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule16_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule16_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule16_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id116 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 16
    expr: (bool->bitvector (bvule (var a 16) (var b 16)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule16_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule16_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule16_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id116
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux16_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux16_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux16_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux16_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux16_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id117 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 16
    expr: (circt-comb-mux (var a 1) (var b 16) (var c 16))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux16_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux16_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux16_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id117
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and32_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id118 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bvand (var a 32) (var b 32))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and32_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and32_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and32_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and32_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and32_2/synthesize_sofa_bitwise/lakeroad_sofa_and32_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id118
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or32_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id119 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bvor (var a 32) (var b 32))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or32_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or32_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or32_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or32_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or32_2/synthesize_sofa_bitwise/lakeroad_sofa_or32_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id119
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor32_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id120 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bvxor (var a 32) (var b 32))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor32_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor32_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor32_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor32_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor32_2/synthesize_sofa_bitwise/lakeroad_sofa_xor32_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id120
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not32_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not32_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id121 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 32
    expr: (bvnot (var a 32))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not32_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not32_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not32_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not32_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not32_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not32_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not32_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not32_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not32_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not32_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not32_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not32_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not32_1/synthesize_sofa_bitwise/lakeroad_sofa_not32_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id121
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id122 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bvadd (var a 32) (var b 32))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id122
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id123 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bvsub (var a 32) (var b 32))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id123
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id124 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (bveq (var a 32) (var b 32)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id124
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id125 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (not (bveq (var a 32) (var b 32))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id125
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id126 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (bvugt (var a 32) (var b 32)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id126
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id127 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (bvult (var a 32) (var b 32)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id127
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id128 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (bvuge (var a 32) (var b 32)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id128
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule32_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule32_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule32_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id129 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 32
    expr: (bool->bitvector (bvule (var a 32) (var b 32)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule32_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule32_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule32_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id129
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux32_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux32_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux32_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux32_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux32_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id130 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 32
    expr: (circt-comb-mux (var a 1) (var b 32) (var c 32))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux32_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux32_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux32_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id130
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and64_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id131 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bvand (var a 64) (var b 64))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and64_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and64_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and64_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and64_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and64_2/synthesize_sofa_bitwise/lakeroad_sofa_and64_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id131
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or64_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id132 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bvor (var a 64) (var b 64))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or64_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or64_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or64_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or64_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or64_2/synthesize_sofa_bitwise/lakeroad_sofa_or64_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id132
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor64_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id133 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bvxor (var a 64) (var b 64))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor64_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor64_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor64_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor64_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor64_2/synthesize_sofa_bitwise/lakeroad_sofa_xor64_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id133
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not64_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not64_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id134 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 64
    expr: (bvnot (var a 64))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not64_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not64_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not64_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not64_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not64_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not64_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not64_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not64_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not64_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not64_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not64_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not64_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not64_1/synthesize_sofa_bitwise/lakeroad_sofa_not64_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id134
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id135 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bvadd (var a 64) (var b 64))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id135
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id136 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bvsub (var a 64) (var b 64))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id136
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id137 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (bveq (var a 64) (var b 64)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id137
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id138 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (not (bveq (var a 64) (var b 64))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id138
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id139 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (bvugt (var a 64) (var b 64)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id139
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id140 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (bvult (var a 64) (var b 64)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id140
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id141 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (bvuge (var a 64) (var b 64)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id141
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule64_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule64_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule64_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id142 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 64
    expr: (bool->bitvector (bvule (var a 64) (var b 64)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule64_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule64_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule64_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id142
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux64_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux64_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux64_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux64_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux64_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id143 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 64
    expr: (circt-comb-mux (var a 1) (var b 64) (var c 64))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux64_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux64_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux64_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id143
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_and128_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id144 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bvand (var a 128) (var b 128))
    name: and
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_and128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_and128_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_and128_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_and128_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_and128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_and128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_and128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_and128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_and128_2
    implementation_sv_filepath: sofa/lakeroad_sofa_and128_2/synthesize_sofa_bitwise/lakeroad_sofa_and128_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id144
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_or128_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id145 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bvor (var a 128) (var b 128))
    name: or
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_or128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_or128_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_or128_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_or128_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_or128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_or128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_or128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_or128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_or128_2
    implementation_sv_filepath: sofa/lakeroad_sofa_or128_2/synthesize_sofa_bitwise/lakeroad_sofa_or128_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id145
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_xor128_2.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id146 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bvxor (var a 128) (var b 128))
    name: xor
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_xor128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_xor128_2.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_xor128_2.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_xor128_2.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_xor128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_xor128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_xor128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_xor128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_xor128_2
    implementation_sv_filepath: sofa/lakeroad_sofa_xor128_2/synthesize_sofa_bitwise/lakeroad_sofa_xor128_2.sv
    template: synthesize_sofa_bitwise
  instruction: *id146
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_dsp/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not128_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_dsp/lakeroad_xilinx_ultrascale_plus_not128_1.sv
    template: synthesize_xilinx_ultrascale_plus_dsp
  instruction: &id147 !!python/object:schema.Instruction
    arity: 1
    bitwidth: 128
    expr: (bvnot (var a 128))
    name: not
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_bitwise/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_not128_1
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1/synthesize_xilinx_ultrascale_plus_bitwise/lakeroad_xilinx_ultrascale_plus_not128_1.sv
    template: synthesize_xilinx_ultrascale_plus_bitwise
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not128_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_pfu/lakeroad_lattice_ecp5_not128_1.sv
    template: synthesize_lattice_ecp5_for_pfu
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not128_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ripple_pfu/lakeroad_lattice_ecp5_not128_1.sv
    template: synthesize_lattice_ecp5_for_ripple_pfu
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not128_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c/lakeroad_lattice_ecp5_not128_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_not128_1
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_not128_1/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_not128_1.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions: []
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_sofa_not128_1
    implementation_sv_filepath: sofa/lakeroad_sofa_not128_1/synthesize_sofa_bitwise/lakeroad_sofa_not128_1.sv
    template: synthesize_sofa_bitwise
  instruction: *id147
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_add128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_add128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id148 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bvadd (var a 128) (var b 128))
    name: add
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_add128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_add128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_add128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id148
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_sub128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_sub128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id149 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bvsub (var a 128) (var b 128))
    name: sub
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_sub128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_sub128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_sub128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id149
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_eq128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_eq128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id150 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (bveq (var a 128) (var b 128)))
    name: eq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_eq128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_eq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_eq128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id150
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_neq128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_neq128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id151 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (not (bveq (var a 128) (var b 128))))
    name: neq
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_neq128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_neq128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_neq128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id151
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ugt128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ugt128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id152 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (bvugt (var a 128) (var b 128)))
    name: ugt
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ugt128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ugt128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id152
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ult128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ult128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id153 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (bvult (var a 128) (var b 128)))
    name: ult
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ult128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ult128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ult128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id153
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_uge128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_uge128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id154 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (bvuge (var a 128) (var b 128)))
    name: uge
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_uge128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_uge128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_uge128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id154
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_ule128_2
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule128_2/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_ule128_2.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id155 !!python/object:schema.Instruction
    arity: 2
    bitwidth: 128
    expr: (bool->bitvector (bvule (var a 128) (var b 128)))
    name: ule
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_ule128_2
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_ule128_2/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_ule128_2.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id155
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.VivadoCompile
    log_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux128_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/vivado_log.txt
    synth_opt_place_route_relative_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux128_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/vivado/synth_opt_place_route.sv
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_xilinx_ultrascale_plus_mux128_3
    implementation_sv_filepath: xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux128_3/synthesize_xilinx_ultrascale_plus_kitchen_sink/lakeroad_xilinx_ultrascale_plus_mux128_3.sv
    template: synthesize_xilinx_ultrascale_plus_kitchen_sink
  instruction: &id156 !!python/object:schema.Instruction
    arity: 3
    bitwidth: 128
    expr: (circt-comb-mux (var a 1) (var b 128) (var c 128))
    name: mux
- !!python/object:schema.LakeroadInstructionExperiment
  compile_actions:
  - !!python/object:schema.YosysNextpnrCompile
    nextpnr_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_log.txt
    nextpnr_output_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/nextpnr_place_route.sv
    synth_json_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.json
    synth_sv_relative_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_synth.sv
    yosys_log_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/yosys_nextpnr/yosys_log.txt
  implementation_action: !!python/object:schema.ImplementationAction
    implementation_module_name: lakeroad_lattice_ecp5_mux128_3
    implementation_sv_filepath: lattice_ecp5/lakeroad_lattice_ecp5_mux128_3/synthesize_lattice_ecp5_for_ccu2c_tri/lakeroad_lattice_ecp5_mux128_3.sv
    template: synthesize_lattice_ecp5_for_ccu2c_tri
  instruction: *id156
