module Delay #(parameter Bits = 32)
(
	input clk,
	input [0:Bits-1] in,
	output reg [0:Bits-1] out
);

always @(posedge clk) out <= in;

endmodule