#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Oct 21 15:10:59 2020
# Process ID: 17088
# Current directory: C:/Users/aajos/Documents/GitHub/Lab07/Lab07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12564 C:\Users\aajos\Documents\GitHub\Lab07\Lab07\Lab07.xpr
# Log file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/vivado.log
# Journal file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/Lab07/Basys3.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1016.270 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/aajos/Documents/GitHub/Lab07/Basys3.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/aajos/Documents/GitHub/Lab07/Basys3.xdc
add_files -fileset constrs_1 -norecurse C:/Users/aajos/Documents/GitHub/Lab07/Basys3_07.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 21 15:13:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/synth_1/runme.log
[Wed Oct 21 15:13:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
set_property top sseg1_BCD [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 21 15:18:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Oct 21 15:19:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 21 15:22:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
close_project
****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Oct 22 07:19:40 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 22 07:19:40 2020...
open_project C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.270 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2325.441 ; gain = 1309.172
set_property PROGRAM.FILE {C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.runs/impl_1/sseg4_manual.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.runs/impl_1/sseg4_manual.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aajos/Documents/GitHub/Lab08/Lab08/Lab08.runs/impl_1/sseg4_manual.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D76DA
