   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"xmc4_scu.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	XMC_SCU_CLOCK_GetUsbClockSource:
  25              	.LFB129:
  26              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @file xmc4_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-06-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Initial version
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-11-30:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *      
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-03-09:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-04-15:
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-05-19:
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-14:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-15:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @endcond 
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC4_SCU_H
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HEADER FILES
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #include "xmc_common.h"
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup SCU
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * MACROS
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * ENUMS
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU40)
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)  
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)  
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock Control Register. 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                              as the source for P-Di
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             the source for external
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            sequence. */
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            address 0. */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             address 1. */
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  state.
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Define status of external hibernate control  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Hibernate domain event status
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   */
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects hibernate mode
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC input selection
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC status
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DATA STRUCTURES
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Low power modes
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API PROTOTYPES
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifdef __cplusplus
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** extern "C" {
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a DTSCON register.
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset is considered as a signed value.
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                           \b Range: \n 
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The temperature measured in C is given by (RESULT - 605) / 2.05 [C]
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \a NMIREQEN register.
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is in reset state.\n
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * has been enabled.\n
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  27              		.loc 1 1708 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  39              		.loc 1 1709 45
  40 0004 044B     		ldr	r3, .L3
  41 0006 9B69     		ldr	r3, [r3, #24]
  42              		.loc 1 1709 10
  43 0008 03F48033 		and	r3, r3, #65536
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  44              		.loc 1 1710 1
  45 000c 1846     		mov	r0, r3
  46 000e BD46     		mov	sp, r7
  47              	.LCFI2:
  48              		.cfi_def_cfa_register 13
  49              		@ sp needed
  50 0010 5DF8047B 		ldr	r7, [sp], #4
  51              	.LCFI3:
  52              		.cfi_restore 7
  53              		.cfi_def_cfa_offset 0
  54 0014 7047     		bx	lr
  55              	.L4:
  56 0016 00BF     		.align	2
  57              	.L3:
  58 0018 00460050 		.word	1342195200
  59              		.cfi_endproc
  60              	.LFE129:
  62              		.section	.text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  63              		.align	1
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu fpv4-sp-d16
  69              	XMC_SCU_CLOCK_GetWdtClockSource:
  70              	.LFB130:
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the clock source selected.
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  71              		.loc 1 1749 1
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76 0000 80B4     		push	{r7}
  77              	.LCFI4:
  78              		.cfi_def_cfa_offset 4
  79              		.cfi_offset 7, -4
  80 0002 00AF     		add	r7, sp, #0
  81              	.LCFI5:
  82              		.cfi_def_cfa_register 7
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  83              		.loc 1 1750 45
  84 0004 044B     		ldr	r3, .L7
  85 0006 5B6A     		ldr	r3, [r3, #36]
  86              		.loc 1 1750 10
  87 0008 03F44033 		and	r3, r3, #196608
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  88              		.loc 1 1751 1
  89 000c 1846     		mov	r0, r3
  90 000e BD46     		mov	sp, r7
  91              	.LCFI6:
  92              		.cfi_def_cfa_register 13
  93              		@ sp needed
  94 0010 5DF8047B 		ldr	r7, [sp], #4
  95              	.LCFI7:
  96              		.cfi_restore 7
  97              		.cfi_def_cfa_offset 0
  98 0014 7047     		bx	lr
  99              	.L8:
 100 0016 00BF     		.align	2
 101              	.L7:
 102 0018 00460050 		.word	1342195200
 103              		.cfi_endproc
 104              	.LFE130:
 106              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 107              		.align	1
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu fpv4-sp-d16
 113              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 114              	.LFB133:
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 115              		.loc 1 1878 1
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 1, uses_anonymous_args = 0
 119              		@ link register save eliminated.
 120 0000 80B4     		push	{r7}
 121              	.LCFI8:
 122              		.cfi_def_cfa_offset 4
 123              		.cfi_offset 7, -4
 124 0002 00AF     		add	r7, sp, #0
 125              	.LCFI9:
 126              		.cfi_def_cfa_register 7
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 127              		.loc 1 1879 48
 128 0004 054B     		ldr	r3, .L11
 129 0006 9B6A     		ldr	r3, [r3, #40]
 130              		.loc 1 1879 10
 131 0008 DBB2     		uxtb	r3, r3
 132 000a 03F00303 		and	r3, r3, #3
 133 000e DBB2     		uxtb	r3, r3
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 134              		.loc 1 1880 1
 135 0010 1846     		mov	r0, r3
 136 0012 BD46     		mov	sp, r7
 137              	.LCFI10:
 138              		.cfi_def_cfa_register 13
 139              		@ sp needed
 140 0014 5DF8047B 		ldr	r7, [sp], #4
 141              	.LCFI11:
 142              		.cfi_restore 7
 143              		.cfi_def_cfa_offset 0
 144 0018 7047     		bx	lr
 145              	.L12:
 146 001a 00BF     		.align	2
 147              	.L11:
 148 001c 00460050 		.word	1342195200
 149              		.cfi_endproc
 150              	.LFE133:
 152              		.section	.text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 160              	.LFB143:
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                       ((uint32_t)source);
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * decremented by 1 before configuring.
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
2130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the divider value.
2189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
2232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external clock input.
2273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external oscillator. 
2287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of high performance oscillator
2295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * are handled internally.
2348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of low power oscillator
2372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            and the configured values of dividers.
2428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 161              		.loc 1 2486 1
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              	.LCFI12:
 168              		.cfi_def_cfa_offset 4
 169              		.cfi_offset 7, -4
 170 0002 00AF     		add	r7, sp, #0
 171              	.LCFI13:
 172              		.cfi_def_cfa_register 7
2487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 173              		.loc 1 2487 26
 174 0004 064B     		ldr	r3, .L15
 175 0006 1A68     		ldr	r2, [r3]
 176              		.loc 1 2487 38
 177 0008 064B     		ldr	r3, .L15+4
 178 000a 1B69     		ldr	r3, [r3, #16]
 179              		.loc 1 2487 80
 180 000c 03F00103 		and	r3, r3, #1
 181              		.loc 1 2487 26
 182 0010 02FA03F3 		lsl	r3, r2, r3
2488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 183              		.loc 1 2488 1
 184 0014 1846     		mov	r0, r3
 185 0016 BD46     		mov	sp, r7
 186              	.LCFI14:
 187              		.cfi_def_cfa_register 13
 188              		@ sp needed
 189 0018 5DF8047B 		ldr	r7, [sp], #4
 190              	.LCFI15:
 191              		.cfi_restore 7
 192              		.cfi_def_cfa_offset 0
 193 001c 7047     		bx	lr
 194              	.L16:
 195 001e 00BF     		.align	2
 196              	.L15:
 197 0020 00000000 		.word	SystemCoreClock
 198 0024 00460050 		.word	1342195200
 199              		.cfi_endproc
 200              	.LFE143:
 202              		.section	.text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 203              		.align	1
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv4-sp-d16
 209              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 210              	.LFB160:
 211              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @file xmc_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @date 2016-03-09
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-11-30:
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2016-03-09:
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Optimization of write only registers
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @endcond 
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifndef XMC_SCU_H
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #define XMC_SCU_H
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * HEADER FILES
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc_common.h>
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup SCU
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU provides the following features,
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Power control
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4 
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Hibernate control 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Reset control
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Clock control
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock driver features:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Reset driver features:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif <br>
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Interrupt driver features:
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Hibernate driver features:
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Trap driver features:
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Parity driver features:
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Power driver features:
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Miscellaneous features:
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * MACROS
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * ENUMS
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   processing another request. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DATA TYPES
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DEVICE EXTENSIONS
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc1_scu.h>
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc4_scu.h>
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #else
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #error "Unspecified chipset"
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * API Prototypes
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifdef __cplusplus
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** extern "C" {
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                parameters of clock setup.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the cause of reset. 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 212              		.loc 2 426 1
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 1, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217 0000 80B4     		push	{r7}
 218              	.LCFI16:
 219              		.cfi_def_cfa_offset 4
 220              		.cfi_offset 7, -4
 221 0002 00AF     		add	r7, sp, #0
 222              	.LCFI17:
 223              		.cfi_def_cfa_register 7
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return SystemCoreClock;
 224              		.loc 2 427 10
 225 0004 034B     		ldr	r3, .L19
 226 0006 1B68     		ldr	r3, [r3]
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 227              		.loc 2 428 1
 228 0008 1846     		mov	r0, r3
 229 000a BD46     		mov	sp, r7
 230              	.LCFI18:
 231              		.cfi_def_cfa_register 13
 232              		@ sp needed
 233 000c 5DF8047B 		ldr	r7, [sp], #4
 234              	.LCFI19:
 235              		.cfi_restore 7
 236              		.cfi_def_cfa_offset 0
 237 0010 7047     		bx	lr
 238              	.L20:
 239 0012 00BF     		.align	2
 240              	.L19:
 241 0014 00000000 		.word	SystemCoreClock
 242              		.cfi_endproc
 243              	.LFE160:
 245              		.section	.text.XMC_SCU_GetMirrorStatus,"ax",%progbits
 246              		.align	1
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 250              		.fpu fpv4-sp-d16
 252              	XMC_SCU_GetMirrorStatus:
 253              	.LFB161:
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * bit fields are handled internally.
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral.
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * peripherals that support clock gating.
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is recommended to use this API before
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    using \a OR operation.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 254              		.loc 2 544 1
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 1, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 259 0000 80B4     		push	{r7}
 260              	.LCFI20:
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 7, -4
 263 0002 00AF     		add	r7, sp, #0
 264              	.LCFI21:
 265              		.cfi_def_cfa_register 7
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 266              		.loc 2 545 21
 267 0004 034B     		ldr	r3, .L23
 268 0006 D3F8C430 		ldr	r3, [r3, #196]
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 269              		.loc 2 546 1
 270 000a 1846     		mov	r0, r3
 271 000c BD46     		mov	sp, r7
 272              	.LCFI22:
 273              		.cfi_def_cfa_register 13
 274              		@ sp needed
 275 000e 5DF8047B 		ldr	r7, [sp], #4
 276              	.LCFI23:
 277              		.cfi_restore 7
 278              		.cfi_def_cfa_offset 0
 279 0012 7047     		bx	lr
 280              	.L24:
 281              		.align	2
 282              	.L23:
 283 0014 00400050 		.word	1342193664
 284              		.cfi_endproc
 285              	.LFE161:
 287              		.comm	event_handler_list,128,4
 288              		.section	.text.XMC_SCU_lDelay,"ax",%progbits
 289              		.align	1
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	XMC_SCU_lDelay:
 296              	.LFB162:
 297              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *      
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 298              		.loc 3 209 1
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 16
 301              		@ frame_needed = 1, uses_anonymous_args = 0
 302 0000 80B5     		push	{r7, lr}
 303              	.LCFI24:
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 7, -8
 306              		.cfi_offset 14, -4
 307 0002 84B0     		sub	sp, sp, #16
 308              	.LCFI25:
 309              		.cfi_def_cfa_offset 24
 310 0004 00AF     		add	r7, sp, #0
 311              	.LCFI26:
 312              		.cfi_def_cfa_register 7
 313 0006 7860     		str	r0, [r7, #4]
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 314              		.loc 3 212 3
 315 0008 FFF7FEFF 		bl	SystemCoreClockUpdate
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 316              		.loc 3 213 20
 317 000c 0C4B     		ldr	r3, .L28
 318 000e 1B68     		ldr	r3, [r3]
 319 0010 0C4A     		ldr	r2, .L28+4
 320 0012 A2FB0323 		umull	r2, r3, r2, r3
 321 0016 9A0C     		lsrs	r2, r3, #18
 322              		.loc 3 213 9
 323 0018 7B68     		ldr	r3, [r7, #4]
 324 001a 02FB03F3 		mul	r3, r2, r3
 325 001e 7B60     		str	r3, [r7, #4]
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 326              		.loc 3 215 10
 327 0020 0023     		movs	r3, #0
 328 0022 FB60     		str	r3, [r7, #12]
 329              		.loc 3 215 3
 330 0024 03E0     		b	.L26
 331              	.L27:
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     __NOP();
 332              		.loc 3 217 5 discriminator 3
 333              		.syntax unified
 334              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 335 0026 00BF     		nop
 336              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337              		.loc 3 215 27 discriminator 3
 338              		.thumb
 339              		.syntax unified
 340 0028 FB68     		ldr	r3, [r7, #12]
 341 002a 0133     		adds	r3, r3, #1
 342 002c FB60     		str	r3, [r7, #12]
 343              	.L26:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 344              		.loc 3 215 3 discriminator 1
 345 002e FA68     		ldr	r2, [r7, #12]
 346 0030 7B68     		ldr	r3, [r7, #4]
 347 0032 9A42     		cmp	r2, r3
 348 0034 F7D3     		bcc	.L27
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 349              		.loc 3 219 1
 350 0036 00BF     		nop
 351 0038 00BF     		nop
 352 003a 1037     		adds	r7, r7, #16
 353              	.LCFI27:
 354              		.cfi_def_cfa_offset 8
 355 003c BD46     		mov	sp, r7
 356              	.LCFI28:
 357              		.cfi_def_cfa_register 13
 358              		@ sp needed
 359 003e 80BD     		pop	{r7, pc}
 360              	.L29:
 361              		.align	2
 362              	.L28:
 363 0040 00000000 		.word	SystemCoreClock
 364 0044 83DE1B43 		.word	1125899907
 365              		.cfi_endproc
 366              	.LFE162:
 368              		.section	.text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 369              		.align	1
 370              		.global	XMC_SCU_INTERRUPT_EnableEvent
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 374              		.fpu fpv4-sp-d16
 376              	XMC_SCU_INTERRUPT_EnableEvent:
 377              	.LFB163:
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 378              		.loc 3 223 1
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 1, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 383 0000 80B4     		push	{r7}
 384              	.LCFI29:
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 7, -4
 387 0002 83B0     		sub	sp, sp, #12
 388              	.LCFI30:
 389              		.cfi_def_cfa_offset 16
 390 0004 00AF     		add	r7, sp, #0
 391              	.LCFI31:
 392              		.cfi_def_cfa_register 7
 393 0006 7860     		str	r0, [r7, #4]
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 394              		.loc 3 224 24
 395 0008 054B     		ldr	r3, .L31
 396 000a 9A68     		ldr	r2, [r3, #8]
 397 000c 0449     		ldr	r1, .L31
 398 000e 7B68     		ldr	r3, [r7, #4]
 399 0010 1343     		orrs	r3, r3, r2
 400 0012 8B60     		str	r3, [r1, #8]
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 401              		.loc 3 225 1
 402 0014 00BF     		nop
 403 0016 0C37     		adds	r7, r7, #12
 404              	.LCFI32:
 405              		.cfi_def_cfa_offset 4
 406 0018 BD46     		mov	sp, r7
 407              	.LCFI33:
 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 001a 5DF8047B 		ldr	r7, [sp], #4
 411              	.LCFI34:
 412              		.cfi_restore 7
 413              		.cfi_def_cfa_offset 0
 414 001e 7047     		bx	lr
 415              	.L32:
 416              		.align	2
 417              	.L31:
 418 0020 74400050 		.word	1342193780
 419              		.cfi_endproc
 420              	.LFE163:
 422              		.section	.text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 423              		.align	1
 424              		.global	XMC_SCU_INTERRUPT_DisableEvent
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 428              		.fpu fpv4-sp-d16
 430              	XMC_SCU_INTERRUPT_DisableEvent:
 431              	.LFB164:
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 432              		.loc 3 229 1
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 8
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436              		@ link register save eliminated.
 437 0000 80B4     		push	{r7}
 438              	.LCFI35:
 439              		.cfi_def_cfa_offset 4
 440              		.cfi_offset 7, -4
 441 0002 83B0     		sub	sp, sp, #12
 442              	.LCFI36:
 443              		.cfi_def_cfa_offset 16
 444 0004 00AF     		add	r7, sp, #0
 445              	.LCFI37:
 446              		.cfi_def_cfa_register 7
 447 0006 7860     		str	r0, [r7, #4]
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 448              		.loc 3 230 24
 449 0008 064B     		ldr	r3, .L34
 450 000a 9A68     		ldr	r2, [r3, #8]
 451              		.loc 3 230 37
 452 000c 7B68     		ldr	r3, [r7, #4]
 453 000e DB43     		mvns	r3, r3
 454              		.loc 3 230 24
 455 0010 0449     		ldr	r1, .L34
 456 0012 1340     		ands	r3, r3, r2
 457 0014 8B60     		str	r3, [r1, #8]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 458              		.loc 3 231 1
 459 0016 00BF     		nop
 460 0018 0C37     		adds	r7, r7, #12
 461              	.LCFI38:
 462              		.cfi_def_cfa_offset 4
 463 001a BD46     		mov	sp, r7
 464              	.LCFI39:
 465              		.cfi_def_cfa_register 13
 466              		@ sp needed
 467 001c 5DF8047B 		ldr	r7, [sp], #4
 468              	.LCFI40:
 469              		.cfi_restore 7
 470              		.cfi_def_cfa_offset 0
 471 0020 7047     		bx	lr
 472              	.L35:
 473 0022 00BF     		.align	2
 474              	.L34:
 475 0024 74400050 		.word	1342193780
 476              		.cfi_endproc
 477              	.LFE164:
 479              		.section	.text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 480              		.align	1
 481              		.global	XMC_SCU_INTERRUPT_TriggerEvent
 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 485              		.fpu fpv4-sp-d16
 487              	XMC_SCU_INTERRUPT_TriggerEvent:
 488              	.LFB165:
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 489              		.loc 3 235 1
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 8
 492              		@ frame_needed = 1, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 494 0000 80B4     		push	{r7}
 495              	.LCFI41:
 496              		.cfi_def_cfa_offset 4
 497              		.cfi_offset 7, -4
 498 0002 83B0     		sub	sp, sp, #12
 499              	.LCFI42:
 500              		.cfi_def_cfa_offset 16
 501 0004 00AF     		add	r7, sp, #0
 502              	.LCFI43:
 503              		.cfi_def_cfa_register 7
 504 0006 7860     		str	r0, [r7, #4]
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 505              		.loc 3 236 24
 506 0008 054B     		ldr	r3, .L37
 507 000a 1A69     		ldr	r2, [r3, #16]
 508 000c 0449     		ldr	r1, .L37
 509 000e 7B68     		ldr	r3, [r7, #4]
 510 0010 1343     		orrs	r3, r3, r2
 511 0012 0B61     		str	r3, [r1, #16]
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 512              		.loc 3 237 1
 513 0014 00BF     		nop
 514 0016 0C37     		adds	r7, r7, #12
 515              	.LCFI44:
 516              		.cfi_def_cfa_offset 4
 517 0018 BD46     		mov	sp, r7
 518              	.LCFI45:
 519              		.cfi_def_cfa_register 13
 520              		@ sp needed
 521 001a 5DF8047B 		ldr	r7, [sp], #4
 522              	.LCFI46:
 523              		.cfi_restore 7
 524              		.cfi_def_cfa_offset 0
 525 001e 7047     		bx	lr
 526              	.L38:
 527              		.align	2
 528              	.L37:
 529 0020 74400050 		.word	1342193780
 530              		.cfi_endproc
 531              	.LFE165:
 533              		.section	.text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 534              		.align	1
 535              		.global	XMC_SCU_INTERUPT_GetEventStatus
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	XMC_SCU_INTERUPT_GetEventStatus:
 542              	.LFB166:
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 543              		.loc 3 241 1
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 1, uses_anonymous_args = 0
 547              		@ link register save eliminated.
 548 0000 80B4     		push	{r7}
 549              	.LCFI47:
 550              		.cfi_def_cfa_offset 4
 551              		.cfi_offset 7, -4
 552 0002 00AF     		add	r7, sp, #0
 553              	.LCFI48:
 554              		.cfi_def_cfa_register 7
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 555              		.loc 3 242 24
 556 0004 034B     		ldr	r3, .L41
 557 0006 5B68     		ldr	r3, [r3, #4]
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 558              		.loc 3 243 1
 559 0008 1846     		mov	r0, r3
 560 000a BD46     		mov	sp, r7
 561              	.LCFI49:
 562              		.cfi_def_cfa_register 13
 563              		@ sp needed
 564 000c 5DF8047B 		ldr	r7, [sp], #4
 565              	.LCFI50:
 566              		.cfi_restore 7
 567              		.cfi_def_cfa_offset 0
 568 0010 7047     		bx	lr
 569              	.L42:
 570 0012 00BF     		.align	2
 571              	.L41:
 572 0014 74400050 		.word	1342193780
 573              		.cfi_endproc
 574              	.LFE166:
 576              		.section	.text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 577              		.align	1
 578              		.global	XMC_SCU_INTERRUPT_ClearEventStatus
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 582              		.fpu fpv4-sp-d16
 584              	XMC_SCU_INTERRUPT_ClearEventStatus:
 585              	.LFB167:
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 586              		.loc 3 247 1
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 8
 589              		@ frame_needed = 1, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 591 0000 80B4     		push	{r7}
 592              	.LCFI51:
 593              		.cfi_def_cfa_offset 4
 594              		.cfi_offset 7, -4
 595 0002 83B0     		sub	sp, sp, #12
 596              	.LCFI52:
 597              		.cfi_def_cfa_offset 16
 598 0004 00AF     		add	r7, sp, #0
 599              	.LCFI53:
 600              		.cfi_def_cfa_register 7
 601 0006 7860     		str	r0, [r7, #4]
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 602              		.loc 3 248 16
 603 0008 044A     		ldr	r2, .L44
 604              		.loc 3 248 24
 605 000a 7B68     		ldr	r3, [r7, #4]
 606 000c D360     		str	r3, [r2, #12]
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 607              		.loc 3 249 1
 608 000e 00BF     		nop
 609 0010 0C37     		adds	r7, r7, #12
 610              	.LCFI54:
 611              		.cfi_def_cfa_offset 4
 612 0012 BD46     		mov	sp, r7
 613              	.LCFI55:
 614              		.cfi_def_cfa_register 13
 615              		@ sp needed
 616 0014 5DF8047B 		ldr	r7, [sp], #4
 617              	.LCFI56:
 618              		.cfi_restore 7
 619              		.cfi_def_cfa_offset 0
 620 0018 7047     		bx	lr
 621              	.L45:
 622 001a 00BF     		.align	2
 623              	.L44:
 624 001c 74400050 		.word	1342193780
 625              		.cfi_endproc
 626              	.LFE167:
 628              		.section	.text.XMC_SCU_GetBootMode,"ax",%progbits
 629              		.align	1
 630              		.global	XMC_SCU_GetBootMode
 631              		.syntax unified
 632              		.thumb
 633              		.thumb_func
 634              		.fpu fpv4-sp-d16
 636              	XMC_SCU_GetBootMode:
 637              	.LFB168:
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 638              		.loc 3 254 1
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 0
 641              		@ frame_needed = 1, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 643 0000 80B4     		push	{r7}
 644              	.LCFI57:
 645              		.cfi_def_cfa_offset 4
 646              		.cfi_offset 7, -4
 647 0002 00AF     		add	r7, sp, #0
 648              	.LCFI58:
 649              		.cfi_def_cfa_register 7
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 650              		.loc 3 255 32
 651 0004 044B     		ldr	r3, .L48
 652 0006 1B69     		ldr	r3, [r3, #16]
 653              		.loc 3 255 10
 654 0008 03F47063 		and	r3, r3, #3840
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 655              		.loc 3 256 1
 656 000c 1846     		mov	r0, r3
 657 000e BD46     		mov	sp, r7
 658              	.LCFI59:
 659              		.cfi_def_cfa_register 13
 660              		@ sp needed
 661 0010 5DF8047B 		ldr	r7, [sp], #4
 662              	.LCFI60:
 663              		.cfi_restore 7
 664              		.cfi_def_cfa_offset 0
 665 0014 7047     		bx	lr
 666              	.L49:
 667 0016 00BF     		.align	2
 668              	.L48:
 669 0018 00400050 		.word	1342193664
 670              		.cfi_endproc
 671              	.LFE168:
 673              		.section	.text.XMC_SCU_SetBootMode,"ax",%progbits
 674              		.align	1
 675              		.global	XMC_SCU_SetBootMode
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 679              		.fpu fpv4-sp-d16
 681              	XMC_SCU_SetBootMode:
 682              	.LFB169:
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 683              		.loc 3 260 1
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 8
 686              		@ frame_needed = 1, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 688 0000 80B4     		push	{r7}
 689              	.LCFI61:
 690              		.cfi_def_cfa_offset 4
 691              		.cfi_offset 7, -4
 692 0002 83B0     		sub	sp, sp, #12
 693              	.LCFI62:
 694              		.cfi_def_cfa_offset 16
 695 0004 00AF     		add	r7, sp, #0
 696              	.LCFI63:
 697              		.cfi_def_cfa_register 7
 698 0006 0346     		mov	r3, r0
 699 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 700              		.loc 3 261 14
 701 000a 044A     		ldr	r2, .L51
 702              		.loc 3 261 24
 703 000c FB88     		ldrh	r3, [r7, #6]
 704              		.loc 3 261 22
 705 000e 1361     		str	r3, [r2, #16]
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 706              		.loc 3 262 1
 707 0010 00BF     		nop
 708 0012 0C37     		adds	r7, r7, #12
 709              	.LCFI64:
 710              		.cfi_def_cfa_offset 4
 711 0014 BD46     		mov	sp, r7
 712              	.LCFI65:
 713              		.cfi_def_cfa_register 13
 714              		@ sp needed
 715 0016 5DF8047B 		ldr	r7, [sp], #4
 716              	.LCFI66:
 717              		.cfi_restore 7
 718              		.cfi_def_cfa_offset 0
 719 001a 7047     		bx	lr
 720              	.L52:
 721              		.align	2
 722              	.L51:
 723 001c 00400050 		.word	1342193664
 724              		.cfi_endproc
 725              	.LFE169:
 727              		.section	.text.XMC_SCU_ReadGPR,"ax",%progbits
 728              		.align	1
 729              		.global	XMC_SCU_ReadGPR
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	XMC_SCU_ReadGPR:
 736              	.LFB170:
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 737              		.loc 3 266 1
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 8
 740              		@ frame_needed = 1, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 742 0000 80B4     		push	{r7}
 743              	.LCFI67:
 744              		.cfi_def_cfa_offset 4
 745              		.cfi_offset 7, -4
 746 0002 83B0     		sub	sp, sp, #12
 747              	.LCFI68:
 748              		.cfi_def_cfa_offset 16
 749 0004 00AF     		add	r7, sp, #0
 750              	.LCFI69:
 751              		.cfi_def_cfa_register 7
 752 0006 7860     		str	r0, [r7, #4]
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 753              		.loc 3 267 22
 754 0008 054A     		ldr	r2, .L55
 755              		.loc 3 267 27
 756 000a 7B68     		ldr	r3, [r7, #4]
 757 000c 0A33     		adds	r3, r3, #10
 758 000e 9B00     		lsls	r3, r3, #2
 759 0010 1344     		add	r3, r3, r2
 760 0012 5B68     		ldr	r3, [r3, #4]
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 761              		.loc 3 268 1
 762 0014 1846     		mov	r0, r3
 763 0016 0C37     		adds	r7, r7, #12
 764              	.LCFI70:
 765              		.cfi_def_cfa_offset 4
 766 0018 BD46     		mov	sp, r7
 767              	.LCFI71:
 768              		.cfi_def_cfa_register 13
 769              		@ sp needed
 770 001a 5DF8047B 		ldr	r7, [sp], #4
 771              	.LCFI72:
 772              		.cfi_restore 7
 773              		.cfi_def_cfa_offset 0
 774 001e 7047     		bx	lr
 775              	.L56:
 776              		.align	2
 777              	.L55:
 778 0020 00400050 		.word	1342193664
 779              		.cfi_endproc
 780              	.LFE170:
 782              		.section	.text.XMC_SCU_WriteGPR,"ax",%progbits
 783              		.align	1
 784              		.global	XMC_SCU_WriteGPR
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu fpv4-sp-d16
 790              	XMC_SCU_WriteGPR:
 791              	.LFB171:
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 792              		.loc 3 272 1
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 8
 795              		@ frame_needed = 1, uses_anonymous_args = 0
 796              		@ link register save eliminated.
 797 0000 80B4     		push	{r7}
 798              	.LCFI73:
 799              		.cfi_def_cfa_offset 4
 800              		.cfi_offset 7, -4
 801 0002 83B0     		sub	sp, sp, #12
 802              	.LCFI74:
 803              		.cfi_def_cfa_offset 16
 804 0004 00AF     		add	r7, sp, #0
 805              	.LCFI75:
 806              		.cfi_def_cfa_register 7
 807 0006 7860     		str	r0, [r7, #4]
 808 0008 3960     		str	r1, [r7]
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 809              		.loc 3 273 14
 810 000a 064A     		ldr	r2, .L58
 811              		.loc 3 273 27
 812 000c 7B68     		ldr	r3, [r7, #4]
 813 000e 0A33     		adds	r3, r3, #10
 814 0010 9B00     		lsls	r3, r3, #2
 815 0012 1344     		add	r3, r3, r2
 816 0014 3A68     		ldr	r2, [r7]
 817 0016 5A60     		str	r2, [r3, #4]
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 818              		.loc 3 274 1
 819 0018 00BF     		nop
 820 001a 0C37     		adds	r7, r7, #12
 821              	.LCFI76:
 822              		.cfi_def_cfa_offset 4
 823 001c BD46     		mov	sp, r7
 824              	.LCFI77:
 825              		.cfi_def_cfa_register 13
 826              		@ sp needed
 827 001e 5DF8047B 		ldr	r7, [sp], #4
 828              	.LCFI78:
 829              		.cfi_restore 7
 830              		.cfi_def_cfa_offset 0
 831 0022 7047     		bx	lr
 832              	.L59:
 833              		.align	2
 834              	.L58:
 835 0024 00400050 		.word	1342193664
 836              		.cfi_endproc
 837              	.LFE171:
 839              		.section	.text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 840              		.align	1
 841              		.global	XMC_SCU_EnableOutOfRangeComparator
 842              		.syntax unified
 843              		.thumb
 844              		.thumb_func
 845              		.fpu fpv4-sp-d16
 847              	XMC_SCU_EnableOutOfRangeComparator:
 848              	.LFB172:
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 849              		.loc 3 278 1
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 8
 852              		@ frame_needed = 1, uses_anonymous_args = 0
 853              		@ link register save eliminated.
 854 0000 80B4     		push	{r7}
 855              	.LCFI79:
 856              		.cfi_def_cfa_offset 4
 857              		.cfi_offset 7, -4
 858 0002 83B0     		sub	sp, sp, #12
 859              	.LCFI80:
 860              		.cfi_def_cfa_offset 16
 861 0004 00AF     		add	r7, sp, #0
 862              	.LCFI81:
 863              		.cfi_def_cfa_register 7
 864 0006 7860     		str	r0, [r7, #4]
 865 0008 3960     		str	r1, [r7]
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 866              		.loc 3 282 30
 867 000a 0A4A     		ldr	r2, .L61
 868 000c 7B68     		ldr	r3, [r7, #4]
 869 000e 2833     		adds	r3, r3, #40
 870 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 871              		.loc 3 282 33
 872 0014 0121     		movs	r1, #1
 873 0016 3B68     		ldr	r3, [r7]
 874 0018 01FA03F3 		lsl	r3, r1, r3
 875              		.loc 3 282 30
 876 001c 0549     		ldr	r1, .L61
 877 001e 1A43     		orrs	r2, r2, r3
 878 0020 7B68     		ldr	r3, [r7, #4]
 879 0022 2833     		adds	r3, r3, #40
 880 0024 41F82320 		str	r2, [r1, r3, lsl #2]
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 881              		.loc 3 283 1
 882 0028 00BF     		nop
 883 002a 0C37     		adds	r7, r7, #12
 884              	.LCFI82:
 885              		.cfi_def_cfa_offset 4
 886 002c BD46     		mov	sp, r7
 887              	.LCFI83:
 888              		.cfi_def_cfa_register 13
 889              		@ sp needed
 890 002e 5DF8047B 		ldr	r7, [sp], #4
 891              	.LCFI84:
 892              		.cfi_restore 7
 893              		.cfi_def_cfa_offset 0
 894 0032 7047     		bx	lr
 895              	.L62:
 896              		.align	2
 897              	.L61:
 898 0034 00400050 		.word	1342193664
 899              		.cfi_endproc
 900              	.LFE172:
 902              		.section	.text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 903              		.align	1
 904              		.global	XMC_SCU_DisableOutOfRangeComparator
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	XMC_SCU_DisableOutOfRangeComparator:
 911              	.LFB173:
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 912              		.loc 3 287 1
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 8
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 917 0000 80B4     		push	{r7}
 918              	.LCFI85:
 919              		.cfi_def_cfa_offset 4
 920              		.cfi_offset 7, -4
 921 0002 83B0     		sub	sp, sp, #12
 922              	.LCFI86:
 923              		.cfi_def_cfa_offset 16
 924 0004 00AF     		add	r7, sp, #0
 925              	.LCFI87:
 926              		.cfi_def_cfa_register 7
 927 0006 7860     		str	r0, [r7, #4]
 928 0008 3960     		str	r1, [r7]
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 929              		.loc 3 291 30
 930 000a 0B4A     		ldr	r2, .L64
 931 000c 7B68     		ldr	r3, [r7, #4]
 932 000e 2833     		adds	r3, r3, #40
 933 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 934              		.loc 3 291 49
 935 0014 0121     		movs	r1, #1
 936 0016 3B68     		ldr	r3, [r7]
 937 0018 01FA03F3 		lsl	r3, r1, r3
 938              		.loc 3 291 33
 939 001c DB43     		mvns	r3, r3
 940              		.loc 3 291 30
 941 001e 0649     		ldr	r1, .L64
 942 0020 1A40     		ands	r2, r2, r3
 943 0022 7B68     		ldr	r3, [r7, #4]
 944 0024 2833     		adds	r3, r3, #40
 945 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 946              		.loc 3 292 1
 947 002a 00BF     		nop
 948 002c 0C37     		adds	r7, r7, #12
 949              	.LCFI88:
 950              		.cfi_def_cfa_offset 4
 951 002e BD46     		mov	sp, r7
 952              	.LCFI89:
 953              		.cfi_def_cfa_register 13
 954              		@ sp needed
 955 0030 5DF8047B 		ldr	r7, [sp], #4
 956              	.LCFI90:
 957              		.cfi_restore 7
 958              		.cfi_def_cfa_offset 0
 959 0034 7047     		bx	lr
 960              	.L65:
 961 0036 00BF     		.align	2
 962              	.L64:
 963 0038 00400050 		.word	1342193664
 964              		.cfi_endproc
 965              	.LFE173:
 967              		.section	.text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 968              		.align	1
 969              		.global	XMC_SCU_CalibrateTemperatureSensor
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu fpv4-sp-d16
 975              	XMC_SCU_CalibrateTemperatureSensor:
 976              	.LFB174:
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 977              		.loc 3 296 1
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 8
 980              		@ frame_needed = 1, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 982 0000 80B4     		push	{r7}
 983              	.LCFI91:
 984              		.cfi_def_cfa_offset 4
 985              		.cfi_offset 7, -4
 986 0002 83B0     		sub	sp, sp, #12
 987              	.LCFI92:
 988              		.cfi_def_cfa_offset 16
 989 0004 00AF     		add	r7, sp, #0
 990              	.LCFI93:
 991              		.cfi_def_cfa_register 7
 992 0006 7860     		str	r0, [r7, #4]
 993 0008 3960     		str	r1, [r7]
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 994              		.loc 3 297 44
 995 000a 7B68     		ldr	r3, [r7, #4]
 996 000c 1A01     		lsls	r2, r3, #4
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 997              		.loc 3 298 41
 998 000e 3B68     		ldr	r3, [r7]
 999 0010 DB02     		lsls	r3, r3, #11
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 1000              		.loc 3 297 78
 1001 0012 1343     		orrs	r3, r3, r2
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 1002              		.loc 3 297 14
 1003 0014 054A     		ldr	r2, .L67
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 1004              		.loc 3 299 77
 1005 0016 43F40803 		orr	r3, r3, #8912896
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 1006              		.loc 3 297 23
 1007 001a C2F88C30 		str	r3, [r2, #140]
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1008              		.loc 3 301 1
 1009 001e 00BF     		nop
 1010 0020 0C37     		adds	r7, r7, #12
 1011              	.LCFI94:
 1012              		.cfi_def_cfa_offset 4
 1013 0022 BD46     		mov	sp, r7
 1014              	.LCFI95:
 1015              		.cfi_def_cfa_register 13
 1016              		@ sp needed
 1017 0024 5DF8047B 		ldr	r7, [sp], #4
 1018              	.LCFI96:
 1019              		.cfi_restore 7
 1020              		.cfi_def_cfa_offset 0
 1021 0028 7047     		bx	lr
 1022              	.L68:
 1023 002a 00BF     		.align	2
 1024              	.L67:
 1025 002c 00400050 		.word	1342193664
 1026              		.cfi_endproc
 1027              	.LFE174:
 1029              		.section	.text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 1030              		.align	1
 1031              		.global	XMC_SCU_EnableTemperatureSensor
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1035              		.fpu fpv4-sp-d16
 1037              	XMC_SCU_EnableTemperatureSensor:
 1038              	.LFB175:
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1039              		.loc 3 304 1
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 1, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 1044 0000 80B4     		push	{r7}
 1045              	.LCFI97:
 1046              		.cfi_def_cfa_offset 4
 1047              		.cfi_offset 7, -4
 1048 0002 00AF     		add	r7, sp, #0
 1049              	.LCFI98:
 1050              		.cfi_def_cfa_register 7
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 1051              		.loc 3 305 23
 1052 0004 064B     		ldr	r3, .L70
 1053 0006 D3F88C30 		ldr	r3, [r3, #140]
 1054 000a 054A     		ldr	r2, .L70
 1055 000c 23F00103 		bic	r3, r3, #1
 1056 0010 C2F88C30 		str	r3, [r2, #140]
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1057              		.loc 3 306 1
 1058 0014 00BF     		nop
 1059 0016 BD46     		mov	sp, r7
 1060              	.LCFI99:
 1061              		.cfi_def_cfa_register 13
 1062              		@ sp needed
 1063 0018 5DF8047B 		ldr	r7, [sp], #4
 1064              	.LCFI100:
 1065              		.cfi_restore 7
 1066              		.cfi_def_cfa_offset 0
 1067 001c 7047     		bx	lr
 1068              	.L71:
 1069 001e 00BF     		.align	2
 1070              	.L70:
 1071 0020 00400050 		.word	1342193664
 1072              		.cfi_endproc
 1073              	.LFE175:
 1075              		.section	.text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 1076              		.align	1
 1077              		.global	XMC_SCU_DisableTemperatureSensor
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	XMC_SCU_DisableTemperatureSensor:
 1084              	.LFB176:
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1085              		.loc 3 310 1
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 0
 1088              		@ frame_needed = 1, uses_anonymous_args = 0
 1089              		@ link register save eliminated.
 1090 0000 80B4     		push	{r7}
 1091              	.LCFI101:
 1092              		.cfi_def_cfa_offset 4
 1093              		.cfi_offset 7, -4
 1094 0002 00AF     		add	r7, sp, #0
 1095              	.LCFI102:
 1096              		.cfi_def_cfa_register 7
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 1097              		.loc 3 311 23
 1098 0004 064B     		ldr	r3, .L73
 1099 0006 D3F88C30 		ldr	r3, [r3, #140]
 1100 000a 054A     		ldr	r2, .L73
 1101 000c 43F00103 		orr	r3, r3, #1
 1102 0010 C2F88C30 		str	r3, [r2, #140]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1103              		.loc 3 312 1
 1104 0014 00BF     		nop
 1105 0016 BD46     		mov	sp, r7
 1106              	.LCFI103:
 1107              		.cfi_def_cfa_register 13
 1108              		@ sp needed
 1109 0018 5DF8047B 		ldr	r7, [sp], #4
 1110              	.LCFI104:
 1111              		.cfi_restore 7
 1112              		.cfi_def_cfa_offset 0
 1113 001c 7047     		bx	lr
 1114              	.L74:
 1115 001e 00BF     		.align	2
 1116              	.L73:
 1117 0020 00400050 		.word	1342193664
 1118              		.cfi_endproc
 1119              	.LFE176:
 1121              		.section	.text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1122              		.align	1
 1123              		.global	XMC_SCU_IsTemperatureSensorEnabled
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1127              		.fpu fpv4-sp-d16
 1129              	XMC_SCU_IsTemperatureSensorEnabled:
 1130              	.LFB177:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1131              		.loc 3 316 1
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 0
 1134              		@ frame_needed = 1, uses_anonymous_args = 0
 1135              		@ link register save eliminated.
 1136 0000 80B4     		push	{r7}
 1137              	.LCFI105:
 1138              		.cfi_def_cfa_offset 4
 1139              		.cfi_offset 7, -4
 1140 0002 00AF     		add	r7, sp, #0
 1141              	.LCFI106:
 1142              		.cfi_def_cfa_register 7
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1143              		.loc 3 317 23
 1144 0004 074B     		ldr	r3, .L77
 1145 0006 D3F88C30 		ldr	r3, [r3, #140]
 1146              		.loc 3 317 32
 1147 000a 03F00103 		and	r3, r3, #1
 1148              		.loc 3 317 62
 1149 000e 002B     		cmp	r3, #0
 1150 0010 0CBF     		ite	eq
 1151 0012 0123     		moveq	r3, #1
 1152 0014 0023     		movne	r3, #0
 1153 0016 DBB2     		uxtb	r3, r3
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1154              		.loc 3 318 1
 1155 0018 1846     		mov	r0, r3
 1156 001a BD46     		mov	sp, r7
 1157              	.LCFI107:
 1158              		.cfi_def_cfa_register 13
 1159              		@ sp needed
 1160 001c 5DF8047B 		ldr	r7, [sp], #4
 1161              	.LCFI108:
 1162              		.cfi_restore 7
 1163              		.cfi_def_cfa_offset 0
 1164 0020 7047     		bx	lr
 1165              	.L78:
 1166 0022 00BF     		.align	2
 1167              	.L77:
 1168 0024 00400050 		.word	1342193664
 1169              		.cfi_endproc
 1170              	.LFE177:
 1172              		.section	.text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1173              		.align	1
 1174              		.global	XMC_SCU_IsTemperatureSensorReady
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu fpv4-sp-d16
 1180              	XMC_SCU_IsTemperatureSensorReady:
 1181              	.LFB178:
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1182              		.loc 3 322 1
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 1, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 1187 0000 80B4     		push	{r7}
 1188              	.LCFI109:
 1189              		.cfi_def_cfa_offset 4
 1190              		.cfi_offset 7, -4
 1191 0002 00AF     		add	r7, sp, #0
 1192              	.LCFI110:
 1193              		.cfi_def_cfa_register 7
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1194              		.loc 3 323 23
 1195 0004 074B     		ldr	r3, .L81
 1196 0006 D3F89030 		ldr	r3, [r3, #144]
 1197              		.loc 3 323 33
 1198 000a 03F48043 		and	r3, r3, #16384
 1199              		.loc 3 323 64
 1200 000e 002B     		cmp	r3, #0
 1201 0010 14BF     		ite	ne
 1202 0012 0123     		movne	r3, #1
 1203 0014 0023     		moveq	r3, #0
 1204 0016 DBB2     		uxtb	r3, r3
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1205              		.loc 3 324 1
 1206 0018 1846     		mov	r0, r3
 1207 001a BD46     		mov	sp, r7
 1208              	.LCFI111:
 1209              		.cfi_def_cfa_register 13
 1210              		@ sp needed
 1211 001c 5DF8047B 		ldr	r7, [sp], #4
 1212              	.LCFI112:
 1213              		.cfi_restore 7
 1214              		.cfi_def_cfa_offset 0
 1215 0020 7047     		bx	lr
 1216              	.L82:
 1217 0022 00BF     		.align	2
 1218              	.L81:
 1219 0024 00400050 		.word	1342193664
 1220              		.cfi_endproc
 1221              	.LFE178:
 1223              		.section	.text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1224              		.align	1
 1225              		.global	XMC_SCU_StartTemperatureMeasurement
 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1229              		.fpu fpv4-sp-d16
 1231              	XMC_SCU_StartTemperatureMeasurement:
 1232              	.LFB179:
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1233              		.loc 3 327 1
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 8
 1236              		@ frame_needed = 1, uses_anonymous_args = 0
 1237 0000 80B5     		push	{r7, lr}
 1238              	.LCFI113:
 1239              		.cfi_def_cfa_offset 8
 1240              		.cfi_offset 7, -8
 1241              		.cfi_offset 14, -4
 1242 0002 82B0     		sub	sp, sp, #8
 1243              	.LCFI114:
 1244              		.cfi_def_cfa_offset 16
 1245 0004 00AF     		add	r7, sp, #0
 1246              	.LCFI115:
 1247              		.cfi_def_cfa_register 7
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1248              		.loc 3 328 20
 1249 0006 0023     		movs	r3, #0
 1250 0008 FB71     		strb	r3, [r7, #7]
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1251              		.loc 3 330 7
 1252 000a FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1253 000e 0346     		mov	r3, r0
 1254              		.loc 3 330 44
 1255 0010 83F00103 		eor	r3, r3, #1
 1256 0014 DBB2     		uxtb	r3, r3
 1257              		.loc 3 330 6
 1258 0016 002B     		cmp	r3, #0
 1259 0018 01D0     		beq	.L84
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1260              		.loc 3 332 12
 1261 001a 0123     		movs	r3, #1
 1262 001c FB71     		strb	r3, [r7, #7]
 1263              	.L84:
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1264              		.loc 3 335 7
 1265 001e FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorBusy
 1266 0022 0346     		mov	r3, r0
 1267              		.loc 3 335 6
 1268 0024 002B     		cmp	r3, #0
 1269 0026 01D0     		beq	.L85
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1270              		.loc 3 337 12
 1271 0028 0223     		movs	r3, #2
 1272 002a FB71     		strb	r3, [r7, #7]
 1273              	.L85:
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1274              		.loc 3 341 23
 1275 002c 064B     		ldr	r3, .L87
 1276 002e D3F88C30 		ldr	r3, [r3, #140]
 1277 0032 054A     		ldr	r2, .L87
 1278 0034 43F00203 		orr	r3, r3, #2
 1279 0038 C2F88C30 		str	r3, [r2, #140]
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 1280              		.loc 3 343 10
 1281 003c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1282              		.loc 3 344 1
 1283 003e 1846     		mov	r0, r3
 1284 0040 0837     		adds	r7, r7, #8
 1285              	.LCFI116:
 1286              		.cfi_def_cfa_offset 8
 1287 0042 BD46     		mov	sp, r7
 1288              	.LCFI117:
 1289              		.cfi_def_cfa_register 13
 1290              		@ sp needed
 1291 0044 80BD     		pop	{r7, pc}
 1292              	.L88:
 1293 0046 00BF     		.align	2
 1294              	.L87:
 1295 0048 00400050 		.word	1342193664
 1296              		.cfi_endproc
 1297              	.LFE179:
 1299              		.section	.text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 1300              		.align	1
 1301              		.global	XMC_SCU_GetTemperatureMeasurement
 1302              		.syntax unified
 1303              		.thumb
 1304              		.thumb_func
 1305              		.fpu fpv4-sp-d16
 1307              	XMC_SCU_GetTemperatureMeasurement:
 1308              	.LFB180:
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1309              		.loc 3 348 1
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 8
 1312              		@ frame_needed = 1, uses_anonymous_args = 0
 1313 0000 80B5     		push	{r7, lr}
 1314              	.LCFI118:
 1315              		.cfi_def_cfa_offset 8
 1316              		.cfi_offset 7, -8
 1317              		.cfi_offset 14, -4
 1318 0002 82B0     		sub	sp, sp, #8
 1319              	.LCFI119:
 1320              		.cfi_def_cfa_offset 16
 1321 0004 00AF     		add	r7, sp, #0
 1322              	.LCFI120:
 1323              		.cfi_def_cfa_register 7
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1324              		.loc 3 351 7
 1325 0006 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1326 000a 0346     		mov	r3, r0
 1327              		.loc 3 351 44
 1328 000c 83F00103 		eor	r3, r3, #1
 1329 0010 DBB2     		uxtb	r3, r3
 1330              		.loc 3 351 6
 1331 0012 002B     		cmp	r3, #0
 1332 0014 03D0     		beq	.L90
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1333              		.loc 3 353 17
 1334 0016 6FF00043 		mvn	r3, #-2147483648
 1335 001a 7B60     		str	r3, [r7, #4]
 1336 001c 05E0     		b	.L91
 1337              	.L90:
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1338              		.loc 3 357 42
 1339 001e 054B     		ldr	r3, .L93
 1340 0020 D3F89030 		ldr	r3, [r3, #144]
 1341              		.loc 3 357 17
 1342 0024 C3F30903 		ubfx	r3, r3, #0, #10
 1343 0028 7B60     		str	r3, [r7, #4]
 1344              	.L91:
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1345              		.loc 3 360 11
 1346 002a 7B68     		ldr	r3, [r7, #4]
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1347              		.loc 3 361 1
 1348 002c 1846     		mov	r0, r3
 1349 002e 0837     		adds	r7, r7, #8
 1350              	.LCFI121:
 1351              		.cfi_def_cfa_offset 8
 1352 0030 BD46     		mov	sp, r7
 1353              	.LCFI122:
 1354              		.cfi_def_cfa_register 13
 1355              		@ sp needed
 1356 0032 80BD     		pop	{r7, pc}
 1357              	.L94:
 1358              		.align	2
 1359              	.L93:
 1360 0034 00400050 		.word	1342193664
 1361              		.cfi_endproc
 1362              	.LFE180:
 1364              		.section	.text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1365              		.align	1
 1366              		.global	XMC_SCU_IsTemperatureSensorBusy
 1367              		.syntax unified
 1368              		.thumb
 1369              		.thumb_func
 1370              		.fpu fpv4-sp-d16
 1372              	XMC_SCU_IsTemperatureSensorBusy:
 1373              	.LFB181:
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1374              		.loc 3 365 1
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 1, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 1379 0000 80B4     		push	{r7}
 1380              	.LCFI123:
 1381              		.cfi_def_cfa_offset 4
 1382              		.cfi_offset 7, -4
 1383 0002 00AF     		add	r7, sp, #0
 1384              	.LCFI124:
 1385              		.cfi_def_cfa_register 7
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1386              		.loc 3 366 23
 1387 0004 074B     		ldr	r3, .L97
 1388 0006 D3F89030 		ldr	r3, [r3, #144]
 1389              		.loc 3 366 33
 1390 000a 03F40043 		and	r3, r3, #32768
 1391              		.loc 3 366 65
 1392 000e 002B     		cmp	r3, #0
 1393 0010 14BF     		ite	ne
 1394 0012 0123     		movne	r3, #1
 1395 0014 0023     		moveq	r3, #0
 1396 0016 DBB2     		uxtb	r3, r3
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1397              		.loc 3 367 1
 1398 0018 1846     		mov	r0, r3
 1399 001a BD46     		mov	sp, r7
 1400              	.LCFI125:
 1401              		.cfi_def_cfa_register 13
 1402              		@ sp needed
 1403 001c 5DF8047B 		ldr	r7, [sp], #4
 1404              	.LCFI126:
 1405              		.cfi_restore 7
 1406              		.cfi_def_cfa_offset 0
 1407 0020 7047     		bx	lr
 1408              	.L98:
 1409 0022 00BF     		.align	2
 1410              	.L97:
 1411 0024 00400050 		.word	1342193664
 1412              		.cfi_endproc
 1413              	.LFE181:
 1415              		.section	.text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1416              		.align	1
 1417              		.global	XMC_SCU_WriteToRetentionMemory
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu fpv4-sp-d16
 1423              	XMC_SCU_WriteToRetentionMemory:
 1424              	.LFB182:
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1425              		.loc 3 455 1
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 16
 1428              		@ frame_needed = 1, uses_anonymous_args = 0
 1429              		@ link register save eliminated.
 1430 0000 80B4     		push	{r7}
 1431              	.LCFI127:
 1432              		.cfi_def_cfa_offset 4
 1433              		.cfi_offset 7, -4
 1434 0002 85B0     		sub	sp, sp, #20
 1435              	.LCFI128:
 1436              		.cfi_def_cfa_offset 24
 1437 0004 00AF     		add	r7, sp, #0
 1438              	.LCFI129:
 1439              		.cfi_def_cfa_register 7
 1440 0006 7860     		str	r0, [r7, #4]
 1441 0008 3960     		str	r1, [r7]
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1442              		.loc 3 459 31
 1443 000a 7B68     		ldr	r3, [r7, #4]
 1444 000c 1B04     		lsls	r3, r3, #16
 1445              		.loc 3 459 9
 1446 000e 03F47023 		and	r3, r3, #983040
 1447 0012 FB60     		str	r3, [r7, #12]
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1448              		.loc 3 462 9
 1449 0014 FB68     		ldr	r3, [r7, #12]
 1450 0016 43F00103 		orr	r3, r3, #1
 1451 001a FB60     		str	r3, [r7, #12]
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1452              		.loc 3 465 14
 1453 001c 0B4A     		ldr	r2, .L101
 1454              		.loc 3 465 23
 1455 001e 3B68     		ldr	r3, [r7]
 1456 0020 C2F8CC30 		str	r3, [r2, #204]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1457              		.loc 3 468 14
 1458 0024 094A     		ldr	r2, .L101
 1459              		.loc 3 468 22
 1460 0026 FB68     		ldr	r3, [r7, #12]
 1461 0028 C2F8C830 		str	r3, [r2, #200]
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1462              		.loc 3 471 8
 1463 002c 00BF     		nop
 1464              	.L100:
 1465              		.loc 3 471 21 discriminator 1
 1466 002e 074B     		ldr	r3, .L101
 1467 0030 D3F8C430 		ldr	r3, [r3, #196]
 1468              		.loc 3 471 32 discriminator 1
 1469 0034 03F40053 		and	r3, r3, #8192
 1470              		.loc 3 471 8 discriminator 1
 1471 0038 002B     		cmp	r3, #0
 1472 003a F8D1     		bne	.L100
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1473              		.loc 3 474 1
 1474 003c 00BF     		nop
 1475 003e 00BF     		nop
 1476 0040 1437     		adds	r7, r7, #20
 1477              	.LCFI130:
 1478              		.cfi_def_cfa_offset 4
 1479 0042 BD46     		mov	sp, r7
 1480              	.LCFI131:
 1481              		.cfi_def_cfa_register 13
 1482              		@ sp needed
 1483 0044 5DF8047B 		ldr	r7, [sp], #4
 1484              	.LCFI132:
 1485              		.cfi_restore 7
 1486              		.cfi_def_cfa_offset 0
 1487 0048 7047     		bx	lr
 1488              	.L102:
 1489 004a 00BF     		.align	2
 1490              	.L101:
 1491 004c 00400050 		.word	1342193664
 1492              		.cfi_endproc
 1493              	.LFE182:
 1495              		.section	.text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1496              		.align	1
 1497              		.global	XMC_SCU_ReadFromRetentionMemory
 1498              		.syntax unified
 1499              		.thumb
 1500              		.thumb_func
 1501              		.fpu fpv4-sp-d16
 1503              	XMC_SCU_ReadFromRetentionMemory:
 1504              	.LFB183:
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1505              		.loc 3 478 1
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 16
 1508              		@ frame_needed = 1, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 1510 0000 80B4     		push	{r7}
 1511              	.LCFI133:
 1512              		.cfi_def_cfa_offset 4
 1513              		.cfi_offset 7, -4
 1514 0002 85B0     		sub	sp, sp, #20
 1515              	.LCFI134:
 1516              		.cfi_def_cfa_offset 24
 1517 0004 00AF     		add	r7, sp, #0
 1518              	.LCFI135:
 1519              		.cfi_def_cfa_register 7
 1520 0006 7860     		str	r0, [r7, #4]
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1521              		.loc 3 482 31
 1522 0008 7B68     		ldr	r3, [r7, #4]
 1523 000a 1B04     		lsls	r3, r3, #16
 1524              		.loc 3 482 9
 1525 000c 03F47023 		and	r3, r3, #983040
 1526 0010 FB60     		str	r3, [r7, #12]
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 1527              		.loc 3 485 9
 1528 0012 FB68     		ldr	r3, [r7, #12]
 1529 0014 23F00103 		bic	r3, r3, #1
 1530 0018 FB60     		str	r3, [r7, #12]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1531              		.loc 3 488 14
 1532 001a 0A4A     		ldr	r2, .L106
 1533              		.loc 3 488 22
 1534 001c FB68     		ldr	r3, [r7, #12]
 1535 001e C2F8C830 		str	r3, [r2, #200]
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1536              		.loc 3 491 8
 1537 0022 00BF     		nop
 1538              	.L104:
 1539              		.loc 3 491 21 discriminator 1
 1540 0024 074B     		ldr	r3, .L106
 1541 0026 D3F8C430 		ldr	r3, [r3, #196]
 1542              		.loc 3 491 32 discriminator 1
 1543 002a 03F40053 		and	r3, r3, #8192
 1544              		.loc 3 491 8 discriminator 1
 1545 002e 002B     		cmp	r3, #0
 1546 0030 F8D1     		bne	.L104
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1547              		.loc 3 495 22
 1548 0032 044B     		ldr	r3, .L106
 1549 0034 D3F8CC30 		ldr	r3, [r3, #204]
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1550              		.loc 3 496 1
 1551 0038 1846     		mov	r0, r3
 1552 003a 1437     		adds	r7, r7, #20
 1553              	.LCFI136:
 1554              		.cfi_def_cfa_offset 4
 1555 003c BD46     		mov	sp, r7
 1556              	.LCFI137:
 1557              		.cfi_def_cfa_register 13
 1558              		@ sp needed
 1559 003e 5DF8047B 		ldr	r7, [sp], #4
 1560              	.LCFI138:
 1561              		.cfi_restore 7
 1562              		.cfi_def_cfa_offset 0
 1563 0042 7047     		bx	lr
 1564              	.L107:
 1565              		.align	2
 1566              	.L106:
 1567 0044 00400050 		.word	1342193664
 1568              		.cfi_endproc
 1569              	.LFE183:
 1571              		.section	.text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1572              		.align	1
 1573              		.global	XMC_SCU_CLOCK_Init
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1577              		.fpu fpv4-sp-d16
 1579              	XMC_SCU_CLOCK_Init:
 1580              	.LFB184:
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1581              		.loc 3 500 1
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 8
 1584              		@ frame_needed = 1, uses_anonymous_args = 0
 1585 0000 90B5     		push	{r4, r7, lr}
 1586              	.LCFI139:
 1587              		.cfi_def_cfa_offset 12
 1588              		.cfi_offset 4, -12
 1589              		.cfi_offset 7, -8
 1590              		.cfi_offset 14, -4
 1591 0002 85B0     		sub	sp, sp, #20
 1592              	.LCFI140:
 1593              		.cfi_def_cfa_offset 32
 1594 0004 02AF     		add	r7, sp, #8
 1595              	.LCFI141:
 1596              		.cfi_def_cfa 7, 24
 1597 0006 7860     		str	r0, [r7, #4]
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1598              		.loc 3 523 3
 1599 0008 0020     		movs	r0, #0
 1600 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1601              		.loc 3 525 3
 1602 000e FFF7FEFF 		bl	XMC_SCU_HIB_EnableHibernateDomain
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1603              		.loc 3 527 13
 1604 0012 7B68     		ldr	r3, [r7, #4]
 1605 0014 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 1606              		.loc 3 527 6
 1607 0016 002B     		cmp	r3, #0
 1608 0018 0AD0     		beq	.L109
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1609              		.loc 3 529 5
 1610 001a FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableLowPowerOscillator
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 1611              		.loc 3 530 11
 1612 001e 00BF     		nop
 1613              	.L110:
 1614              		.loc 3 530 12 discriminator 1
 1615 0020 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 1616 0024 0346     		mov	r3, r0
 1617              		.loc 3 530 55 discriminator 1
 1618 0026 83F00103 		eor	r3, r3, #1
 1619 002a DBB2     		uxtb	r3, r3
 1620              		.loc 3 530 11 discriminator 1
 1621 002c 002B     		cmp	r3, #0
 1622 002e F7D1     		bne	.L110
 1623              	.L109:
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 1624              		.loc 3 533 3
 1625 0030 7B68     		ldr	r3, [r7, #4]
 1626 0032 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1627 0034 1846     		mov	r0, r3
 1628 0036 FFF7FEFF 		bl	XMC_SCU_HIB_SetStandbyClockSource
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 1629              		.loc 3 534 9
 1630 003a 00BF     		nop
 1631              	.L111:
 1632              		.loc 3 534 10 discriminator 1
 1633 003c FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 1634 0040 0346     		mov	r3, r0
 1635              		.loc 3 534 9 discriminator 1
 1636 0042 002B     		cmp	r3, #0
 1637 0044 FAD1     		bne	.L111
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1638              		.loc 3 539 3
 1639 0046 7B68     		ldr	r3, [r7, #4]
 1640 0048 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1641 004a 1846     		mov	r0, r3
 1642 004c FFF7FEFF 		bl	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1643              		.loc 3 541 55
 1644 0050 7B68     		ldr	r3, [r7, #4]
 1645 0052 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1646              		.loc 3 541 3
 1647 0054 1846     		mov	r0, r3
 1648 0056 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockDivider
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1649              		.loc 3 542 52
 1650 005a 7B68     		ldr	r3, [r7, #4]
 1651 005c 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 1652              		.loc 3 542 3
 1653 005e 1846     		mov	r0, r3
 1654 0060 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCpuClockDivider
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1655              		.loc 3 543 52
 1656 0064 7B68     		ldr	r3, [r7, #4]
 1657 0066 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1658              		.loc 3 543 3
 1659 0068 1846     		mov	r0, r3
 1660 006a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCcuClockDivider
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1661              		.loc 3 544 59
 1662 006e 7B68     		ldr	r3, [r7, #4]
 1663 0070 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1664              		.loc 3 544 3
 1665 0072 1846     		mov	r0, r3
 1666 0074 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetPeripheralClockDivider
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1667              		.loc 3 546 13
 1668 0078 7B68     		ldr	r3, [r7, #4]
 1669 007a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1670              		.loc 3 546 6
 1671 007c 002B     		cmp	r3, #0
 1672 007e 0AD0     		beq	.L112
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1673              		.loc 3 548 5
 1674 0080 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 1675              		.loc 3 549 10
 1676 0084 00BF     		nop
 1677              	.L113:
 1678              		.loc 3 549 11 discriminator 1
 1679 0086 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 1680 008a 0346     		mov	r3, r0
 1681              		.loc 3 549 61 discriminator 1
 1682 008c 83F00103 		eor	r3, r3, #1
 1683 0090 DBB2     		uxtb	r3, r3
 1684              		.loc 3 549 10 discriminator 1
 1685 0092 002B     		cmp	r3, #0
 1686 0094 F7D1     		bne	.L113
 1687              	.L112:
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1688              		.loc 3 552 28
 1689 0096 7B68     		ldr	r3, [r7, #4]
 1690 0098 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1691              		.loc 3 552 6
 1692 009a 002B     		cmp	r3, #0
 1693 009c 02D1     		bne	.L114
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1694              		.loc 3 554 5
 1695 009e FFF7FEFF 		bl	XMC_SCU_CLOCK_DisableSystemPll
 1696 00a2 11E0     		b	.L115
 1697              	.L114:
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1698              		.loc 3 559 5
 1699 00a4 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableSystemPll
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1700              		.loc 3 560 5
 1701 00a8 7B68     		ldr	r3, [r7, #4]
 1702 00aa 9888     		ldrh	r0, [r3, #4]
 1703 00ac 7B68     		ldr	r3, [r7, #4]
 1704 00ae D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1705              		.loc 3 562 65
 1706 00b0 7B68     		ldr	r3, [r7, #4]
 1707 00b2 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1708              		.loc 3 560 5
 1709 00b4 1A46     		mov	r2, r3
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1710              		.loc 3 563 65
 1711 00b6 7B68     		ldr	r3, [r7, #4]
 1712 00b8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1713              		.loc 3 560 5
 1714 00ba 1C46     		mov	r4, r3
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1715              		.loc 3 564 65
 1716 00bc 7B68     		ldr	r3, [r7, #4]
 1717 00be 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1718              		.loc 3 560 5
 1719 00c0 0093     		str	r3, [sp]
 1720 00c2 2346     		mov	r3, r4
 1721 00c4 FFF7FEFF 		bl	XMC_SCU_CLOCK_StartSystemPll
 1722              	.L115:
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1723              		.loc 3 568 13
 1724 00c8 7B68     		ldr	r3, [r7, #4]
 1725 00ca DB68     		ldr	r3, [r3, #12]
 1726              		.loc 3 568 6
 1727 00cc B3F5803F 		cmp	r3, #65536
 1728 00d0 03D1     		bne	.L116
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1729              		.loc 3 570 5
 1730 00d2 4FF48030 		mov	r0, #65536
 1731 00d6 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 1732              	.L116:
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1733              		.loc 3 572 3
 1734 00da FFF7FEFF 		bl	SystemCoreClockUpdate
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1735              		.loc 3 573 1
 1736 00de 00BF     		nop
 1737 00e0 0C37     		adds	r7, r7, #12
 1738              	.LCFI142:
 1739              		.cfi_def_cfa_offset 12
 1740 00e2 BD46     		mov	sp, r7
 1741              	.LCFI143:
 1742              		.cfi_def_cfa_register 13
 1743              		@ sp needed
 1744 00e4 90BD     		pop	{r4, r7, pc}
 1745              		.cfi_endproc
 1746              	.LFE184:
 1748              		.section	.text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1749              		.align	1
 1750              		.global	XMC_SCU_TRAP_Enable
 1751              		.syntax unified
 1752              		.thumb
 1753              		.thumb_func
 1754              		.fpu fpv4-sp-d16
 1756              	XMC_SCU_TRAP_Enable:
 1757              	.LFB185:
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1758              		.loc 3 577 1
 1759              		.cfi_startproc
 1760              		@ args = 0, pretend = 0, frame = 8
 1761              		@ frame_needed = 1, uses_anonymous_args = 0
 1762              		@ link register save eliminated.
 1763 0000 80B4     		push	{r7}
 1764              	.LCFI144:
 1765              		.cfi_def_cfa_offset 4
 1766              		.cfi_offset 7, -4
 1767 0002 83B0     		sub	sp, sp, #12
 1768              	.LCFI145:
 1769              		.cfi_def_cfa_offset 16
 1770 0004 00AF     		add	r7, sp, #0
 1771              	.LCFI146:
 1772              		.cfi_def_cfa_register 7
 1773 0006 7860     		str	r0, [r7, #4]
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1774              		.loc 3 578 21
 1775 0008 064B     		ldr	r3, .L118
 1776 000a 9A68     		ldr	r2, [r3, #8]
 1777              		.loc 3 578 34
 1778 000c 7B68     		ldr	r3, [r7, #4]
 1779 000e DB43     		mvns	r3, r3
 1780              		.loc 3 578 21
 1781 0010 0449     		ldr	r1, .L118
 1782 0012 1340     		ands	r3, r3, r2
 1783 0014 8B60     		str	r3, [r1, #8]
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1784              		.loc 3 579 1
 1785 0016 00BF     		nop
 1786 0018 0C37     		adds	r7, r7, #12
 1787              	.LCFI147:
 1788              		.cfi_def_cfa_offset 4
 1789 001a BD46     		mov	sp, r7
 1790              	.LCFI148:
 1791              		.cfi_def_cfa_register 13
 1792              		@ sp needed
 1793 001c 5DF8047B 		ldr	r7, [sp], #4
 1794              	.LCFI149:
 1795              		.cfi_restore 7
 1796              		.cfi_def_cfa_offset 0
 1797 0020 7047     		bx	lr
 1798              	.L119:
 1799 0022 00BF     		.align	2
 1800              	.L118:
 1801 0024 60410050 		.word	1342194016
 1802              		.cfi_endproc
 1803              	.LFE185:
 1805              		.section	.text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1806              		.align	1
 1807              		.global	XMC_SCU_TRAP_Disable
 1808              		.syntax unified
 1809              		.thumb
 1810              		.thumb_func
 1811              		.fpu fpv4-sp-d16
 1813              	XMC_SCU_TRAP_Disable:
 1814              	.LFB186:
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1815              		.loc 3 583 1
 1816              		.cfi_startproc
 1817              		@ args = 0, pretend = 0, frame = 8
 1818              		@ frame_needed = 1, uses_anonymous_args = 0
 1819              		@ link register save eliminated.
 1820 0000 80B4     		push	{r7}
 1821              	.LCFI150:
 1822              		.cfi_def_cfa_offset 4
 1823              		.cfi_offset 7, -4
 1824 0002 83B0     		sub	sp, sp, #12
 1825              	.LCFI151:
 1826              		.cfi_def_cfa_offset 16
 1827 0004 00AF     		add	r7, sp, #0
 1828              	.LCFI152:
 1829              		.cfi_def_cfa_register 7
 1830 0006 7860     		str	r0, [r7, #4]
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1831              		.loc 3 584 21
 1832 0008 054B     		ldr	r3, .L121
 1833 000a 9A68     		ldr	r2, [r3, #8]
 1834 000c 0449     		ldr	r1, .L121
 1835 000e 7B68     		ldr	r3, [r7, #4]
 1836 0010 1343     		orrs	r3, r3, r2
 1837 0012 8B60     		str	r3, [r1, #8]
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1838              		.loc 3 585 1
 1839 0014 00BF     		nop
 1840 0016 0C37     		adds	r7, r7, #12
 1841              	.LCFI153:
 1842              		.cfi_def_cfa_offset 4
 1843 0018 BD46     		mov	sp, r7
 1844              	.LCFI154:
 1845              		.cfi_def_cfa_register 13
 1846              		@ sp needed
 1847 001a 5DF8047B 		ldr	r7, [sp], #4
 1848              	.LCFI155:
 1849              		.cfi_restore 7
 1850              		.cfi_def_cfa_offset 0
 1851 001e 7047     		bx	lr
 1852              	.L122:
 1853              		.align	2
 1854              	.L121:
 1855 0020 60410050 		.word	1342194016
 1856              		.cfi_endproc
 1857              	.LFE186:
 1859              		.section	.text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1860              		.align	1
 1861              		.global	XMC_SCU_TRAP_GetStatus
 1862              		.syntax unified
 1863              		.thumb
 1864              		.thumb_func
 1865              		.fpu fpv4-sp-d16
 1867              	XMC_SCU_TRAP_GetStatus:
 1868              	.LFB187:
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1869              		.loc 3 589 1
 1870              		.cfi_startproc
 1871              		@ args = 0, pretend = 0, frame = 0
 1872              		@ frame_needed = 1, uses_anonymous_args = 0
 1873              		@ link register save eliminated.
 1874 0000 80B4     		push	{r7}
 1875              	.LCFI156:
 1876              		.cfi_def_cfa_offset 4
 1877              		.cfi_offset 7, -4
 1878 0002 00AF     		add	r7, sp, #0
 1879              	.LCFI157:
 1880              		.cfi_def_cfa_register 7
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1881              		.loc 3 590 19
 1882 0004 034B     		ldr	r3, .L125
 1883 0006 5B68     		ldr	r3, [r3, #4]
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1884              		.loc 3 591 1
 1885 0008 1846     		mov	r0, r3
 1886 000a BD46     		mov	sp, r7
 1887              	.LCFI158:
 1888              		.cfi_def_cfa_register 13
 1889              		@ sp needed
 1890 000c 5DF8047B 		ldr	r7, [sp], #4
 1891              	.LCFI159:
 1892              		.cfi_restore 7
 1893              		.cfi_def_cfa_offset 0
 1894 0010 7047     		bx	lr
 1895              	.L126:
 1896 0012 00BF     		.align	2
 1897              	.L125:
 1898 0014 60410050 		.word	1342194016
 1899              		.cfi_endproc
 1900              	.LFE187:
 1902              		.section	.text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1903              		.align	1
 1904              		.global	XMC_SCU_TRAP_Trigger
 1905              		.syntax unified
 1906              		.thumb
 1907              		.thumb_func
 1908              		.fpu fpv4-sp-d16
 1910              	XMC_SCU_TRAP_Trigger:
 1911              	.LFB188:
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1912              		.loc 3 595 1
 1913              		.cfi_startproc
 1914              		@ args = 0, pretend = 0, frame = 8
 1915              		@ frame_needed = 1, uses_anonymous_args = 0
 1916              		@ link register save eliminated.
 1917 0000 80B4     		push	{r7}
 1918              	.LCFI160:
 1919              		.cfi_def_cfa_offset 4
 1920              		.cfi_offset 7, -4
 1921 0002 83B0     		sub	sp, sp, #12
 1922              	.LCFI161:
 1923              		.cfi_def_cfa_offset 16
 1924 0004 00AF     		add	r7, sp, #0
 1925              	.LCFI162:
 1926              		.cfi_def_cfa_register 7
 1927 0006 7860     		str	r0, [r7, #4]
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 1928              		.loc 3 596 11
 1929 0008 044A     		ldr	r2, .L128
 1930              		.loc 3 596 21
 1931 000a 7B68     		ldr	r3, [r7, #4]
 1932 000c 1361     		str	r3, [r2, #16]
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1933              		.loc 3 597 1
 1934 000e 00BF     		nop
 1935 0010 0C37     		adds	r7, r7, #12
 1936              	.LCFI163:
 1937              		.cfi_def_cfa_offset 4
 1938 0012 BD46     		mov	sp, r7
 1939              	.LCFI164:
 1940              		.cfi_def_cfa_register 13
 1941              		@ sp needed
 1942 0014 5DF8047B 		ldr	r7, [sp], #4
 1943              	.LCFI165:
 1944              		.cfi_restore 7
 1945              		.cfi_def_cfa_offset 0
 1946 0018 7047     		bx	lr
 1947              	.L129:
 1948 001a 00BF     		.align	2
 1949              	.L128:
 1950 001c 60410050 		.word	1342194016
 1951              		.cfi_endproc
 1952              	.LFE188:
 1954              		.section	.text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1955              		.align	1
 1956              		.global	XMC_SCU_TRAP_ClearStatus
 1957              		.syntax unified
 1958              		.thumb
 1959              		.thumb_func
 1960              		.fpu fpv4-sp-d16
 1962              	XMC_SCU_TRAP_ClearStatus:
 1963              	.LFB189:
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1964              		.loc 3 601 1
 1965              		.cfi_startproc
 1966              		@ args = 0, pretend = 0, frame = 8
 1967              		@ frame_needed = 1, uses_anonymous_args = 0
 1968              		@ link register save eliminated.
 1969 0000 80B4     		push	{r7}
 1970              	.LCFI166:
 1971              		.cfi_def_cfa_offset 4
 1972              		.cfi_offset 7, -4
 1973 0002 83B0     		sub	sp, sp, #12
 1974              	.LCFI167:
 1975              		.cfi_def_cfa_offset 16
 1976 0004 00AF     		add	r7, sp, #0
 1977              	.LCFI168:
 1978              		.cfi_def_cfa_register 7
 1979 0006 7860     		str	r0, [r7, #4]
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 1980              		.loc 3 602 11
 1981 0008 044A     		ldr	r2, .L131
 1982              		.loc 3 602 21
 1983 000a 7B68     		ldr	r3, [r7, #4]
 1984 000c D360     		str	r3, [r2, #12]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1985              		.loc 3 603 1
 1986 000e 00BF     		nop
 1987 0010 0C37     		adds	r7, r7, #12
 1988              	.LCFI169:
 1989              		.cfi_def_cfa_offset 4
 1990 0012 BD46     		mov	sp, r7
 1991              	.LCFI170:
 1992              		.cfi_def_cfa_register 13
 1993              		@ sp needed
 1994 0014 5DF8047B 		ldr	r7, [sp], #4
 1995              	.LCFI171:
 1996              		.cfi_restore 7
 1997              		.cfi_def_cfa_offset 0
 1998 0018 7047     		bx	lr
 1999              	.L132:
 2000 001a 00BF     		.align	2
 2001              	.L131:
 2002 001c 60410050 		.word	1342194016
 2003              		.cfi_endproc
 2004              	.LFE189:
 2006              		.section	.text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 2007              		.align	1
 2008              		.global	XMC_SCU_PARITY_ClearStatus
 2009              		.syntax unified
 2010              		.thumb
 2011              		.thumb_func
 2012              		.fpu fpv4-sp-d16
 2014              	XMC_SCU_PARITY_ClearStatus:
 2015              	.LFB190:
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2016              		.loc 3 607 1
 2017              		.cfi_startproc
 2018              		@ args = 0, pretend = 0, frame = 8
 2019              		@ frame_needed = 1, uses_anonymous_args = 0
 2020              		@ link register save eliminated.
 2021 0000 80B4     		push	{r7}
 2022              	.LCFI172:
 2023              		.cfi_def_cfa_offset 4
 2024              		.cfi_offset 7, -4
 2025 0002 83B0     		sub	sp, sp, #12
 2026              	.LCFI173:
 2027              		.cfi_def_cfa_offset 16
 2028 0004 00AF     		add	r7, sp, #0
 2029              	.LCFI174:
 2030              		.cfi_def_cfa_register 7
 2031 0006 7860     		str	r0, [r7, #4]
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 2032              		.loc 3 608 22
 2033 0008 054B     		ldr	r3, .L134
 2034 000a 5A69     		ldr	r2, [r3, #20]
 2035 000c 0449     		ldr	r1, .L134
 2036 000e 7B68     		ldr	r3, [r7, #4]
 2037 0010 1343     		orrs	r3, r3, r2
 2038 0012 4B61     		str	r3, [r1, #20]
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2039              		.loc 3 609 1
 2040 0014 00BF     		nop
 2041 0016 0C37     		adds	r7, r7, #12
 2042              	.LCFI175:
 2043              		.cfi_def_cfa_offset 4
 2044 0018 BD46     		mov	sp, r7
 2045              	.LCFI176:
 2046              		.cfi_def_cfa_register 13
 2047              		@ sp needed
 2048 001a 5DF8047B 		ldr	r7, [sp], #4
 2049              	.LCFI177:
 2050              		.cfi_restore 7
 2051              		.cfi_def_cfa_offset 0
 2052 001e 7047     		bx	lr
 2053              	.L135:
 2054              		.align	2
 2055              	.L134:
 2056 0020 3C410050 		.word	1342193980
 2057              		.cfi_endproc
 2058              	.LFE190:
 2060              		.section	.text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 2061              		.align	1
 2062              		.global	XMC_SCU_PARITY_GetStatus
 2063              		.syntax unified
 2064              		.thumb
 2065              		.thumb_func
 2066              		.fpu fpv4-sp-d16
 2068              	XMC_SCU_PARITY_GetStatus:
 2069              	.LFB191:
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2070              		.loc 3 613 1
 2071              		.cfi_startproc
 2072              		@ args = 0, pretend = 0, frame = 0
 2073              		@ frame_needed = 1, uses_anonymous_args = 0
 2074              		@ link register save eliminated.
 2075 0000 80B4     		push	{r7}
 2076              	.LCFI178:
 2077              		.cfi_def_cfa_offset 4
 2078              		.cfi_offset 7, -4
 2079 0002 00AF     		add	r7, sp, #0
 2080              	.LCFI179:
 2081              		.cfi_def_cfa_register 7
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 2082              		.loc 3 614 21
 2083 0004 034B     		ldr	r3, .L138
 2084 0006 5B69     		ldr	r3, [r3, #20]
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** } 
 2085              		.loc 3 615 1
 2086 0008 1846     		mov	r0, r3
 2087 000a BD46     		mov	sp, r7
 2088              	.LCFI180:
 2089              		.cfi_def_cfa_register 13
 2090              		@ sp needed
 2091 000c 5DF8047B 		ldr	r7, [sp], #4
 2092              	.LCFI181:
 2093              		.cfi_restore 7
 2094              		.cfi_def_cfa_offset 0
 2095 0010 7047     		bx	lr
 2096              	.L139:
 2097 0012 00BF     		.align	2
 2098              	.L138:
 2099 0014 3C410050 		.word	1342193980
 2100              		.cfi_endproc
 2101              	.LFE191:
 2103              		.section	.text.XMC_SCU_PARITY_Enable,"ax",%progbits
 2104              		.align	1
 2105              		.global	XMC_SCU_PARITY_Enable
 2106              		.syntax unified
 2107              		.thumb
 2108              		.thumb_func
 2109              		.fpu fpv4-sp-d16
 2111              	XMC_SCU_PARITY_Enable:
 2112              	.LFB192:
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2113              		.loc 3 619 1
 2114              		.cfi_startproc
 2115              		@ args = 0, pretend = 0, frame = 8
 2116              		@ frame_needed = 1, uses_anonymous_args = 0
 2117              		@ link register save eliminated.
 2118 0000 80B4     		push	{r7}
 2119              	.LCFI182:
 2120              		.cfi_def_cfa_offset 4
 2121              		.cfi_offset 7, -4
 2122 0002 83B0     		sub	sp, sp, #12
 2123              	.LCFI183:
 2124              		.cfi_def_cfa_offset 16
 2125 0004 00AF     		add	r7, sp, #0
 2126              	.LCFI184:
 2127              		.cfi_def_cfa_register 7
 2128 0006 7860     		str	r0, [r7, #4]
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 2129              		.loc 3 620 20
 2130 0008 054B     		ldr	r3, .L141
 2131 000a 1A68     		ldr	r2, [r3]
 2132 000c 0449     		ldr	r1, .L141
 2133 000e 7B68     		ldr	r3, [r7, #4]
 2134 0010 1343     		orrs	r3, r3, r2
 2135 0012 0B60     		str	r3, [r1]
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2136              		.loc 3 621 1
 2137 0014 00BF     		nop
 2138 0016 0C37     		adds	r7, r7, #12
 2139              	.LCFI185:
 2140              		.cfi_def_cfa_offset 4
 2141 0018 BD46     		mov	sp, r7
 2142              	.LCFI186:
 2143              		.cfi_def_cfa_register 13
 2144              		@ sp needed
 2145 001a 5DF8047B 		ldr	r7, [sp], #4
 2146              	.LCFI187:
 2147              		.cfi_restore 7
 2148              		.cfi_def_cfa_offset 0
 2149 001e 7047     		bx	lr
 2150              	.L142:
 2151              		.align	2
 2152              	.L141:
 2153 0020 3C410050 		.word	1342193980
 2154              		.cfi_endproc
 2155              	.LFE192:
 2157              		.section	.text.XMC_SCU_PARITY_Disable,"ax",%progbits
 2158              		.align	1
 2159              		.global	XMC_SCU_PARITY_Disable
 2160              		.syntax unified
 2161              		.thumb
 2162              		.thumb_func
 2163              		.fpu fpv4-sp-d16
 2165              	XMC_SCU_PARITY_Disable:
 2166              	.LFB193:
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2167              		.loc 3 625 1
 2168              		.cfi_startproc
 2169              		@ args = 0, pretend = 0, frame = 8
 2170              		@ frame_needed = 1, uses_anonymous_args = 0
 2171              		@ link register save eliminated.
 2172 0000 80B4     		push	{r7}
 2173              	.LCFI188:
 2174              		.cfi_def_cfa_offset 4
 2175              		.cfi_offset 7, -4
 2176 0002 83B0     		sub	sp, sp, #12
 2177              	.LCFI189:
 2178              		.cfi_def_cfa_offset 16
 2179 0004 00AF     		add	r7, sp, #0
 2180              	.LCFI190:
 2181              		.cfi_def_cfa_register 7
 2182 0006 7860     		str	r0, [r7, #4]
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 2183              		.loc 3 626 20
 2184 0008 064B     		ldr	r3, .L144
 2185 000a 1A68     		ldr	r2, [r3]
 2186              		.loc 3 626 33
 2187 000c 7B68     		ldr	r3, [r7, #4]
 2188 000e DB43     		mvns	r3, r3
 2189              		.loc 3 626 20
 2190 0010 0449     		ldr	r1, .L144
 2191 0012 1340     		ands	r3, r3, r2
 2192 0014 0B60     		str	r3, [r1]
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2193              		.loc 3 627 1
 2194 0016 00BF     		nop
 2195 0018 0C37     		adds	r7, r7, #12
 2196              	.LCFI191:
 2197              		.cfi_def_cfa_offset 4
 2198 001a BD46     		mov	sp, r7
 2199              	.LCFI192:
 2200              		.cfi_def_cfa_register 13
 2201              		@ sp needed
 2202 001c 5DF8047B 		ldr	r7, [sp], #4
 2203              	.LCFI193:
 2204              		.cfi_restore 7
 2205              		.cfi_def_cfa_offset 0
 2206 0020 7047     		bx	lr
 2207              	.L145:
 2208 0022 00BF     		.align	2
 2209              	.L144:
 2210 0024 3C410050 		.word	1342193980
 2211              		.cfi_endproc
 2212              	.LFE193:
 2214              		.section	.text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2215              		.align	1
 2216              		.global	XMC_SCU_PARITY_EnableTrapGeneration
 2217              		.syntax unified
 2218              		.thumb
 2219              		.thumb_func
 2220              		.fpu fpv4-sp-d16
 2222              	XMC_SCU_PARITY_EnableTrapGeneration:
 2223              	.LFB194:
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2224              		.loc 3 631 1
 2225              		.cfi_startproc
 2226              		@ args = 0, pretend = 0, frame = 8
 2227              		@ frame_needed = 1, uses_anonymous_args = 0
 2228              		@ link register save eliminated.
 2229 0000 80B4     		push	{r7}
 2230              	.LCFI194:
 2231              		.cfi_def_cfa_offset 4
 2232              		.cfi_offset 7, -4
 2233 0002 83B0     		sub	sp, sp, #12
 2234              	.LCFI195:
 2235              		.cfi_def_cfa_offset 16
 2236 0004 00AF     		add	r7, sp, #0
 2237              	.LCFI196:
 2238              		.cfi_def_cfa_register 7
 2239 0006 7860     		str	r0, [r7, #4]
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2240              		.loc 3 632 20
 2241 0008 054B     		ldr	r3, .L147
 2242 000a 9A68     		ldr	r2, [r3, #8]
 2243 000c 0449     		ldr	r1, .L147
 2244 000e 7B68     		ldr	r3, [r7, #4]
 2245 0010 1343     		orrs	r3, r3, r2
 2246 0012 8B60     		str	r3, [r1, #8]
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2247              		.loc 3 633 1
 2248 0014 00BF     		nop
 2249 0016 0C37     		adds	r7, r7, #12
 2250              	.LCFI197:
 2251              		.cfi_def_cfa_offset 4
 2252 0018 BD46     		mov	sp, r7
 2253              	.LCFI198:
 2254              		.cfi_def_cfa_register 13
 2255              		@ sp needed
 2256 001a 5DF8047B 		ldr	r7, [sp], #4
 2257              	.LCFI199:
 2258              		.cfi_restore 7
 2259              		.cfi_def_cfa_offset 0
 2260 001e 7047     		bx	lr
 2261              	.L148:
 2262              		.align	2
 2263              	.L147:
 2264 0020 3C410050 		.word	1342193980
 2265              		.cfi_endproc
 2266              	.LFE194:
 2268              		.section	.text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2269              		.align	1
 2270              		.global	XMC_SCU_PARITY_DisableTrapGeneration
 2271              		.syntax unified
 2272              		.thumb
 2273              		.thumb_func
 2274              		.fpu fpv4-sp-d16
 2276              	XMC_SCU_PARITY_DisableTrapGeneration:
 2277              	.LFB195:
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2278              		.loc 3 637 1
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 8
 2281              		@ frame_needed = 1, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
 2283 0000 80B4     		push	{r7}
 2284              	.LCFI200:
 2285              		.cfi_def_cfa_offset 4
 2286              		.cfi_offset 7, -4
 2287 0002 83B0     		sub	sp, sp, #12
 2288              	.LCFI201:
 2289              		.cfi_def_cfa_offset 16
 2290 0004 00AF     		add	r7, sp, #0
 2291              	.LCFI202:
 2292              		.cfi_def_cfa_register 7
 2293 0006 7860     		str	r0, [r7, #4]
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2294              		.loc 3 638 20
 2295 0008 064B     		ldr	r3, .L150
 2296 000a 9A68     		ldr	r2, [r3, #8]
 2297              		.loc 3 638 33
 2298 000c 7B68     		ldr	r3, [r7, #4]
 2299 000e DB43     		mvns	r3, r3
 2300              		.loc 3 638 20
 2301 0010 0449     		ldr	r1, .L150
 2302 0012 1340     		ands	r3, r3, r2
 2303 0014 8B60     		str	r3, [r1, #8]
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2304              		.loc 3 639 1
 2305 0016 00BF     		nop
 2306 0018 0C37     		adds	r7, r7, #12
 2307              	.LCFI203:
 2308              		.cfi_def_cfa_offset 4
 2309 001a BD46     		mov	sp, r7
 2310              	.LCFI204:
 2311              		.cfi_def_cfa_register 13
 2312              		@ sp needed
 2313 001c 5DF8047B 		ldr	r7, [sp], #4
 2314              	.LCFI205:
 2315              		.cfi_restore 7
 2316              		.cfi_def_cfa_offset 0
 2317 0020 7047     		bx	lr
 2318              	.L151:
 2319 0022 00BF     		.align	2
 2320              	.L150:
 2321 0024 3C410050 		.word	1342193980
 2322              		.cfi_endproc
 2323              	.LFE195:
 2325              		.section	.text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2326              		.align	1
 2327              		.global	XMC_SCU_INTERRUPT_EnableNmiRequest
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2331              		.fpu fpv4-sp-d16
 2333              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2334              	.LFB196:
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2335              		.loc 3 643 1
 2336              		.cfi_startproc
 2337              		@ args = 0, pretend = 0, frame = 8
 2338              		@ frame_needed = 1, uses_anonymous_args = 0
 2339              		@ link register save eliminated.
 2340 0000 80B4     		push	{r7}
 2341              	.LCFI206:
 2342              		.cfi_def_cfa_offset 4
 2343              		.cfi_offset 7, -4
 2344 0002 83B0     		sub	sp, sp, #12
 2345              	.LCFI207:
 2346              		.cfi_def_cfa_offset 16
 2347 0004 00AF     		add	r7, sp, #0
 2348              	.LCFI208:
 2349              		.cfi_def_cfa_register 7
 2350 0006 7860     		str	r0, [r7, #4]
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2351              		.loc 3 644 27
 2352 0008 054B     		ldr	r3, .L153
 2353 000a 5A69     		ldr	r2, [r3, #20]
 2354 000c 0449     		ldr	r1, .L153
 2355 000e 7B68     		ldr	r3, [r7, #4]
 2356 0010 1343     		orrs	r3, r3, r2
 2357 0012 4B61     		str	r3, [r1, #20]
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2358              		.loc 3 645 1
 2359 0014 00BF     		nop
 2360 0016 0C37     		adds	r7, r7, #12
 2361              	.LCFI209:
 2362              		.cfi_def_cfa_offset 4
 2363 0018 BD46     		mov	sp, r7
 2364              	.LCFI210:
 2365              		.cfi_def_cfa_register 13
 2366              		@ sp needed
 2367 001a 5DF8047B 		ldr	r7, [sp], #4
 2368              	.LCFI211:
 2369              		.cfi_restore 7
 2370              		.cfi_def_cfa_offset 0
 2371 001e 7047     		bx	lr
 2372              	.L154:
 2373              		.align	2
 2374              	.L153:
 2375 0020 74400050 		.word	1342193780
 2376              		.cfi_endproc
 2377              	.LFE196:
 2379              		.section	.text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2380              		.align	1
 2381              		.global	XMC_SCU_INTERRUPT_DisableNmiRequest
 2382              		.syntax unified
 2383              		.thumb
 2384              		.thumb_func
 2385              		.fpu fpv4-sp-d16
 2387              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2388              	.LFB197:
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2389              		.loc 3 649 1
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 8
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393              		@ link register save eliminated.
 2394 0000 80B4     		push	{r7}
 2395              	.LCFI212:
 2396              		.cfi_def_cfa_offset 4
 2397              		.cfi_offset 7, -4
 2398 0002 83B0     		sub	sp, sp, #12
 2399              	.LCFI213:
 2400              		.cfi_def_cfa_offset 16
 2401 0004 00AF     		add	r7, sp, #0
 2402              	.LCFI214:
 2403              		.cfi_def_cfa_register 7
 2404 0006 7860     		str	r0, [r7, #4]
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2405              		.loc 3 650 27
 2406 0008 064B     		ldr	r3, .L156
 2407 000a 5A69     		ldr	r2, [r3, #20]
 2408              		.loc 3 650 40
 2409 000c 7B68     		ldr	r3, [r7, #4]
 2410 000e DB43     		mvns	r3, r3
 2411              		.loc 3 650 27
 2412 0010 0449     		ldr	r1, .L156
 2413 0012 1340     		ands	r3, r3, r2
 2414 0014 4B61     		str	r3, [r1, #20]
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2415              		.loc 3 651 1
 2416 0016 00BF     		nop
 2417 0018 0C37     		adds	r7, r7, #12
 2418              	.LCFI215:
 2419              		.cfi_def_cfa_offset 4
 2420 001a BD46     		mov	sp, r7
 2421              	.LCFI216:
 2422              		.cfi_def_cfa_register 13
 2423              		@ sp needed
 2424 001c 5DF8047B 		ldr	r7, [sp], #4
 2425              	.LCFI217:
 2426              		.cfi_restore 7
 2427              		.cfi_def_cfa_offset 0
 2428 0020 7047     		bx	lr
 2429              	.L157:
 2430 0022 00BF     		.align	2
 2431              	.L156:
 2432 0024 74400050 		.word	1342193780
 2433              		.cfi_endproc
 2434              	.LFE197:
 2436              		.section	.text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2437              		.align	1
 2438              		.global	XMC_SCU_RESET_AssertPeripheralReset
 2439              		.syntax unified
 2440              		.thumb
 2441              		.thumb_func
 2442              		.fpu fpv4-sp-d16
 2444              	XMC_SCU_RESET_AssertPeripheralReset:
 2445              	.LFB198:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2446              		.loc 3 655 1
 2447              		.cfi_startproc
 2448              		@ args = 0, pretend = 0, frame = 16
 2449              		@ frame_needed = 1, uses_anonymous_args = 0
 2450              		@ link register save eliminated.
 2451 0000 80B4     		push	{r7}
 2452              	.LCFI218:
 2453              		.cfi_def_cfa_offset 4
 2454              		.cfi_offset 7, -4
 2455 0002 85B0     		sub	sp, sp, #20
 2456              	.LCFI219:
 2457              		.cfi_def_cfa_offset 24
 2458 0004 00AF     		add	r7, sp, #0
 2459              	.LCFI220:
 2460              		.cfi_def_cfa_register 7
 2461 0006 7860     		str	r0, [r7, #4]
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2462              		.loc 3 656 12
 2463 0008 7B68     		ldr	r3, [r7, #4]
 2464 000a 1B0F     		lsrs	r3, r3, #28
 2465 000c FB60     		str	r3, [r7, #12]
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2466              		.loc 3 657 12
 2467 000e 7B68     		ldr	r3, [r7, #4]
 2468 0010 23F07043 		bic	r3, r3, #-268435456
 2469 0014 BB60     		str	r3, [r7, #8]
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 2470              		.loc 3 659 38
 2471 0016 FA68     		ldr	r2, [r7, #12]
 2472 0018 1346     		mov	r3, r2
 2473 001a 5B00     		lsls	r3, r3, #1
 2474 001c 1344     		add	r3, r3, r2
 2475 001e 9B00     		lsls	r3, r3, #2
 2476 0020 1A46     		mov	r2, r3
 2477 0022 054B     		ldr	r3, .L159
 2478 0024 1344     		add	r3, r3, r2
 2479              		.loc 3 659 54
 2480 0026 BA68     		ldr	r2, [r7, #8]
 2481 0028 1A60     		str	r2, [r3]
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2482              		.loc 3 660 1
 2483 002a 00BF     		nop
 2484 002c 1437     		adds	r7, r7, #20
 2485              	.LCFI221:
 2486              		.cfi_def_cfa_offset 4
 2487 002e BD46     		mov	sp, r7
 2488              	.LCFI222:
 2489              		.cfi_def_cfa_register 13
 2490              		@ sp needed
 2491 0030 5DF8047B 		ldr	r7, [sp], #4
 2492              	.LCFI223:
 2493              		.cfi_restore 7
 2494              		.cfi_def_cfa_offset 0
 2495 0034 7047     		bx	lr
 2496              	.L160:
 2497 0036 00BF     		.align	2
 2498              	.L159:
 2499 0038 10440050 		.word	1342194704
 2500              		.cfi_endproc
 2501              	.LFE198:
 2503              		.section	.text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2504              		.align	1
 2505              		.global	XMC_SCU_RESET_DeassertPeripheralReset
 2506              		.syntax unified
 2507              		.thumb
 2508              		.thumb_func
 2509              		.fpu fpv4-sp-d16
 2511              	XMC_SCU_RESET_DeassertPeripheralReset:
 2512              	.LFB199:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2513              		.loc 3 664 1
 2514              		.cfi_startproc
 2515              		@ args = 0, pretend = 0, frame = 16
 2516              		@ frame_needed = 1, uses_anonymous_args = 0
 2517              		@ link register save eliminated.
 2518 0000 80B4     		push	{r7}
 2519              	.LCFI224:
 2520              		.cfi_def_cfa_offset 4
 2521              		.cfi_offset 7, -4
 2522 0002 85B0     		sub	sp, sp, #20
 2523              	.LCFI225:
 2524              		.cfi_def_cfa_offset 24
 2525 0004 00AF     		add	r7, sp, #0
 2526              	.LCFI226:
 2527              		.cfi_def_cfa_register 7
 2528 0006 7860     		str	r0, [r7, #4]
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2529              		.loc 3 665 12
 2530 0008 7B68     		ldr	r3, [r7, #4]
 2531 000a 1B0F     		lsrs	r3, r3, #28
 2532 000c FB60     		str	r3, [r7, #12]
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2533              		.loc 3 666 12
 2534 000e 7B68     		ldr	r3, [r7, #4]
 2535 0010 23F07043 		bic	r3, r3, #-268435456
 2536 0014 BB60     		str	r3, [r7, #8]
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 2537              		.loc 3 668 38
 2538 0016 FA68     		ldr	r2, [r7, #12]
 2539 0018 1346     		mov	r3, r2
 2540 001a 5B00     		lsls	r3, r3, #1
 2541 001c 1344     		add	r3, r3, r2
 2542 001e 9B00     		lsls	r3, r3, #2
 2543 0020 1A46     		mov	r2, r3
 2544 0022 054B     		ldr	r3, .L162
 2545 0024 1344     		add	r3, r3, r2
 2546              		.loc 3 668 54
 2547 0026 BA68     		ldr	r2, [r7, #8]
 2548 0028 1A60     		str	r2, [r3]
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2549              		.loc 3 669 1
 2550 002a 00BF     		nop
 2551 002c 1437     		adds	r7, r7, #20
 2552              	.LCFI227:
 2553              		.cfi_def_cfa_offset 4
 2554 002e BD46     		mov	sp, r7
 2555              	.LCFI228:
 2556              		.cfi_def_cfa_register 13
 2557              		@ sp needed
 2558 0030 5DF8047B 		ldr	r7, [sp], #4
 2559              	.LCFI229:
 2560              		.cfi_restore 7
 2561              		.cfi_def_cfa_offset 0
 2562 0034 7047     		bx	lr
 2563              	.L163:
 2564 0036 00BF     		.align	2
 2565              	.L162:
 2566 0038 14440050 		.word	1342194708
 2567              		.cfi_endproc
 2568              	.LFE199:
 2570              		.section	.text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2571              		.align	1
 2572              		.global	XMC_SCU_RESET_IsPeripheralResetAsserted
 2573              		.syntax unified
 2574              		.thumb
 2575              		.thumb_func
 2576              		.fpu fpv4-sp-d16
 2578              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2579              	.LFB200:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2580              		.loc 3 673 1
 2581              		.cfi_startproc
 2582              		@ args = 0, pretend = 0, frame = 16
 2583              		@ frame_needed = 1, uses_anonymous_args = 0
 2584              		@ link register save eliminated.
 2585 0000 80B4     		push	{r7}
 2586              	.LCFI230:
 2587              		.cfi_def_cfa_offset 4
 2588              		.cfi_offset 7, -4
 2589 0002 85B0     		sub	sp, sp, #20
 2590              	.LCFI231:
 2591              		.cfi_def_cfa_offset 24
 2592 0004 00AF     		add	r7, sp, #0
 2593              	.LCFI232:
 2594              		.cfi_def_cfa_register 7
 2595 0006 7860     		str	r0, [r7, #4]
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2596              		.loc 3 674 12
 2597 0008 7B68     		ldr	r3, [r7, #4]
 2598 000a 1B0F     		lsrs	r3, r3, #28
 2599 000c FB60     		str	r3, [r7, #12]
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2600              		.loc 3 675 12
 2601 000e 7B68     		ldr	r3, [r7, #4]
 2602 0010 23F07043 		bic	r3, r3, #-268435456
 2603 0014 BB60     		str	r3, [r7, #8]
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 2604              		.loc 3 677 48
 2605 0016 FA68     		ldr	r2, [r7, #12]
 2606 0018 1346     		mov	r3, r2
 2607 001a 5B00     		lsls	r3, r3, #1
 2608 001c 1344     		add	r3, r3, r2
 2609 001e 9B00     		lsls	r3, r3, #2
 2610 0020 1A46     		mov	r2, r3
 2611 0022 084B     		ldr	r3, .L166
 2612 0024 1344     		add	r3, r3, r2
 2613              		.loc 3 677 12
 2614 0026 1A68     		ldr	r2, [r3]
 2615              		.loc 3 677 64
 2616 0028 BB68     		ldr	r3, [r7, #8]
 2617 002a 1340     		ands	r3, r3, r2
 2618              		.loc 3 677 72
 2619 002c 002B     		cmp	r3, #0
 2620 002e 14BF     		ite	ne
 2621 0030 0123     		movne	r3, #1
 2622 0032 0023     		moveq	r3, #0
 2623 0034 DBB2     		uxtb	r3, r3
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2624              		.loc 3 678 1
 2625 0036 1846     		mov	r0, r3
 2626 0038 1437     		adds	r7, r7, #20
 2627              	.LCFI233:
 2628              		.cfi_def_cfa_offset 4
 2629 003a BD46     		mov	sp, r7
 2630              	.LCFI234:
 2631              		.cfi_def_cfa_register 13
 2632              		@ sp needed
 2633 003c 5DF8047B 		ldr	r7, [sp], #4
 2634              	.LCFI235:
 2635              		.cfi_restore 7
 2636              		.cfi_def_cfa_offset 0
 2637 0040 7047     		bx	lr
 2638              	.L167:
 2639 0042 00BF     		.align	2
 2640              	.L166:
 2641 0044 0C440050 		.word	1342194700
 2642              		.cfi_endproc
 2643              	.LFE200:
 2645              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2646              		.align	1
 2647              		.global	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2648              		.syntax unified
 2649              		.thumb
 2650              		.thumb_func
 2651              		.fpu fpv4-sp-d16
 2653              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2654              	.LFB201:
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2655              		.loc 3 684 1
 2656              		.cfi_startproc
 2657              		@ args = 0, pretend = 0, frame = 16
 2658              		@ frame_needed = 1, uses_anonymous_args = 0
 2659 0000 80B5     		push	{r7, lr}
 2660              	.LCFI236:
 2661              		.cfi_def_cfa_offset 8
 2662              		.cfi_offset 7, -8
 2663              		.cfi_offset 14, -4
 2664 0002 84B0     		sub	sp, sp, #16
 2665              	.LCFI237:
 2666              		.cfi_def_cfa_offset 24
 2667 0004 00AF     		add	r7, sp, #0
 2668              	.LCFI238:
 2669              		.cfi_def_cfa_register 7
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2670              		.loc 3 690 21
 2671 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2672 000a F860     		str	r0, [r7, #12]
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2673              		.loc 3 691 13
 2674 000c 1A4B     		ldr	r3, .L172
 2675 000e 1B68     		ldr	r3, [r3]
 2676              		.loc 3 691 23
 2677 0010 03F00103 		and	r3, r3, #1
 2678              		.loc 3 691 5
 2679 0014 002B     		cmp	r3, #0
 2680 0016 09D0     		beq	.L169
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2681              		.loc 3 695 34
 2682 0018 174B     		ldr	r3, .L172
 2683 001a 9B68     		ldr	r3, [r3, #8]
 2684              		.loc 3 695 74
 2685 001c 03F07F03 		and	r3, r3, #127
 2686              		.loc 3 695 104
 2687 0020 0133     		adds	r3, r3, #1
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2688              		.loc 3 694 21
 2689 0022 FA68     		ldr	r2, [r7, #12]
 2690 0024 B2FBF3F3 		udiv	r3, r2, r3
 2691 0028 FB60     		str	r3, [r7, #12]
 2692 002a 1FE0     		b	.L170
 2693              	.L169:
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2694              		.loc 3 699 35
 2695 002c 124B     		ldr	r3, .L172
 2696 002e 9B68     		ldr	r3, [r3, #8]
 2697              		.loc 3 699 74
 2698 0030 1B0E     		lsrs	r3, r3, #24
 2699 0032 03F00F03 		and	r3, r3, #15
 2700              		.loc 3 699 12
 2701 0036 0133     		adds	r3, r3, #1
 2702 0038 BB60     		str	r3, [r7, #8]
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2703              		.loc 3 700 35
 2704 003a 0F4B     		ldr	r3, .L172
 2705 003c 9B68     		ldr	r3, [r3, #8]
 2706              		.loc 3 700 74
 2707 003e 1B0A     		lsrs	r3, r3, #8
 2708 0040 03F07F03 		and	r3, r3, #127
 2709              		.loc 3 700 12
 2710 0044 0133     		adds	r3, r3, #1
 2711 0046 7B60     		str	r3, [r7, #4]
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2712              		.loc 3 701 35
 2713 0048 0B4B     		ldr	r3, .L172
 2714 004a 9B68     		ldr	r3, [r3, #8]
 2715              		.loc 3 701 75
 2716 004c 1B0C     		lsrs	r3, r3, #16
 2717 004e 03F07F03 		and	r3, r3, #127
 2718              		.loc 3 701 12
 2719 0052 0133     		adds	r3, r3, #1
 2720 0054 3B60     		str	r3, [r7]
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2721              		.loc 3 703 40
 2722 0056 FB68     		ldr	r3, [r7, #12]
 2723 0058 7A68     		ldr	r2, [r7, #4]
 2724 005a 02FB03F2 		mul	r2, r2, r3
 2725              		.loc 3 703 58
 2726 005e BB68     		ldr	r3, [r7, #8]
 2727 0060 3968     		ldr	r1, [r7]
 2728 0062 01FB03F3 		mul	r3, r1, r3
 2729              		.loc 3 703 21
 2730 0066 B2FBF3F3 		udiv	r3, r2, r3
 2731 006a FB60     		str	r3, [r7, #12]
 2732              	.L170:
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2733              		.loc 3 706 10
 2734 006c FB68     		ldr	r3, [r7, #12]
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2735              		.loc 3 707 1
 2736 006e 1846     		mov	r0, r3
 2737 0070 1037     		adds	r7, r7, #16
 2738              	.LCFI239:
 2739              		.cfi_def_cfa_offset 8
 2740 0072 BD46     		mov	sp, r7
 2741              	.LCFI240:
 2742              		.cfi_def_cfa_register 13
 2743              		@ sp needed
 2744 0074 80BD     		pop	{r7, pc}
 2745              	.L173:
 2746 0076 00BF     		.align	2
 2747              	.L172:
 2748 0078 10470050 		.word	1342195472
 2749              		.cfi_endproc
 2750              	.LFE201:
 2752              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2753              		.align	1
 2754              		.global	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2755              		.syntax unified
 2756              		.thumb
 2757              		.thumb_func
 2758              		.fpu fpv4-sp-d16
 2760              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2761              	.LFB202:
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2762              		.loc 3 713 1
 2763              		.cfi_startproc
 2764              		@ args = 0, pretend = 0, frame = 8
 2765              		@ frame_needed = 1, uses_anonymous_args = 0
 2766 0000 80B5     		push	{r7, lr}
 2767              	.LCFI241:
 2768              		.cfi_def_cfa_offset 8
 2769              		.cfi_offset 7, -8
 2770              		.cfi_offset 14, -4
 2771 0002 82B0     		sub	sp, sp, #8
 2772              	.LCFI242:
 2773              		.cfi_def_cfa_offset 16
 2774 0004 00AF     		add	r7, sp, #0
 2775              	.LCFI243:
 2776              		.cfi_def_cfa_register 7
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2777              		.loc 3 717 14
 2778 0006 084B     		ldr	r3, .L178
 2779 0008 DB68     		ldr	r3, [r3, #12]
 2780              		.loc 3 717 24
 2781 000a 03F00103 		and	r3, r3, #1
 2782              		.loc 3 717 5
 2783 000e 002B     		cmp	r3, #0
 2784 0010 03D1     		bne	.L175
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2785              		.loc 3 719 23
 2786 0012 FFF7FEFF 		bl	OSCHP_GetFrequency
 2787 0016 7860     		str	r0, [r7, #4]
 2788 0018 01E0     		b	.L176
 2789              	.L175:
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2790              		.loc 3 723 21
 2791 001a 044B     		ldr	r3, .L178+4
 2792 001c 7B60     		str	r3, [r7, #4]
 2793              	.L176:
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2794              		.loc 3 726 10
 2795 001e 7B68     		ldr	r3, [r7, #4]
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2796              		.loc 3 727 1
 2797 0020 1846     		mov	r0, r3
 2798 0022 0837     		adds	r7, r7, #8
 2799              	.LCFI244:
 2800              		.cfi_def_cfa_offset 8
 2801 0024 BD46     		mov	sp, r7
 2802              	.LCFI245:
 2803              		.cfi_def_cfa_register 13
 2804              		@ sp needed
 2805 0026 80BD     		pop	{r7, pc}
 2806              	.L179:
 2807              		.align	2
 2808              	.L178:
 2809 0028 10470050 		.word	1342195472
 2810 002c 00366E01 		.word	24000000
 2811              		.cfi_endproc
 2812              	.LFE202:
 2814              		.section	.text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2815              		.align	1
 2816              		.global	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2817              		.syntax unified
 2818              		.thumb
 2819              		.thumb_func
 2820              		.fpu fpv4-sp-d16
 2822              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2823              	.LFB203:
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2824              		.loc 3 733 1
 2825              		.cfi_startproc
 2826              		@ args = 0, pretend = 0, frame = 16
 2827              		@ frame_needed = 1, uses_anonymous_args = 0
 2828 0000 80B5     		push	{r7, lr}
 2829              	.LCFI246:
 2830              		.cfi_def_cfa_offset 8
 2831              		.cfi_offset 7, -8
 2832              		.cfi_offset 14, -4
 2833 0002 84B0     		sub	sp, sp, #16
 2834              	.LCFI247:
 2835              		.cfi_def_cfa_offset 24
 2836 0004 00AF     		add	r7, sp, #0
 2837              	.LCFI248:
 2838              		.cfi_def_cfa_register 7
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2839              		.loc 3 738 21
 2840 0006 FFF7FEFF 		bl	OSCHP_GetFrequency
 2841 000a F860     		str	r0, [r7, #12]
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2842              		.loc 3 739 14
 2843 000c 104B     		ldr	r3, .L183
 2844 000e 1B69     		ldr	r3, [r3, #16]
 2845              		.loc 3 739 27
 2846 0010 03F00103 		and	r3, r3, #1
 2847              		.loc 3 739 5
 2848 0014 002B     		cmp	r3, #0
 2849 0016 16D1     		bne	.L181
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2850              		.loc 3 742 34
 2851 0018 0D4B     		ldr	r3, .L183
 2852 001a 5B69     		ldr	r3, [r3, #20]
 2853              		.loc 3 742 77
 2854 001c 1B0A     		lsrs	r3, r3, #8
 2855 001e 03F07F03 		and	r3, r3, #127
 2856              		.loc 3 742 11
 2857 0022 0133     		adds	r3, r3, #1
 2858 0024 BB60     		str	r3, [r7, #8]
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2859              		.loc 3 743 34
 2860 0026 0A4B     		ldr	r3, .L183
 2861 0028 5B69     		ldr	r3, [r3, #20]
 2862              		.loc 3 743 77
 2863 002a 1B0E     		lsrs	r3, r3, #24
 2864 002c 03F00F03 		and	r3, r3, #15
 2865              		.loc 3 743 11
 2866 0030 0133     		adds	r3, r3, #1
 2867 0032 7B60     		str	r3, [r7, #4]
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2868              		.loc 3 744 51
 2869 0034 FB68     		ldr	r3, [r7, #12]
 2870 0036 BA68     		ldr	r2, [r7, #8]
 2871 0038 02FB03F2 		mul	r2, r2, r3
 2872              		.loc 3 744 61
 2873 003c 7B68     		ldr	r3, [r7, #4]
 2874 003e 5B00     		lsls	r3, r3, #1
 2875              		.loc 3 744 21
 2876 0040 B2FBF3F3 		udiv	r3, r2, r3
 2877 0044 FB60     		str	r3, [r7, #12]
 2878              	.L181:
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2879              		.loc 3 746 10
 2880 0046 FB68     		ldr	r3, [r7, #12]
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2881              		.loc 3 747 1
 2882 0048 1846     		mov	r0, r3
 2883 004a 1037     		adds	r7, r7, #16
 2884              	.LCFI249:
 2885              		.cfi_def_cfa_offset 8
 2886 004c BD46     		mov	sp, r7
 2887              	.LCFI250:
 2888              		.cfi_def_cfa_register 13
 2889              		@ sp needed
 2890 004e 80BD     		pop	{r7, pc}
 2891              	.L184:
 2892              		.align	2
 2893              	.L183:
 2894 0050 10470050 		.word	1342195472
 2895              		.cfi_endproc
 2896              	.LFE203:
 2898              		.section	.text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2899              		.align	1
 2900              		.global	XMC_SCU_CLOCK_GetCcuClockFrequency
 2901              		.syntax unified
 2902              		.thumb
 2903              		.thumb_func
 2904              		.fpu fpv4-sp-d16
 2906              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2907              	.LFB204:
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2908              		.loc 3 753 1
 2909              		.cfi_startproc
 2910              		@ args = 0, pretend = 0, frame = 8
 2911              		@ frame_needed = 1, uses_anonymous_args = 0
 2912 0000 80B5     		push	{r7, lr}
 2913              	.LCFI251:
 2914              		.cfi_def_cfa_offset 8
 2915              		.cfi_offset 7, -8
 2916              		.cfi_offset 14, -4
 2917 0002 82B0     		sub	sp, sp, #8
 2918              	.LCFI252:
 2919              		.cfi_def_cfa_offset 16
 2920 0004 00AF     		add	r7, sp, #0
 2921              	.LCFI253:
 2922              		.cfi_def_cfa_register 7
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2923              		.loc 3 754 12
 2924 0006 0023     		movs	r3, #0
 2925 0008 7B60     		str	r3, [r7, #4]
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2926              		.loc 3 755 15
 2927 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 2928 000e 7860     		str	r0, [r7, #4]
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2929              		.loc 3 757 54
 2930 0010 054B     		ldr	r3, .L187
 2931 0012 1B6A     		ldr	r3, [r3, #32]
 2932              		.loc 3 757 35
 2933 0014 03F00103 		and	r3, r3, #1
 2934              		.loc 3 757 10
 2935 0018 7A68     		ldr	r2, [r7, #4]
 2936 001a 22FA03F3 		lsr	r3, r2, r3
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2937              		.loc 3 759 1
 2938 001e 1846     		mov	r0, r3
 2939 0020 0837     		adds	r7, r7, #8
 2940              	.LCFI254:
 2941              		.cfi_def_cfa_offset 8
 2942 0022 BD46     		mov	sp, r7
 2943              	.LCFI255:
 2944              		.cfi_def_cfa_register 13
 2945              		@ sp needed
 2946 0024 80BD     		pop	{r7, pc}
 2947              	.L188:
 2948 0026 00BF     		.align	2
 2949              	.L187:
 2950 0028 00460050 		.word	1342195200
 2951              		.cfi_endproc
 2952              	.LFE204:
 2954              		.section	.text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2955              		.align	1
 2956              		.global	XMC_SCU_CLOCK_GetUsbClockFrequency
 2957              		.syntax unified
 2958              		.thumb
 2959              		.thumb_func
 2960              		.fpu fpv4-sp-d16
 2962              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2963              	.LFB205:
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2964              		.loc 3 765 1
 2965              		.cfi_startproc
 2966              		@ args = 0, pretend = 0, frame = 8
 2967              		@ frame_needed = 1, uses_anonymous_args = 0
 2968 0000 80B5     		push	{r7, lr}
 2969              	.LCFI256:
 2970              		.cfi_def_cfa_offset 8
 2971              		.cfi_offset 7, -8
 2972              		.cfi_offset 14, -4
 2973 0002 82B0     		sub	sp, sp, #8
 2974              	.LCFI257:
 2975              		.cfi_def_cfa_offset 16
 2976 0004 00AF     		add	r7, sp, #0
 2977              	.LCFI258:
 2978              		.cfi_def_cfa_register 7
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2979              		.loc 3 766 12
 2980 0006 0023     		movs	r3, #0
 2981 0008 7B60     		str	r3, [r7, #4]
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2982              		.loc 3 769 12
 2983 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbClockSource
 2984 000e 3860     		str	r0, [r7]
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2985              		.loc 3 771 6
 2986 0010 3B68     		ldr	r3, [r7]
 2987 0012 B3F5803F 		cmp	r3, #65536
 2988 0016 03D1     		bne	.L190
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2989              		.loc 3 773 17
 2990 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2991 001c 7860     		str	r0, [r7, #4]
 2992 001e 05E0     		b	.L191
 2993              	.L190:
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2994              		.loc 3 775 11
 2995 0020 3B68     		ldr	r3, [r7]
 2996 0022 002B     		cmp	r3, #0
 2997 0024 02D1     		bne	.L191
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2998              		.loc 3 777 17
 2999 0026 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 3000 002a 7860     		str	r0, [r7, #4]
 3001              	.L191:
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 3002              		.loc 3 783 43
 3003 002c 054B     		ldr	r3, .L193
 3004 002e 9B69     		ldr	r3, [r3, #24]
 3005              		.loc 3 783 85
 3006 0030 03F00703 		and	r3, r3, #7
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 3007              		.loc 3 784 65
 3008 0034 0133     		adds	r3, r3, #1
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 3009              		.loc 3 783 10
 3010 0036 7A68     		ldr	r2, [r7, #4]
 3011 0038 B2FBF3F3 		udiv	r3, r2, r3
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3012              		.loc 3 785 1
 3013 003c 1846     		mov	r0, r3
 3014 003e 0837     		adds	r7, r7, #8
 3015              	.LCFI259:
 3016              		.cfi_def_cfa_offset 8
 3017 0040 BD46     		mov	sp, r7
 3018              	.LCFI260:
 3019              		.cfi_def_cfa_register 13
 3020              		@ sp needed
 3021 0042 80BD     		pop	{r7, pc}
 3022              	.L194:
 3023              		.align	2
 3024              	.L193:
 3025 0044 00460050 		.word	1342195200
 3026              		.cfi_endproc
 3027              	.LFE205:
 3029              		.section	.text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 3030              		.align	1
 3031              		.global	XMC_SCU_CLOCK_GetEbuClockFrequency
 3032              		.syntax unified
 3033              		.thumb
 3034              		.thumb_func
 3035              		.fpu fpv4-sp-d16
 3037              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 3038              	.LFB206:
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3039              		.loc 3 792 1
 3040              		.cfi_startproc
 3041              		@ args = 0, pretend = 0, frame = 8
 3042              		@ frame_needed = 1, uses_anonymous_args = 0
 3043 0000 80B5     		push	{r7, lr}
 3044              	.LCFI261:
 3045              		.cfi_def_cfa_offset 8
 3046              		.cfi_offset 7, -8
 3047              		.cfi_offset 14, -4
 3048 0002 82B0     		sub	sp, sp, #8
 3049              	.LCFI262:
 3050              		.cfi_def_cfa_offset 16
 3051 0004 00AF     		add	r7, sp, #0
 3052              	.LCFI263:
 3053              		.cfi_def_cfa_register 7
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3054              		.loc 3 793 24
 3055 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3056 000a 7860     		str	r0, [r7, #4]
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 3057              		.loc 3 795 43
 3058 000c 054B     		ldr	r3, .L197
 3059 000e DB69     		ldr	r3, [r3, #28]
 3060              		.loc 3 795 85
 3061 0010 03F03F03 		and	r3, r3, #63
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 3062              		.loc 3 796 65
 3063 0014 0133     		adds	r3, r3, #1
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 3064              		.loc 3 795 10
 3065 0016 7A68     		ldr	r2, [r7, #4]
 3066 0018 B2FBF3F3 		udiv	r3, r2, r3
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3067              		.loc 3 797 1
 3068 001c 1846     		mov	r0, r3
 3069 001e 0837     		adds	r7, r7, #8
 3070              	.LCFI264:
 3071              		.cfi_def_cfa_offset 8
 3072 0020 BD46     		mov	sp, r7
 3073              	.LCFI265:
 3074              		.cfi_def_cfa_register 13
 3075              		@ sp needed
 3076 0022 80BD     		pop	{r7, pc}
 3077              	.L198:
 3078              		.align	2
 3079              	.L197:
 3080 0024 00460050 		.word	1342195200
 3081              		.cfi_endproc
 3082              	.LFE206:
 3084              		.section	.text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 3085              		.align	1
 3086              		.global	XMC_SCU_CLOCK_GetWdtClockFrequency
 3087              		.syntax unified
 3088              		.thumb
 3089              		.thumb_func
 3090              		.fpu fpv4-sp-d16
 3092              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 3093              	.LFB207:
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3094              		.loc 3 825 1
 3095              		.cfi_startproc
 3096              		@ args = 0, pretend = 0, frame = 8
 3097              		@ frame_needed = 1, uses_anonymous_args = 0
 3098 0000 80B5     		push	{r7, lr}
 3099              	.LCFI266:
 3100              		.cfi_def_cfa_offset 8
 3101              		.cfi_offset 7, -8
 3102              		.cfi_offset 14, -4
 3103 0002 82B0     		sub	sp, sp, #8
 3104              	.LCFI267:
 3105              		.cfi_def_cfa_offset 16
 3106 0004 00AF     		add	r7, sp, #0
 3107              	.LCFI268:
 3108              		.cfi_def_cfa_register 7
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3109              		.loc 3 826 12
 3110 0006 0023     		movs	r3, #0
 3111 0008 7B60     		str	r3, [r7, #4]
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 3112              		.loc 3 829 12
 3113 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetWdtClockSource
 3114 000e 3860     		str	r0, [r7]
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 3115              		.loc 3 831 6
 3116 0010 3B68     		ldr	r3, [r7]
 3117 0012 B3F5003F 		cmp	r3, #131072
 3118 0016 03D1     		bne	.L200
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3119              		.loc 3 833 17
 3120 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3121 001c 7860     		str	r0, [r7, #4]
 3122 001e 0CE0     		b	.L201
 3123              	.L200:
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 3124              		.loc 3 835 11
 3125 0020 3B68     		ldr	r3, [r7]
 3126 0022 002B     		cmp	r3, #0
 3127 0024 02D1     		bne	.L202
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 3128              		.loc 3 837 15
 3129 0026 0A4B     		ldr	r3, .L204
 3130 0028 7B60     		str	r3, [r7, #4]
 3131 002a 06E0     		b	.L201
 3132              	.L202:
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 3133              		.loc 3 839 11
 3134 002c 3B68     		ldr	r3, [r7]
 3135 002e B3F5803F 		cmp	r3, #65536
 3136 0032 02D1     		bne	.L201
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 3137              		.loc 3 841 15
 3138 0034 4FF40043 		mov	r3, #32768
 3139 0038 7B60     		str	r3, [r7, #4]
 3140              	.L201:
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 3141              		.loc 3 848 44
 3142 003a 064B     		ldr	r3, .L204+4
 3143 003c 5B6A     		ldr	r3, [r3, #36]
 3144              		.loc 3 848 86
 3145 003e DBB2     		uxtb	r3, r3
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3146              		.loc 3 849 66
 3147 0040 0133     		adds	r3, r3, #1
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3148              		.loc 3 848 10
 3149 0042 7A68     		ldr	r2, [r7, #4]
 3150 0044 B2FBF3F3 		udiv	r3, r2, r3
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3151              		.loc 3 850 1
 3152 0048 1846     		mov	r0, r3
 3153 004a 0837     		adds	r7, r7, #8
 3154              	.LCFI269:
 3155              		.cfi_def_cfa_offset 8
 3156 004c BD46     		mov	sp, r7
 3157              	.LCFI270:
 3158              		.cfi_def_cfa_register 13
 3159              		@ sp needed
 3160 004e 80BD     		pop	{r7, pc}
 3161              	.L205:
 3162              		.align	2
 3163              	.L204:
 3164 0050 00366E01 		.word	24000000
 3165 0054 00460050 		.word	1342195200
 3166              		.cfi_endproc
 3167              	.LFE207:
 3169              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 3170              		.align	1
 3171              		.global	XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 3172              		.syntax unified
 3173              		.thumb
 3174              		.thumb_func
 3175              		.fpu fpv4-sp-d16
 3177              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 3178              	.LFB208:
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3179              		.loc 3 857 1
 3180              		.cfi_startproc
 3181              		@ args = 0, pretend = 0, frame = 8
 3182              		@ frame_needed = 1, uses_anonymous_args = 0
 3183 0000 80B5     		push	{r7, lr}
 3184              	.LCFI271:
 3185              		.cfi_def_cfa_offset 8
 3186              		.cfi_offset 7, -8
 3187              		.cfi_offset 14, -4
 3188 0002 82B0     		sub	sp, sp, #8
 3189              	.LCFI272:
 3190              		.cfi_def_cfa_offset 16
 3191 0004 00AF     		add	r7, sp, #0
 3192              	.LCFI273:
 3193              		.cfi_def_cfa_register 7
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3194              		.loc 3 858 12
 3195 0006 0023     		movs	r3, #0
 3196 0008 7B60     		str	r3, [r7, #4]
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 3197              		.loc 3 861 12
 3198 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetExternalOutputClockSource
 3199 000e 0346     		mov	r3, r0
 3200 0010 FB70     		strb	r3, [r7, #3]
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 3201              		.loc 3 863 6
 3202 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3203 0014 032B     		cmp	r3, #3
 3204 0016 0DD1     		bne	.L207
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3205              		.loc 3 865 17
 3206 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3207 001c 7860     		str	r0, [r7, #4]
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3208              		.loc 3 867 52
 3209 001e 134B     		ldr	r3, .L211
 3210 0020 9B6A     		ldr	r3, [r3, #40]
 3211              		.loc 3 867 95
 3212 0022 1B0C     		lsrs	r3, r3, #16
 3213 0024 C3F30803 		ubfx	r3, r3, #0, #9
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3214              		.loc 3 868 46
 3215 0028 0133     		adds	r3, r3, #1
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3216              		.loc 3 867 15
 3217 002a 7A68     		ldr	r2, [r7, #4]
 3218 002c B2FBF3F3 		udiv	r3, r2, r3
 3219 0030 7B60     		str	r3, [r7, #4]
 3220 0032 16E0     		b	.L208
 3221              	.L207:
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 3222              		.loc 3 870 11
 3223 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3224 0036 002B     		cmp	r3, #0
 3225 0038 03D1     		bne	.L209
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 3226              		.loc 3 872 17
 3227 003a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 3228 003e 7860     		str	r0, [r7, #4]
 3229 0040 0FE0     		b	.L208
 3230              	.L209:
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 3231              		.loc 3 874 11
 3232 0042 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3233 0044 022B     		cmp	r3, #2
 3234 0046 0CD1     		bne	.L208
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 3235              		.loc 3 876 17
 3236 0048 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 3237 004c 7860     		str	r0, [r7, #4]
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3238              		.loc 3 878 52
 3239 004e 074B     		ldr	r3, .L211
 3240 0050 9B6A     		ldr	r3, [r3, #40]
 3241              		.loc 3 878 95
 3242 0052 1B0C     		lsrs	r3, r3, #16
 3243 0054 C3F30803 		ubfx	r3, r3, #0, #9
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3244              		.loc 3 879 46
 3245 0058 0133     		adds	r3, r3, #1
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3246              		.loc 3 878 15
 3247 005a 7A68     		ldr	r2, [r7, #4]
 3248 005c B2FBF3F3 		udiv	r3, r2, r3
 3249 0060 7B60     		str	r3, [r7, #4]
 3250              	.L208:
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (frequency);
 3251              		.loc 3 886 10
 3252 0062 7B68     		ldr	r3, [r7, #4]
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3253              		.loc 3 887 1
 3254 0064 1846     		mov	r0, r3
 3255 0066 0837     		adds	r7, r7, #8
 3256              	.LCFI274:
 3257              		.cfi_def_cfa_offset 8
 3258 0068 BD46     		mov	sp, r7
 3259              	.LCFI275:
 3260              		.cfi_def_cfa_register 13
 3261              		@ sp needed
 3262 006a 80BD     		pop	{r7, pc}
 3263              	.L212:
 3264              		.align	2
 3265              	.L211:
 3266 006c 00460050 		.word	1342195200
 3267              		.cfi_endproc
 3268              	.LFE208:
 3270              		.section	.text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 3271              		.align	1
 3272              		.global	XMC_SCU_CLOCK_GetPeripheralClockFrequency
 3273              		.syntax unified
 3274              		.thumb
 3275              		.thumb_func
 3276              		.fpu fpv4-sp-d16
 3278              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 3279              	.LFB209:
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3280              		.loc 3 893 1
 3281              		.cfi_startproc
 3282              		@ args = 0, pretend = 0, frame = 0
 3283              		@ frame_needed = 1, uses_anonymous_args = 0
 3284 0000 80B5     		push	{r7, lr}
 3285              	.LCFI276:
 3286              		.cfi_def_cfa_offset 8
 3287              		.cfi_offset 7, -8
 3288              		.cfi_offset 14, -4
 3289 0002 00AF     		add	r7, sp, #0
 3290              	.LCFI277:
 3291              		.cfi_def_cfa_register 7
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3292              		.loc 3 894 21
 3293 0004 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetCpuClockFrequency
 3294 0008 0246     		mov	r2, r0
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3295              		.loc 3 895 19
 3296 000a 044B     		ldr	r3, .L215
 3297 000c 5B69     		ldr	r3, [r3, #20]
 3298              		.loc 3 895 58
 3299 000e 03F00103 		and	r3, r3, #1
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3300              		.loc 3 894 10
 3301 0012 22FA03F3 		lsr	r3, r2, r3
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3302              		.loc 3 896 1
 3303 0016 1846     		mov	r0, r3
 3304 0018 80BD     		pop	{r7, pc}
 3305              	.L216:
 3306 001a 00BF     		.align	2
 3307              	.L215:
 3308 001c 00460050 		.word	1342195200
 3309              		.cfi_endproc
 3310              	.LFE209:
 3312              		.section	.text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3313              		.align	1
 3314              		.global	XMC_SCU_CLOCK_SetSystemClockSource
 3315              		.syntax unified
 3316              		.thumb
 3317              		.thumb_func
 3318              		.fpu fpv4-sp-d16
 3320              	XMC_SCU_CLOCK_SetSystemClockSource:
 3321              	.LFB210:
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3322              		.loc 3 900 1
 3323              		.cfi_startproc
 3324              		@ args = 0, pretend = 0, frame = 8
 3325              		@ frame_needed = 1, uses_anonymous_args = 0
 3326              		@ link register save eliminated.
 3327 0000 80B4     		push	{r7}
 3328              	.LCFI278:
 3329              		.cfi_def_cfa_offset 4
 3330              		.cfi_offset 7, -4
 3331 0002 83B0     		sub	sp, sp, #12
 3332              	.LCFI279:
 3333              		.cfi_def_cfa_offset 16
 3334 0004 00AF     		add	r7, sp, #0
 3335              	.LCFI280:
 3336              		.cfi_def_cfa_register 7
 3337 0006 7860     		str	r0, [r7, #4]
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3338              		.loc 3 901 31
 3339 0008 064B     		ldr	r3, .L218
 3340 000a DB68     		ldr	r3, [r3, #12]
 3341              		.loc 3 901 42
 3342 000c 23F48032 		bic	r2, r3, #65536
 3343              		.loc 3 901 10
 3344 0010 0449     		ldr	r1, .L218
 3345              		.loc 3 901 86
 3346 0012 7B68     		ldr	r3, [r7, #4]
 3347 0014 1343     		orrs	r3, r3, r2
 3348              		.loc 3 901 21
 3349 0016 CB60     		str	r3, [r1, #12]
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3350              		.loc 3 903 1
 3351 0018 00BF     		nop
 3352 001a 0C37     		adds	r7, r7, #12
 3353              	.LCFI281:
 3354              		.cfi_def_cfa_offset 4
 3355 001c BD46     		mov	sp, r7
 3356              	.LCFI282:
 3357              		.cfi_def_cfa_register 13
 3358              		@ sp needed
 3359 001e 5DF8047B 		ldr	r7, [sp], #4
 3360              	.LCFI283:
 3361              		.cfi_restore 7
 3362              		.cfi_def_cfa_offset 0
 3363 0022 7047     		bx	lr
 3364              	.L219:
 3365              		.align	2
 3366              	.L218:
 3367 0024 00460050 		.word	1342195200
 3368              		.cfi_endproc
 3369              	.LFE210:
 3371              		.section	.text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3372              		.align	1
 3373              		.global	XMC_SCU_CLOCK_SetUsbClockSource
 3374              		.syntax unified
 3375              		.thumb
 3376              		.thumb_func
 3377              		.fpu fpv4-sp-d16
 3379              	XMC_SCU_CLOCK_SetUsbClockSource:
 3380              	.LFB211:
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3381              		.loc 3 907 1
 3382              		.cfi_startproc
 3383              		@ args = 0, pretend = 0, frame = 8
 3384              		@ frame_needed = 1, uses_anonymous_args = 0
 3385              		@ link register save eliminated.
 3386 0000 80B4     		push	{r7}
 3387              	.LCFI284:
 3388              		.cfi_def_cfa_offset 4
 3389              		.cfi_offset 7, -4
 3390 0002 83B0     		sub	sp, sp, #12
 3391              	.LCFI285:
 3392              		.cfi_def_cfa_offset 16
 3393 0004 00AF     		add	r7, sp, #0
 3394              	.LCFI286:
 3395              		.cfi_def_cfa_register 7
 3396 0006 7860     		str	r0, [r7, #4]
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3397              		.loc 3 908 31
 3398 0008 064B     		ldr	r3, .L221
 3399 000a 9B69     		ldr	r3, [r3, #24]
 3400              		.loc 3 908 42
 3401 000c 23F48032 		bic	r2, r3, #65536
 3402              		.loc 3 908 10
 3403 0010 0449     		ldr	r1, .L221
 3404              		.loc 3 908 86
 3405 0012 7B68     		ldr	r3, [r7, #4]
 3406 0014 1343     		orrs	r3, r3, r2
 3407              		.loc 3 908 21
 3408 0016 8B61     		str	r3, [r1, #24]
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3409              		.loc 3 910 1
 3410 0018 00BF     		nop
 3411 001a 0C37     		adds	r7, r7, #12
 3412              	.LCFI287:
 3413              		.cfi_def_cfa_offset 4
 3414 001c BD46     		mov	sp, r7
 3415              	.LCFI288:
 3416              		.cfi_def_cfa_register 13
 3417              		@ sp needed
 3418 001e 5DF8047B 		ldr	r7, [sp], #4
 3419              	.LCFI289:
 3420              		.cfi_restore 7
 3421              		.cfi_def_cfa_offset 0
 3422 0022 7047     		bx	lr
 3423              	.L222:
 3424              		.align	2
 3425              	.L221:
 3426 0024 00460050 		.word	1342195200
 3427              		.cfi_endproc
 3428              	.LFE211:
 3430              		.section	.text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3431              		.align	1
 3432              		.global	XMC_SCU_CLOCK_SetWdtClockSource
 3433              		.syntax unified
 3434              		.thumb
 3435              		.thumb_func
 3436              		.fpu fpv4-sp-d16
 3438              	XMC_SCU_CLOCK_SetWdtClockSource:
 3439              	.LFB212:
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3440              		.loc 3 914 1
 3441              		.cfi_startproc
 3442              		@ args = 0, pretend = 0, frame = 8
 3443              		@ frame_needed = 1, uses_anonymous_args = 0
 3444              		@ link register save eliminated.
 3445 0000 80B4     		push	{r7}
 3446              	.LCFI290:
 3447              		.cfi_def_cfa_offset 4
 3448              		.cfi_offset 7, -4
 3449 0002 83B0     		sub	sp, sp, #12
 3450              	.LCFI291:
 3451              		.cfi_def_cfa_offset 16
 3452 0004 00AF     		add	r7, sp, #0
 3453              	.LCFI292:
 3454              		.cfi_def_cfa_register 7
 3455 0006 7860     		str	r0, [r7, #4]
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3456              		.loc 3 915 31
 3457 0008 064B     		ldr	r3, .L224
 3458 000a 5B6A     		ldr	r3, [r3, #36]
 3459              		.loc 3 915 42
 3460 000c 23F44032 		bic	r2, r3, #196608
 3461              		.loc 3 915 10
 3462 0010 0449     		ldr	r1, .L224
 3463              		.loc 3 915 86
 3464 0012 7B68     		ldr	r3, [r7, #4]
 3465 0014 1343     		orrs	r3, r3, r2
 3466              		.loc 3 915 21
 3467 0016 4B62     		str	r3, [r1, #36]
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3468              		.loc 3 917 1
 3469 0018 00BF     		nop
 3470 001a 0C37     		adds	r7, r7, #12
 3471              	.LCFI293:
 3472              		.cfi_def_cfa_offset 4
 3473 001c BD46     		mov	sp, r7
 3474              	.LCFI294:
 3475              		.cfi_def_cfa_register 13
 3476              		@ sp needed
 3477 001e 5DF8047B 		ldr	r7, [sp], #4
 3478              	.LCFI295:
 3479              		.cfi_restore 7
 3480              		.cfi_def_cfa_offset 0
 3481 0022 7047     		bx	lr
 3482              	.L225:
 3483              		.align	2
 3484              	.L224:
 3485 0024 00460050 		.word	1342195200
 3486              		.cfi_endproc
 3487              	.LFE212:
 3489              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3490              		.align	1
 3491              		.global	XMC_SCU_CLOCK_SetExternalOutputClockSource
 3492              		.syntax unified
 3493              		.thumb
 3494              		.thumb_func
 3495              		.fpu fpv4-sp-d16
 3497              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3498              	.LFB213:
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3499              		.loc 3 921 1
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 8
 3502              		@ frame_needed = 1, uses_anonymous_args = 0
 3503              		@ link register save eliminated.
 3504 0000 80B4     		push	{r7}
 3505              	.LCFI296:
 3506              		.cfi_def_cfa_offset 4
 3507              		.cfi_offset 7, -4
 3508 0002 83B0     		sub	sp, sp, #12
 3509              	.LCFI297:
 3510              		.cfi_def_cfa_offset 16
 3511 0004 00AF     		add	r7, sp, #0
 3512              	.LCFI298:
 3513              		.cfi_def_cfa_register 7
 3514 0006 0346     		mov	r3, r0
 3515 0008 FB71     		strb	r3, [r7, #7]
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3516              		.loc 3 922 31
 3517 000a 074B     		ldr	r3, .L227
 3518 000c 9B6A     		ldr	r3, [r3, #40]
 3519              		.loc 3 922 42
 3520 000e 23F00302 		bic	r2, r3, #3
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3521              		.loc 3 923 24
 3522 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3523              		.loc 3 922 10
 3524 0014 0449     		ldr	r1, .L227
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3525              		.loc 3 922 86
 3526 0016 1343     		orrs	r3, r3, r2
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3527              		.loc 3 922 21
 3528 0018 8B62     		str	r3, [r1, #40]
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3529              		.loc 3 924 1
 3530 001a 00BF     		nop
 3531 001c 0C37     		adds	r7, r7, #12
 3532              	.LCFI299:
 3533              		.cfi_def_cfa_offset 4
 3534 001e BD46     		mov	sp, r7
 3535              	.LCFI300:
 3536              		.cfi_def_cfa_register 13
 3537              		@ sp needed
 3538 0020 5DF8047B 		ldr	r7, [sp], #4
 3539              	.LCFI301:
 3540              		.cfi_restore 7
 3541              		.cfi_def_cfa_offset 0
 3542 0024 7047     		bx	lr
 3543              	.L228:
 3544 0026 00BF     		.align	2
 3545              	.L227:
 3546 0028 00460050 		.word	1342195200
 3547              		.cfi_endproc
 3548              	.LFE213:
 3550              		.section	.text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3551              		.align	1
 3552              		.global	XMC_SCU_CLOCK_SetSystemPllClockSource
 3553              		.syntax unified
 3554              		.thumb
 3555              		.thumb_func
 3556              		.fpu fpv4-sp-d16
 3558              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3559              	.LFB214:
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3560              		.loc 3 928 1
 3561              		.cfi_startproc
 3562              		@ args = 0, pretend = 0, frame = 8
 3563              		@ frame_needed = 1, uses_anonymous_args = 0
 3564              		@ link register save eliminated.
 3565 0000 80B4     		push	{r7}
 3566              	.LCFI302:
 3567              		.cfi_def_cfa_offset 4
 3568              		.cfi_offset 7, -4
 3569 0002 83B0     		sub	sp, sp, #12
 3570              	.LCFI303:
 3571              		.cfi_def_cfa_offset 16
 3572 0004 00AF     		add	r7, sp, #0
 3573              	.LCFI304:
 3574              		.cfi_def_cfa_register 7
 3575 0006 0346     		mov	r3, r0
 3576 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3577              		.loc 3 930 6
 3578 000a FB88     		ldrh	r3, [r7, #6]
 3579 000c 002B     		cmp	r3, #0
 3580 000e 08D1     		bne	.L230
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3581              		.loc 3 932 22
 3582 0010 0B4B     		ldr	r3, .L233
 3583 0012 DB68     		ldr	r3, [r3, #12]
 3584 0014 0A4A     		ldr	r2, .L233
 3585 0016 23F48073 		bic	r3, r3, #256
 3586 001a 23F00103 		bic	r3, r3, #1
 3587 001e D360     		str	r3, [r2, #12]
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3588              		.loc 3 938 1
 3589 0020 07E0     		b	.L232
 3590              	.L230:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3591              		.loc 3 936 22
 3592 0022 074B     		ldr	r3, .L233
 3593 0024 DB68     		ldr	r3, [r3, #12]
 3594 0026 064A     		ldr	r2, .L233
 3595 0028 43F48073 		orr	r3, r3, #256
 3596 002c 43F00103 		orr	r3, r3, #1
 3597 0030 D360     		str	r3, [r2, #12]
 3598              	.L232:
 3599              		.loc 3 938 1
 3600 0032 00BF     		nop
 3601 0034 0C37     		adds	r7, r7, #12
 3602              	.LCFI305:
 3603              		.cfi_def_cfa_offset 4
 3604 0036 BD46     		mov	sp, r7
 3605              	.LCFI306:
 3606              		.cfi_def_cfa_register 13
 3607              		@ sp needed
 3608 0038 5DF8047B 		ldr	r7, [sp], #4
 3609              	.LCFI307:
 3610              		.cfi_restore 7
 3611              		.cfi_def_cfa_offset 0
 3612 003c 7047     		bx	lr
 3613              	.L234:
 3614 003e 00BF     		.align	2
 3615              	.L233:
 3616 0040 10470050 		.word	1342195472
 3617              		.cfi_endproc
 3618              	.LFE214:
 3620              		.section	.text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3621              		.align	1
 3622              		.global	XMC_SCU_HIB_SetRtcClockSource
 3623              		.syntax unified
 3624              		.thumb
 3625              		.thumb_func
 3626              		.fpu fpv4-sp-d16
 3628              	XMC_SCU_HIB_SetRtcClockSource:
 3629              	.LFB215:
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** { 
 3630              		.loc 3 942 1
 3631              		.cfi_startproc
 3632              		@ args = 0, pretend = 0, frame = 8
 3633              		@ frame_needed = 1, uses_anonymous_args = 0
 3634              		@ link register save eliminated.
 3635 0000 80B4     		push	{r7}
 3636              	.LCFI308:
 3637              		.cfi_def_cfa_offset 4
 3638              		.cfi_offset 7, -4
 3639 0002 83B0     		sub	sp, sp, #12
 3640              	.LCFI309:
 3641              		.cfi_def_cfa_offset 16
 3642 0004 00AF     		add	r7, sp, #0
 3643              	.LCFI310:
 3644              		.cfi_def_cfa_register 7
 3645 0006 0346     		mov	r3, r0
 3646 0008 FB71     		strb	r3, [r7, #7]
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3647              		.loc 3 944 8
 3648 000a 00BF     		nop
 3649              	.L236:
 3650              		.loc 3 944 21 discriminator 1
 3651 000c 0A4B     		ldr	r3, .L237
 3652 000e D3F8C430 		ldr	r3, [r3, #196]
 3653              		.loc 3 944 32 discriminator 1
 3654 0012 03F00803 		and	r3, r3, #8
 3655              		.loc 3 944 8 discriminator 1
 3656 0016 002B     		cmp	r3, #0
 3657 0018 F8D1     		bne	.L236
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3658              		.loc 3 948 39
 3659 001a 084B     		ldr	r3, .L237+4
 3660 001c DB68     		ldr	r3, [r3, #12]
 3661              		.loc 3 948 46
 3662 001e 23F04002 		bic	r2, r3, #64
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3663              		.loc 3 949 26
 3664 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3665              		.loc 3 948 16
 3666 0024 0549     		ldr	r1, .L237+4
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3667              		.loc 3 948 89
 3668 0026 1343     		orrs	r3, r3, r2
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3669              		.loc 3 948 23
 3670 0028 CB60     		str	r3, [r1, #12]
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3671              		.loc 3 950 1
 3672 002a 00BF     		nop
 3673 002c 0C37     		adds	r7, r7, #12
 3674              	.LCFI311:
 3675              		.cfi_def_cfa_offset 4
 3676 002e BD46     		mov	sp, r7
 3677              	.LCFI312:
 3678              		.cfi_def_cfa_register 13
 3679              		@ sp needed
 3680 0030 5DF8047B 		ldr	r7, [sp], #4
 3681              	.LCFI313:
 3682              		.cfi_restore 7
 3683              		.cfi_def_cfa_offset 0
 3684 0034 7047     		bx	lr
 3685              	.L238:
 3686 0036 00BF     		.align	2
 3687              	.L237:
 3688 0038 00400050 		.word	1342193664
 3689 003c 00430050 		.word	1342194432
 3690              		.cfi_endproc
 3691              	.LFE215:
 3693              		.section	.text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3694              		.align	1
 3695              		.global	XMC_SCU_HIB_SetStandbyClockSource
 3696              		.syntax unified
 3697              		.thumb
 3698              		.thumb_func
 3699              		.fpu fpv4-sp-d16
 3701              	XMC_SCU_HIB_SetStandbyClockSource:
 3702              	.LFB216:
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3703              		.loc 3 954 1
 3704              		.cfi_startproc
 3705              		@ args = 0, pretend = 0, frame = 8
 3706              		@ frame_needed = 1, uses_anonymous_args = 0
 3707              		@ link register save eliminated.
 3708 0000 80B4     		push	{r7}
 3709              	.LCFI314:
 3710              		.cfi_def_cfa_offset 4
 3711              		.cfi_offset 7, -4
 3712 0002 83B0     		sub	sp, sp, #12
 3713              	.LCFI315:
 3714              		.cfi_def_cfa_offset 16
 3715 0004 00AF     		add	r7, sp, #0
 3716              	.LCFI316:
 3717              		.cfi_def_cfa_register 7
 3718 0006 0346     		mov	r3, r0
 3719 0008 FB71     		strb	r3, [r7, #7]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3720              		.loc 3 955 8
 3721 000a 00BF     		nop
 3722              	.L240:
 3723              		.loc 3 955 21 discriminator 1
 3724 000c 0A4B     		ldr	r3, .L241
 3725 000e D3F8C430 		ldr	r3, [r3, #196]
 3726              		.loc 3 955 32 discriminator 1
 3727 0012 03F00803 		and	r3, r3, #8
 3728              		.loc 3 955 8 discriminator 1
 3729 0016 002B     		cmp	r3, #0
 3730 0018 F8D1     		bne	.L240
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3731              		.loc 3 959 39
 3732 001a 084B     		ldr	r3, .L241+4
 3733 001c DB68     		ldr	r3, [r3, #12]
 3734              		.loc 3 959 46
 3735 001e 23F08002 		bic	r2, r3, #128
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3736              		.loc 3 960 26
 3737 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3738              		.loc 3 959 16
 3739 0024 0549     		ldr	r1, .L241+4
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3740              		.loc 3 959 94
 3741 0026 1343     		orrs	r3, r3, r2
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3742              		.loc 3 959 23
 3743 0028 CB60     		str	r3, [r1, #12]
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3744              		.loc 3 961 1
 3745 002a 00BF     		nop
 3746 002c 0C37     		adds	r7, r7, #12
 3747              	.LCFI317:
 3748              		.cfi_def_cfa_offset 4
 3749 002e BD46     		mov	sp, r7
 3750              	.LCFI318:
 3751              		.cfi_def_cfa_register 13
 3752              		@ sp needed
 3753 0030 5DF8047B 		ldr	r7, [sp], #4
 3754              	.LCFI319:
 3755              		.cfi_restore 7
 3756              		.cfi_def_cfa_offset 0
 3757 0034 7047     		bx	lr
 3758              	.L242:
 3759 0036 00BF     		.align	2
 3760              	.L241:
 3761 0038 00400050 		.word	1342193664
 3762 003c 00430050 		.word	1342194432
 3763              		.cfi_endproc
 3764              	.LFE216:
 3766              		.section	.text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3767              		.align	1
 3768              		.global	XMC_SCU_CLOCK_SetSystemClockDivider
 3769              		.syntax unified
 3770              		.thumb
 3771              		.thumb_func
 3772              		.fpu fpv4-sp-d16
 3774              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3775              	.LFB217:
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3776              		.loc 3 965 1
 3777              		.cfi_startproc
 3778              		@ args = 0, pretend = 0, frame = 8
 3779              		@ frame_needed = 1, uses_anonymous_args = 0
 3780              		@ link register save eliminated.
 3781 0000 80B4     		push	{r7}
 3782              	.LCFI320:
 3783              		.cfi_def_cfa_offset 4
 3784              		.cfi_offset 7, -4
 3785 0002 83B0     		sub	sp, sp, #12
 3786              	.LCFI321:
 3787              		.cfi_def_cfa_offset 16
 3788 0004 00AF     		add	r7, sp, #0
 3789              	.LCFI322:
 3790              		.cfi_def_cfa_register 7
 3791 0006 7860     		str	r0, [r7, #4]
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3792              		.loc 3 969 31
 3793 0008 074B     		ldr	r3, .L244
 3794 000a DB68     		ldr	r3, [r3, #12]
 3795              		.loc 3 969 42
 3796 000c 23F0FF02 		bic	r2, r3, #255
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3797              		.loc 3 970 24
 3798 0010 7B68     		ldr	r3, [r7, #4]
 3799 0012 013B     		subs	r3, r3, #1
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3800              		.loc 3 969 10
 3801 0014 0449     		ldr	r1, .L244
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3802              		.loc 3 969 86
 3803 0016 1343     		orrs	r3, r3, r2
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3804              		.loc 3 969 21
 3805 0018 CB60     		str	r3, [r1, #12]
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3806              		.loc 3 971 1
 3807 001a 00BF     		nop
 3808 001c 0C37     		adds	r7, r7, #12
 3809              	.LCFI323:
 3810              		.cfi_def_cfa_offset 4
 3811 001e BD46     		mov	sp, r7
 3812              	.LCFI324:
 3813              		.cfi_def_cfa_register 13
 3814              		@ sp needed
 3815 0020 5DF8047B 		ldr	r7, [sp], #4
 3816              	.LCFI325:
 3817              		.cfi_restore 7
 3818              		.cfi_def_cfa_offset 0
 3819 0024 7047     		bx	lr
 3820              	.L245:
 3821 0026 00BF     		.align	2
 3822              	.L244:
 3823 0028 00460050 		.word	1342195200
 3824              		.cfi_endproc
 3825              	.LFE217:
 3827              		.section	.text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3828              		.align	1
 3829              		.global	XMC_SCU_CLOCK_SetCcuClockDivider
 3830              		.syntax unified
 3831              		.thumb
 3832              		.thumb_func
 3833              		.fpu fpv4-sp-d16
 3835              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3836              	.LFB218:
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3837              		.loc 3 975 1
 3838              		.cfi_startproc
 3839              		@ args = 0, pretend = 0, frame = 8
 3840              		@ frame_needed = 1, uses_anonymous_args = 0
 3841              		@ link register save eliminated.
 3842 0000 80B4     		push	{r7}
 3843              	.LCFI326:
 3844              		.cfi_def_cfa_offset 4
 3845              		.cfi_offset 7, -4
 3846 0002 83B0     		sub	sp, sp, #12
 3847              	.LCFI327:
 3848              		.cfi_def_cfa_offset 16
 3849 0004 00AF     		add	r7, sp, #0
 3850              	.LCFI328:
 3851              		.cfi_def_cfa_register 7
 3852 0006 7860     		str	r0, [r7, #4]
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3853              		.loc 3 978 31
 3854 0008 074B     		ldr	r3, .L247
 3855 000a 1B6A     		ldr	r3, [r3, #32]
 3856              		.loc 3 978 42
 3857 000c 23F00102 		bic	r2, r3, #1
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3858              		.loc 3 979 23
 3859 0010 7B68     		ldr	r3, [r7, #4]
 3860 0012 013B     		subs	r3, r3, #1
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3861              		.loc 3 978 10
 3862 0014 0449     		ldr	r1, .L247
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3863              		.loc 3 978 86
 3864 0016 1343     		orrs	r3, r3, r2
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3865              		.loc 3 978 21
 3866 0018 0B62     		str	r3, [r1, #32]
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3867              		.loc 3 980 1
 3868 001a 00BF     		nop
 3869 001c 0C37     		adds	r7, r7, #12
 3870              	.LCFI329:
 3871              		.cfi_def_cfa_offset 4
 3872 001e BD46     		mov	sp, r7
 3873              	.LCFI330:
 3874              		.cfi_def_cfa_register 13
 3875              		@ sp needed
 3876 0020 5DF8047B 		ldr	r7, [sp], #4
 3877              	.LCFI331:
 3878              		.cfi_restore 7
 3879              		.cfi_def_cfa_offset 0
 3880 0024 7047     		bx	lr
 3881              	.L248:
 3882 0026 00BF     		.align	2
 3883              	.L247:
 3884 0028 00460050 		.word	1342195200
 3885              		.cfi_endproc
 3886              	.LFE218:
 3888              		.section	.text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3889              		.align	1
 3890              		.global	XMC_SCU_CLOCK_SetCpuClockDivider
 3891              		.syntax unified
 3892              		.thumb
 3893              		.thumb_func
 3894              		.fpu fpv4-sp-d16
 3896              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3897              	.LFB219:
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3898              		.loc 3 984 1
 3899              		.cfi_startproc
 3900              		@ args = 0, pretend = 0, frame = 8
 3901              		@ frame_needed = 1, uses_anonymous_args = 0
 3902              		@ link register save eliminated.
 3903 0000 80B4     		push	{r7}
 3904              	.LCFI332:
 3905              		.cfi_def_cfa_offset 4
 3906              		.cfi_offset 7, -4
 3907 0002 83B0     		sub	sp, sp, #12
 3908              	.LCFI333:
 3909              		.cfi_def_cfa_offset 16
 3910 0004 00AF     		add	r7, sp, #0
 3911              	.LCFI334:
 3912              		.cfi_def_cfa_register 7
 3913 0006 7860     		str	r0, [r7, #4]
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3914              		.loc 3 987 31
 3915 0008 074B     		ldr	r3, .L250
 3916 000a 1B69     		ldr	r3, [r3, #16]
 3917              		.loc 3 987 42
 3918 000c 23F00102 		bic	r2, r3, #1
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3919              		.loc 3 988 23
 3920 0010 7B68     		ldr	r3, [r7, #4]
 3921 0012 013B     		subs	r3, r3, #1
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3922              		.loc 3 987 10
 3923 0014 0449     		ldr	r1, .L250
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3924              		.loc 3 987 86
 3925 0016 1343     		orrs	r3, r3, r2
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3926              		.loc 3 987 21
 3927 0018 0B61     		str	r3, [r1, #16]
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3928              		.loc 3 989 1
 3929 001a 00BF     		nop
 3930 001c 0C37     		adds	r7, r7, #12
 3931              	.LCFI335:
 3932              		.cfi_def_cfa_offset 4
 3933 001e BD46     		mov	sp, r7
 3934              	.LCFI336:
 3935              		.cfi_def_cfa_register 13
 3936              		@ sp needed
 3937 0020 5DF8047B 		ldr	r7, [sp], #4
 3938              	.LCFI337:
 3939              		.cfi_restore 7
 3940              		.cfi_def_cfa_offset 0
 3941 0024 7047     		bx	lr
 3942              	.L251:
 3943 0026 00BF     		.align	2
 3944              	.L250:
 3945 0028 00460050 		.word	1342195200
 3946              		.cfi_endproc
 3947              	.LFE219:
 3949              		.section	.text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3950              		.align	1
 3951              		.global	XMC_SCU_CLOCK_SetPeripheralClockDivider
 3952              		.syntax unified
 3953              		.thumb
 3954              		.thumb_func
 3955              		.fpu fpv4-sp-d16
 3957              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3958              	.LFB220:
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3959              		.loc 3 993 1
 3960              		.cfi_startproc
 3961              		@ args = 0, pretend = 0, frame = 8
 3962              		@ frame_needed = 1, uses_anonymous_args = 0
 3963              		@ link register save eliminated.
 3964 0000 80B4     		push	{r7}
 3965              	.LCFI338:
 3966              		.cfi_def_cfa_offset 4
 3967              		.cfi_offset 7, -4
 3968 0002 83B0     		sub	sp, sp, #12
 3969              	.LCFI339:
 3970              		.cfi_def_cfa_offset 16
 3971 0004 00AF     		add	r7, sp, #0
 3972              	.LCFI340:
 3973              		.cfi_def_cfa_register 7
 3974 0006 7860     		str	r0, [r7, #4]
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3975              		.loc 3 996 30
 3976 0008 074B     		ldr	r3, .L253
 3977 000a 5B69     		ldr	r3, [r3, #20]
 3978              		.loc 3 996 40
 3979 000c 23F00102 		bic	r2, r3, #1
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3980              		.loc 3 997 23
 3981 0010 7B68     		ldr	r3, [r7, #4]
 3982 0012 013B     		subs	r3, r3, #1
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3983              		.loc 3 996 10
 3984 0014 0449     		ldr	r1, .L253
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3985              		.loc 3 996 82
 3986 0016 1343     		orrs	r3, r3, r2
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3987              		.loc 3 996 20
 3988 0018 4B61     		str	r3, [r1, #20]
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3989              		.loc 3 998 1
 3990 001a 00BF     		nop
 3991 001c 0C37     		adds	r7, r7, #12
 3992              	.LCFI341:
 3993              		.cfi_def_cfa_offset 4
 3994 001e BD46     		mov	sp, r7
 3995              	.LCFI342:
 3996              		.cfi_def_cfa_register 13
 3997              		@ sp needed
 3998 0020 5DF8047B 		ldr	r7, [sp], #4
 3999              	.LCFI343:
 4000              		.cfi_restore 7
 4001              		.cfi_def_cfa_offset 0
 4002 0024 7047     		bx	lr
 4003              	.L254:
 4004 0026 00BF     		.align	2
 4005              	.L253:
 4006 0028 00460050 		.word	1342195200
 4007              		.cfi_endproc
 4008              	.LFE220:
 4010              		.section	.text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 4011              		.align	1
 4012              		.global	XMC_SCU_CLOCK_SetUsbClockDivider
 4013              		.syntax unified
 4014              		.thumb
 4015              		.thumb_func
 4016              		.fpu fpv4-sp-d16
 4018              	XMC_SCU_CLOCK_SetUsbClockDivider:
 4019              	.LFB221:
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4020              		.loc 3 1002 1
 4021              		.cfi_startproc
 4022              		@ args = 0, pretend = 0, frame = 8
 4023              		@ frame_needed = 1, uses_anonymous_args = 0
 4024              		@ link register save eliminated.
 4025 0000 80B4     		push	{r7}
 4026              	.LCFI344:
 4027              		.cfi_def_cfa_offset 4
 4028              		.cfi_offset 7, -4
 4029 0002 83B0     		sub	sp, sp, #12
 4030              	.LCFI345:
 4031              		.cfi_def_cfa_offset 16
 4032 0004 00AF     		add	r7, sp, #0
 4033              	.LCFI346:
 4034              		.cfi_def_cfa_register 7
 4035 0006 7860     		str	r0, [r7, #4]
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 4036              		.loc 3 1006 31
 4037 0008 074B     		ldr	r3, .L256
 4038 000a 9B69     		ldr	r3, [r3, #24]
 4039              		.loc 3 1006 42
 4040 000c 23F00702 		bic	r2, r3, #7
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4041              		.loc 3 1007 23
 4042 0010 7B68     		ldr	r3, [r7, #4]
 4043 0012 013B     		subs	r3, r3, #1
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4044              		.loc 3 1006 10
 4045 0014 0449     		ldr	r1, .L256
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4046              		.loc 3 1006 86
 4047 0016 1343     		orrs	r3, r3, r2
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 4048              		.loc 3 1006 21
 4049 0018 8B61     		str	r3, [r1, #24]
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4050              		.loc 3 1008 1
 4051 001a 00BF     		nop
 4052 001c 0C37     		adds	r7, r7, #12
 4053              	.LCFI347:
 4054              		.cfi_def_cfa_offset 4
 4055 001e BD46     		mov	sp, r7
 4056              	.LCFI348:
 4057              		.cfi_def_cfa_register 13
 4058              		@ sp needed
 4059 0020 5DF8047B 		ldr	r7, [sp], #4
 4060              	.LCFI349:
 4061              		.cfi_restore 7
 4062              		.cfi_def_cfa_offset 0
 4063 0024 7047     		bx	lr
 4064              	.L257:
 4065 0026 00BF     		.align	2
 4066              	.L256:
 4067 0028 00460050 		.word	1342195200
 4068              		.cfi_endproc
 4069              	.LFE221:
 4071              		.section	.text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 4072              		.align	1
 4073              		.global	XMC_SCU_CLOCK_SetEbuClockDivider
 4074              		.syntax unified
 4075              		.thumb
 4076              		.thumb_func
 4077              		.fpu fpv4-sp-d16
 4079              	XMC_SCU_CLOCK_SetEbuClockDivider:
 4080              	.LFB222:
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4081              		.loc 3 1013 1
 4082              		.cfi_startproc
 4083              		@ args = 0, pretend = 0, frame = 8
 4084              		@ frame_needed = 1, uses_anonymous_args = 0
 4085              		@ link register save eliminated.
 4086 0000 80B4     		push	{r7}
 4087              	.LCFI350:
 4088              		.cfi_def_cfa_offset 4
 4089              		.cfi_offset 7, -4
 4090 0002 83B0     		sub	sp, sp, #12
 4091              	.LCFI351:
 4092              		.cfi_def_cfa_offset 16
 4093 0004 00AF     		add	r7, sp, #0
 4094              	.LCFI352:
 4095              		.cfi_def_cfa_register 7
 4096 0006 7860     		str	r0, [r7, #4]
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 4097              		.loc 3 1017 31
 4098 0008 074B     		ldr	r3, .L259
 4099 000a DB69     		ldr	r3, [r3, #28]
 4100              		.loc 3 1017 42
 4101 000c 23F03F02 		bic	r2, r3, #63
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4102              		.loc 3 1018 23
 4103 0010 7B68     		ldr	r3, [r7, #4]
 4104 0012 013B     		subs	r3, r3, #1
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4105              		.loc 3 1017 10
 4106 0014 0449     		ldr	r1, .L259
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4107              		.loc 3 1017 86
 4108 0016 1343     		orrs	r3, r3, r2
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 4109              		.loc 3 1017 21
 4110 0018 CB61     		str	r3, [r1, #28]
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4111              		.loc 3 1019 1
 4112 001a 00BF     		nop
 4113 001c 0C37     		adds	r7, r7, #12
 4114              	.LCFI353:
 4115              		.cfi_def_cfa_offset 4
 4116 001e BD46     		mov	sp, r7
 4117              	.LCFI354:
 4118              		.cfi_def_cfa_register 13
 4119              		@ sp needed
 4120 0020 5DF8047B 		ldr	r7, [sp], #4
 4121              	.LCFI355:
 4122              		.cfi_restore 7
 4123              		.cfi_def_cfa_offset 0
 4124 0024 7047     		bx	lr
 4125              	.L260:
 4126 0026 00BF     		.align	2
 4127              	.L259:
 4128 0028 00460050 		.word	1342195200
 4129              		.cfi_endproc
 4130              	.LFE222:
 4132              		.section	.text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 4133              		.align	1
 4134              		.global	XMC_SCU_CLOCK_SetWdtClockDivider
 4135              		.syntax unified
 4136              		.thumb
 4137              		.thumb_func
 4138              		.fpu fpv4-sp-d16
 4140              	XMC_SCU_CLOCK_SetWdtClockDivider:
 4141              	.LFB223:
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4142              		.loc 3 1024 1
 4143              		.cfi_startproc
 4144              		@ args = 0, pretend = 0, frame = 8
 4145              		@ frame_needed = 1, uses_anonymous_args = 0
 4146              		@ link register save eliminated.
 4147 0000 80B4     		push	{r7}
 4148              	.LCFI356:
 4149              		.cfi_def_cfa_offset 4
 4150              		.cfi_offset 7, -4
 4151 0002 83B0     		sub	sp, sp, #12
 4152              	.LCFI357:
 4153              		.cfi_def_cfa_offset 16
 4154 0004 00AF     		add	r7, sp, #0
 4155              	.LCFI358:
 4156              		.cfi_def_cfa_register 7
 4157 0006 7860     		str	r0, [r7, #4]
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 4158              		.loc 3 1028 31
 4159 0008 074B     		ldr	r3, .L262
 4160 000a 5B6A     		ldr	r3, [r3, #36]
 4161              		.loc 3 1028 42
 4162 000c 23F0FF02 		bic	r2, r3, #255
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4163              		.loc 3 1029 23
 4164 0010 7B68     		ldr	r3, [r7, #4]
 4165 0012 013B     		subs	r3, r3, #1
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4166              		.loc 3 1028 10
 4167 0014 0449     		ldr	r1, .L262
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4168              		.loc 3 1028 86
 4169 0016 1343     		orrs	r3, r3, r2
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4170              		.loc 3 1028 21
 4171 0018 4B62     		str	r3, [r1, #36]
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4172              		.loc 3 1030 1
 4173 001a 00BF     		nop
 4174 001c 0C37     		adds	r7, r7, #12
 4175              	.LCFI359:
 4176              		.cfi_def_cfa_offset 4
 4177 001e BD46     		mov	sp, r7
 4178              	.LCFI360:
 4179              		.cfi_def_cfa_register 13
 4180              		@ sp needed
 4181 0020 5DF8047B 		ldr	r7, [sp], #4
 4182              	.LCFI361:
 4183              		.cfi_restore 7
 4184              		.cfi_def_cfa_offset 0
 4185 0024 7047     		bx	lr
 4186              	.L263:
 4187 0026 00BF     		.align	2
 4188              	.L262:
 4189 0028 00460050 		.word	1342195200
 4190              		.cfi_endproc
 4191              	.LFE223:
 4193              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 4194              		.align	1
 4195              		.global	XMC_SCU_CLOCK_SetExternalOutputClockDivider
 4196              		.syntax unified
 4197              		.thumb
 4198              		.thumb_func
 4199              		.fpu fpv4-sp-d16
 4201              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 4202              	.LFB224:
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4203              		.loc 3 1034 1
 4204              		.cfi_startproc
 4205              		@ args = 0, pretend = 0, frame = 8
 4206              		@ frame_needed = 1, uses_anonymous_args = 0
 4207              		@ link register save eliminated.
 4208 0000 80B4     		push	{r7}
 4209              	.LCFI362:
 4210              		.cfi_def_cfa_offset 4
 4211              		.cfi_offset 7, -4
 4212 0002 83B0     		sub	sp, sp, #12
 4213              	.LCFI363:
 4214              		.cfi_def_cfa_offset 16
 4215 0004 00AF     		add	r7, sp, #0
 4216              	.LCFI364:
 4217              		.cfi_def_cfa_register 7
 4218 0006 7860     		str	r0, [r7, #4]
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 4219              		.loc 3 1038 31
 4220 0008 084B     		ldr	r3, .L265
 4221 000a 9B6A     		ldr	r3, [r3, #40]
 4222              		.loc 3 1038 42
 4223 000c 23F0FF73 		bic	r3, r3, #33423360
 4224 0010 23F48033 		bic	r3, r3, #65536
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4225              		.loc 3 1039 35
 4226 0014 7A68     		ldr	r2, [r7, #4]
 4227 0016 013A     		subs	r2, r2, #1
 4228              		.loc 3 1039 23
 4229 0018 1204     		lsls	r2, r2, #16
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4230              		.loc 3 1038 10
 4231 001a 0449     		ldr	r1, .L265
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4232              		.loc 3 1038 86
 4233 001c 1343     		orrs	r3, r3, r2
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4234              		.loc 3 1038 21
 4235 001e 8B62     		str	r3, [r1, #40]
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4236              		.loc 3 1040 1
 4237 0020 00BF     		nop
 4238 0022 0C37     		adds	r7, r7, #12
 4239              	.LCFI365:
 4240              		.cfi_def_cfa_offset 4
 4241 0024 BD46     		mov	sp, r7
 4242              	.LCFI366:
 4243              		.cfi_def_cfa_register 13
 4244              		@ sp needed
 4245 0026 5DF8047B 		ldr	r7, [sp], #4
 4246              	.LCFI367:
 4247              		.cfi_restore 7
 4248              		.cfi_def_cfa_offset 0
 4249 002a 7047     		bx	lr
 4250              	.L266:
 4251              		.align	2
 4252              	.L265:
 4253 002c 00460050 		.word	1342195200
 4254              		.cfi_endproc
 4255              	.LFE224:
 4257              		.section	.text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 4258              		.align	1
 4259              		.global	XMC_SCU_CLOCK_EnableClock
 4260              		.syntax unified
 4261              		.thumb
 4262              		.thumb_func
 4263              		.fpu fpv4-sp-d16
 4265              	XMC_SCU_CLOCK_EnableClock:
 4266              	.LFB225:
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4267              		.loc 3 1053 1
 4268              		.cfi_startproc
 4269              		@ args = 0, pretend = 0, frame = 8
 4270              		@ frame_needed = 1, uses_anonymous_args = 0
 4271              		@ link register save eliminated.
 4272 0000 80B4     		push	{r7}
 4273              	.LCFI368:
 4274              		.cfi_def_cfa_offset 4
 4275              		.cfi_offset 7, -4
 4276 0002 83B0     		sub	sp, sp, #12
 4277              	.LCFI369:
 4278              		.cfi_def_cfa_offset 16
 4279 0004 00AF     		add	r7, sp, #0
 4280              	.LCFI370:
 4281              		.cfi_def_cfa_register 7
 4282 0006 0346     		mov	r3, r0
 4283 0008 FB71     		strb	r3, [r7, #7]
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 4284              		.loc 3 1054 10
 4285 000a 044A     		ldr	r2, .L268
 4286              		.loc 3 1054 22
 4287 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4288              		.loc 3 1054 19
 4289 000e 5360     		str	r3, [r2, #4]
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4290              		.loc 3 1055 1
 4291 0010 00BF     		nop
 4292 0012 0C37     		adds	r7, r7, #12
 4293              	.LCFI371:
 4294              		.cfi_def_cfa_offset 4
 4295 0014 BD46     		mov	sp, r7
 4296              	.LCFI372:
 4297              		.cfi_def_cfa_register 13
 4298              		@ sp needed
 4299 0016 5DF8047B 		ldr	r7, [sp], #4
 4300              	.LCFI373:
 4301              		.cfi_restore 7
 4302              		.cfi_def_cfa_offset 0
 4303 001a 7047     		bx	lr
 4304              	.L269:
 4305              		.align	2
 4306              	.L268:
 4307 001c 00460050 		.word	1342195200
 4308              		.cfi_endproc
 4309              	.LFE225:
 4311              		.section	.text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 4312              		.align	1
 4313              		.global	XMC_SCU_CLOCK_DisableClock
 4314              		.syntax unified
 4315              		.thumb
 4316              		.thumb_func
 4317              		.fpu fpv4-sp-d16
 4319              	XMC_SCU_CLOCK_DisableClock:
 4320              	.LFB226:
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4321              		.loc 3 1059 1
 4322              		.cfi_startproc
 4323              		@ args = 0, pretend = 0, frame = 8
 4324              		@ frame_needed = 1, uses_anonymous_args = 0
 4325              		@ link register save eliminated.
 4326 0000 80B4     		push	{r7}
 4327              	.LCFI374:
 4328              		.cfi_def_cfa_offset 4
 4329              		.cfi_offset 7, -4
 4330 0002 83B0     		sub	sp, sp, #12
 4331              	.LCFI375:
 4332              		.cfi_def_cfa_offset 16
 4333 0004 00AF     		add	r7, sp, #0
 4334              	.LCFI376:
 4335              		.cfi_def_cfa_register 7
 4336 0006 0346     		mov	r3, r0
 4337 0008 FB71     		strb	r3, [r7, #7]
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 4338              		.loc 3 1060 10
 4339 000a 044A     		ldr	r2, .L271
 4340              		.loc 3 1060 22
 4341 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4342              		.loc 3 1060 19
 4343 000e 9360     		str	r3, [r2, #8]
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4344              		.loc 3 1061 1
 4345 0010 00BF     		nop
 4346 0012 0C37     		adds	r7, r7, #12
 4347              	.LCFI377:
 4348              		.cfi_def_cfa_offset 4
 4349 0014 BD46     		mov	sp, r7
 4350              	.LCFI378:
 4351              		.cfi_def_cfa_register 13
 4352              		@ sp needed
 4353 0016 5DF8047B 		ldr	r7, [sp], #4
 4354              	.LCFI379:
 4355              		.cfi_restore 7
 4356              		.cfi_def_cfa_offset 0
 4357 001a 7047     		bx	lr
 4358              	.L272:
 4359              		.align	2
 4360              	.L271:
 4361 001c 00460050 		.word	1342195200
 4362              		.cfi_endproc
 4363              	.LFE226:
 4365              		.section	.text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 4366              		.align	1
 4367              		.global	XMC_SCU_CLOCK_IsClockEnabled
 4368              		.syntax unified
 4369              		.thumb
 4370              		.thumb_func
 4371              		.fpu fpv4-sp-d16
 4373              	XMC_SCU_CLOCK_IsClockEnabled:
 4374              	.LFB227:
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4375              		.loc 3 1065 1
 4376              		.cfi_startproc
 4377              		@ args = 0, pretend = 0, frame = 8
 4378              		@ frame_needed = 1, uses_anonymous_args = 0
 4379              		@ link register save eliminated.
 4380 0000 80B4     		push	{r7}
 4381              	.LCFI380:
 4382              		.cfi_def_cfa_offset 4
 4383              		.cfi_offset 7, -4
 4384 0002 83B0     		sub	sp, sp, #12
 4385              	.LCFI381:
 4386              		.cfi_def_cfa_offset 16
 4387 0004 00AF     		add	r7, sp, #0
 4388              	.LCFI382:
 4389              		.cfi_def_cfa_register 7
 4390 0006 0346     		mov	r3, r0
 4391 0008 FB71     		strb	r3, [r7, #7]
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 4392              		.loc 3 1066 24
 4393 000a 074B     		ldr	r3, .L275
 4394 000c 1A68     		ldr	r2, [r3]
 4395              		.loc 3 1066 37
 4396 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4397              		.loc 3 1066 34
 4398 0010 1340     		ands	r3, r3, r2
 4399              		.loc 3 1066 10
 4400 0012 002B     		cmp	r3, #0
 4401 0014 14BF     		ite	ne
 4402 0016 0123     		movne	r3, #1
 4403 0018 0023     		moveq	r3, #0
 4404 001a DBB2     		uxtb	r3, r3
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4405              		.loc 3 1067 1
 4406 001c 1846     		mov	r0, r3
 4407 001e 0C37     		adds	r7, r7, #12
 4408              	.LCFI383:
 4409              		.cfi_def_cfa_offset 4
 4410 0020 BD46     		mov	sp, r7
 4411              	.LCFI384:
 4412              		.cfi_def_cfa_register 13
 4413              		@ sp needed
 4414 0022 5DF8047B 		ldr	r7, [sp], #4
 4415              	.LCFI385:
 4416              		.cfi_restore 7
 4417              		.cfi_def_cfa_offset 0
 4418 0026 7047     		bx	lr
 4419              	.L276:
 4420              		.align	2
 4421              	.L275:
 4422 0028 00460050 		.word	1342195200
 4423              		.cfi_endproc
 4424              	.LFE227:
 4426              		.section	.text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 4427              		.align	1
 4428              		.global	XMC_SCU_POWER_GetEVR13Voltage
 4429              		.syntax unified
 4430              		.thumb
 4431              		.thumb_func
 4432              		.fpu fpv4-sp-d16
 4434              	XMC_SCU_POWER_GetEVR13Voltage:
 4435              	.LFB228:
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4436              		.loc 3 1099 1
 4437              		.cfi_startproc
 4438              		@ args = 0, pretend = 0, frame = 0
 4439              		@ frame_needed = 1, uses_anonymous_args = 0
 4440              		@ link register save eliminated.
 4441 0000 80B4     		push	{r7}
 4442              	.LCFI386:
 4443              		.cfi_def_cfa_offset 4
 4444              		.cfi_offset 7, -4
 4445 0002 00AF     		add	r7, sp, #0
 4446              	.LCFI387:
 4447              		.cfi_def_cfa_register 7
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 4448              		.loc 3 1100 20
 4449 0004 084B     		ldr	r3, .L279
 4450 0006 5B69     		ldr	r3, [r3, #20]
 4451              		.loc 3 1100 34
 4452 0008 DBB2     		uxtb	r3, r3
 4453              		.loc 3 1100 71
 4454 000a 07EE903A 		vmov	s15, r3	@ int
 4455 000e F8EE677A 		vcvt.f32.u32	s15, s15
 4456 0012 9FED067A 		vldr.32	s14, .L279+4
 4457 0016 67EE877A 		vmul.f32	s15, s15, s14
 4458 001a 17EE903A 		vmov	r3, s15
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4459              		.loc 3 1101 1
 4460 001e 1846     		mov	r0, r3	@ float
 4461 0020 BD46     		mov	sp, r7
 4462              	.LCFI388:
 4463              		.cfi_def_cfa_register 13
 4464              		@ sp needed
 4465 0022 5DF8047B 		ldr	r7, [sp], #4
 4466              	.LCFI389:
 4467              		.cfi_restore 7
 4468              		.cfi_def_cfa_offset 0
 4469 0026 7047     		bx	lr
 4470              	.L280:
 4471              		.align	2
 4472              	.L279:
 4473 0028 00420050 		.word	1342194176
 4474 002c ED0DBE3B 		.word	1002311149
 4475              		.cfi_endproc
 4476              	.LFE228:
 4478              		.section	.text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 4479              		.align	1
 4480              		.global	XMC_SCU_POWER_GetEVR33Voltage
 4481              		.syntax unified
 4482              		.thumb
 4483              		.thumb_func
 4484              		.fpu fpv4-sp-d16
 4486              	XMC_SCU_POWER_GetEVR33Voltage:
 4487              	.LFB229:
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4488              		.loc 3 1104 1
 4489              		.cfi_startproc
 4490              		@ args = 0, pretend = 0, frame = 0
 4491              		@ frame_needed = 1, uses_anonymous_args = 0
 4492              		@ link register save eliminated.
 4493 0000 80B4     		push	{r7}
 4494              	.LCFI390:
 4495              		.cfi_def_cfa_offset 4
 4496              		.cfi_offset 7, -4
 4497 0002 00AF     		add	r7, sp, #0
 4498              	.LCFI391:
 4499              		.cfi_def_cfa_register 7
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 4500              		.loc 3 1105 21
 4501 0004 094B     		ldr	r3, .L283
 4502 0006 5B69     		ldr	r3, [r3, #20]
 4503              		.loc 3 1105 72
 4504 0008 1B0A     		lsrs	r3, r3, #8
 4505 000a DBB2     		uxtb	r3, r3
 4506              		.loc 3 1105 110
 4507 000c 07EE903A 		vmov	s15, r3	@ int
 4508 0010 F8EE677A 		vcvt.f32.u32	s15, s15
 4509 0014 9FED067A 		vldr.32	s14, .L283+4
 4510 0018 67EE877A 		vmul.f32	s15, s15, s14
 4511 001c 17EE903A 		vmov	r3, s15
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4512              		.loc 3 1106 1
 4513 0020 1846     		mov	r0, r3	@ float
 4514 0022 BD46     		mov	sp, r7
 4515              	.LCFI392:
 4516              		.cfi_def_cfa_register 13
 4517              		@ sp needed
 4518 0024 5DF8047B 		ldr	r7, [sp], #4
 4519              	.LCFI393:
 4520              		.cfi_restore 7
 4521              		.cfi_def_cfa_offset 0
 4522 0028 7047     		bx	lr
 4523              	.L284:
 4524 002a 00BF     		.align	2
 4525              	.L283:
 4526 002c 00420050 		.word	1342194176
 4527 0030 EC51B83C 		.word	1018712556
 4528              		.cfi_endproc
 4529              	.LFE229:
 4531              		.section	.text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4532              		.align	1
 4533              		.global	XMC_SCU_CLOCK_EnableUsbPll
 4534              		.syntax unified
 4535              		.thumb
 4536              		.thumb_func
 4537              		.fpu fpv4-sp-d16
 4539              	XMC_SCU_CLOCK_EnableUsbPll:
 4540              	.LFB230:
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4541              		.loc 3 1110 1
 4542              		.cfi_startproc
 4543              		@ args = 0, pretend = 0, frame = 0
 4544              		@ frame_needed = 1, uses_anonymous_args = 0
 4545              		@ link register save eliminated.
 4546 0000 80B4     		push	{r7}
 4547              	.LCFI394:
 4548              		.cfi_def_cfa_offset 4
 4549              		.cfi_offset 7, -4
 4550 0002 00AF     		add	r7, sp, #0
 4551              	.LCFI395:
 4552              		.cfi_def_cfa_register 7
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4553              		.loc 3 1111 22
 4554 0004 064B     		ldr	r3, .L286
 4555 0006 5B69     		ldr	r3, [r3, #20]
 4556 0008 054A     		ldr	r2, .L286
 4557 000a 23F48033 		bic	r3, r3, #65536
 4558 000e 23F00203 		bic	r3, r3, #2
 4559 0012 5361     		str	r3, [r2, #20]
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4560              		.loc 3 1112 1
 4561 0014 00BF     		nop
 4562 0016 BD46     		mov	sp, r7
 4563              	.LCFI396:
 4564              		.cfi_def_cfa_register 13
 4565              		@ sp needed
 4566 0018 5DF8047B 		ldr	r7, [sp], #4
 4567              	.LCFI397:
 4568              		.cfi_restore 7
 4569              		.cfi_def_cfa_offset 0
 4570 001c 7047     		bx	lr
 4571              	.L287:
 4572 001e 00BF     		.align	2
 4573              	.L286:
 4574 0020 10470050 		.word	1342195472
 4575              		.cfi_endproc
 4576              	.LFE230:
 4578              		.section	.text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4579              		.align	1
 4580              		.global	XMC_SCU_CLOCK_DisableUsbPll
 4581              		.syntax unified
 4582              		.thumb
 4583              		.thumb_func
 4584              		.fpu fpv4-sp-d16
 4586              	XMC_SCU_CLOCK_DisableUsbPll:
 4587              	.LFB231:
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4588              		.loc 3 1116 1
 4589              		.cfi_startproc
 4590              		@ args = 0, pretend = 0, frame = 0
 4591              		@ frame_needed = 1, uses_anonymous_args = 0
 4592              		@ link register save eliminated.
 4593 0000 80B4     		push	{r7}
 4594              	.LCFI398:
 4595              		.cfi_def_cfa_offset 4
 4596              		.cfi_offset 7, -4
 4597 0002 00AF     		add	r7, sp, #0
 4598              	.LCFI399:
 4599              		.cfi_def_cfa_register 7
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4600              		.loc 3 1117 22
 4601 0004 064B     		ldr	r3, .L289
 4602 0006 5B69     		ldr	r3, [r3, #20]
 4603 0008 054A     		ldr	r2, .L289
 4604 000a 43F48033 		orr	r3, r3, #65536
 4605 000e 43F00203 		orr	r3, r3, #2
 4606 0012 5361     		str	r3, [r2, #20]
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4607              		.loc 3 1118 1
 4608 0014 00BF     		nop
 4609 0016 BD46     		mov	sp, r7
 4610              	.LCFI400:
 4611              		.cfi_def_cfa_register 13
 4612              		@ sp needed
 4613 0018 5DF8047B 		ldr	r7, [sp], #4
 4614              	.LCFI401:
 4615              		.cfi_restore 7
 4616              		.cfi_def_cfa_offset 0
 4617 001c 7047     		bx	lr
 4618              	.L290:
 4619 001e 00BF     		.align	2
 4620              	.L289:
 4621 0020 10470050 		.word	1342195472
 4622              		.cfi_endproc
 4623              	.LFE231:
 4625              		.section	.text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4626              		.align	1
 4627              		.global	XMC_SCU_CLOCK_StartUsbPll
 4628              		.syntax unified
 4629              		.thumb
 4630              		.thumb_func
 4631              		.fpu fpv4-sp-d16
 4633              	XMC_SCU_CLOCK_StartUsbPll:
 4634              	.LFB232:
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4635              		.loc 3 1122 1
 4636              		.cfi_startproc
 4637              		@ args = 0, pretend = 0, frame = 8
 4638              		@ frame_needed = 1, uses_anonymous_args = 0
 4639              		@ link register save eliminated.
 4640 0000 80B4     		push	{r7}
 4641              	.LCFI402:
 4642              		.cfi_def_cfa_offset 4
 4643              		.cfi_offset 7, -4
 4644 0002 83B0     		sub	sp, sp, #12
 4645              	.LCFI403:
 4646              		.cfi_def_cfa_offset 16
 4647 0004 00AF     		add	r7, sp, #0
 4648              	.LCFI404:
 4649              		.cfi_def_cfa_register 7
 4650 0006 7860     		str	r0, [r7, #4]
 4651 0008 3960     		str	r1, [r7]
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4652              		.loc 3 1124 22
 4653 000a 1A4B     		ldr	r3, .L293
 4654 000c 5B69     		ldr	r3, [r3, #20]
 4655 000e 194A     		ldr	r2, .L293
 4656 0010 43F00103 		orr	r3, r3, #1
 4657 0014 5361     		str	r3, [r2, #20]
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4658              		.loc 3 1127 22
 4659 0016 174B     		ldr	r3, .L293
 4660 0018 5B69     		ldr	r3, [r3, #20]
 4661 001a 164A     		ldr	r2, .L293
 4662 001c 43F01003 		orr	r3, r3, #16
 4663 0020 5361     		str	r3, [r2, #20]
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4664              		.loc 3 1130 52
 4665 0022 3B68     		ldr	r3, [r7]
 4666 0024 013B     		subs	r3, r3, #1
 4667              		.loc 3 1130 35
 4668 0026 1A02     		lsls	r2, r3, #8
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4669              		.loc 3 1131 41
 4670 0028 7B68     		ldr	r3, [r7, #4]
 4671 002a 013B     		subs	r3, r3, #1
 4672              		.loc 3 1131 24
 4673 002c 1B06     		lsls	r3, r3, #24
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4674              		.loc 3 1130 10
 4675 002e 1149     		ldr	r1, .L293
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4676              		.loc 3 1130 24
 4677 0030 1343     		orrs	r3, r3, r2
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4678              		.loc 3 1130 22
 4679 0032 4B61     		str	r3, [r1, #20]
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4680              		.loc 3 1134 22
 4681 0034 0F4B     		ldr	r3, .L293
 4682 0036 5B69     		ldr	r3, [r3, #20]
 4683 0038 0E4A     		ldr	r2, .L293
 4684 003a 43F04003 		orr	r3, r3, #64
 4685 003e 5361     		str	r3, [r2, #20]
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4686              		.loc 3 1137 22
 4687 0040 0C4B     		ldr	r3, .L293
 4688 0042 5B69     		ldr	r3, [r3, #20]
 4689 0044 0B4A     		ldr	r2, .L293
 4690 0046 23F01003 		bic	r3, r3, #16
 4691 004a 5361     		str	r3, [r2, #20]
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4692              		.loc 3 1140 22
 4693 004c 094B     		ldr	r3, .L293
 4694 004e 5B69     		ldr	r3, [r3, #20]
 4695 0050 084A     		ldr	r2, .L293
 4696 0052 43F48023 		orr	r3, r3, #262144
 4697 0056 5361     		str	r3, [r2, #20]
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4698              		.loc 3 1142 9
 4699 0058 00BF     		nop
 4700              	.L292:
 4701              		.loc 3 1142 18 discriminator 1
 4702 005a 064B     		ldr	r3, .L293
 4703 005c 1B69     		ldr	r3, [r3, #16]
 4704              		.loc 3 1142 31 discriminator 1
 4705 005e 03F00403 		and	r3, r3, #4
 4706              		.loc 3 1142 9 discriminator 1
 4707 0062 002B     		cmp	r3, #0
 4708 0064 F9D0     		beq	.L292
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4709              		.loc 3 1147 1
 4710 0066 00BF     		nop
 4711 0068 00BF     		nop
 4712 006a 0C37     		adds	r7, r7, #12
 4713              	.LCFI405:
 4714              		.cfi_def_cfa_offset 4
 4715 006c BD46     		mov	sp, r7
 4716              	.LCFI406:
 4717              		.cfi_def_cfa_register 13
 4718              		@ sp needed
 4719 006e 5DF8047B 		ldr	r7, [sp], #4
 4720              	.LCFI407:
 4721              		.cfi_restore 7
 4722              		.cfi_def_cfa_offset 0
 4723 0072 7047     		bx	lr
 4724              	.L294:
 4725              		.align	2
 4726              	.L293:
 4727 0074 10470050 		.word	1342195472
 4728              		.cfi_endproc
 4729              	.LFE232:
 4731              		.section	.text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4732              		.align	1
 4733              		.global	XMC_SCU_CLOCK_StopUsbPll
 4734              		.syntax unified
 4735              		.thumb
 4736              		.thumb_func
 4737              		.fpu fpv4-sp-d16
 4739              	XMC_SCU_CLOCK_StopUsbPll:
 4740              	.LFB233:
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4741              		.loc 3 1151 1
 4742              		.cfi_startproc
 4743              		@ args = 0, pretend = 0, frame = 0
 4744              		@ frame_needed = 1, uses_anonymous_args = 0
 4745              		@ link register save eliminated.
 4746 0000 80B4     		push	{r7}
 4747              	.LCFI408:
 4748              		.cfi_def_cfa_offset 4
 4749              		.cfi_offset 7, -4
 4750 0002 00AF     		add	r7, sp, #0
 4751              	.LCFI409:
 4752              		.cfi_def_cfa_register 7
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4753              		.loc 3 1152 10
 4754 0004 034B     		ldr	r3, .L296
 4755              		.loc 3 1152 22
 4756 0006 044A     		ldr	r2, .L296+4
 4757 0008 5A61     		str	r2, [r3, #20]
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4758              		.loc 3 1154 1
 4759 000a 00BF     		nop
 4760 000c BD46     		mov	sp, r7
 4761              	.LCFI410:
 4762              		.cfi_def_cfa_register 13
 4763              		@ sp needed
 4764 000e 5DF8047B 		ldr	r7, [sp], #4
 4765              	.LCFI411:
 4766              		.cfi_restore 7
 4767              		.cfi_def_cfa_offset 0
 4768 0012 7047     		bx	lr
 4769              	.L297:
 4770              		.align	2
 4771              	.L296:
 4772 0014 10470050 		.word	1342195472
 4773 0018 03000100 		.word	65539
 4774              		.cfi_endproc
 4775              	.LFE233:
 4777              		.section	.text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4778              		.align	1
 4779              		.global	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4780              		.syntax unified
 4781              		.thumb
 4782              		.thumb_func
 4783              		.fpu fpv4-sp-d16
 4785              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4786              	.LFB234:
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4787              		.loc 3 1158 1
 4788              		.cfi_startproc
 4789              		@ args = 0, pretend = 0, frame = 8
 4790              		@ frame_needed = 1, uses_anonymous_args = 0
 4791 0000 80B5     		push	{r7, lr}
 4792              	.LCFI412:
 4793              		.cfi_def_cfa_offset 8
 4794              		.cfi_offset 7, -8
 4795              		.cfi_offset 14, -4
 4796 0002 82B0     		sub	sp, sp, #8
 4797              	.LCFI413:
 4798              		.cfi_def_cfa_offset 16
 4799 0004 00AF     		add	r7, sp, #0
 4800              	.LCFI414:
 4801              		.cfi_def_cfa_register 7
 4802 0006 0346     		mov	r3, r0
 4803 0008 FB71     		strb	r3, [r7, #7]
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4804              		.loc 3 1160 20
 4805 000a 0F4B     		ldr	r3, .L300
 4806 000c 5B68     		ldr	r3, [r3, #4]
 4807 000e 0E4A     		ldr	r2, .L300
 4808 0010 43F48013 		orr	r3, r3, #1048576
 4809 0014 5360     		str	r3, [r2, #4]
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4810              		.loc 3 1162 6
 4811 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4812 0018 012B     		cmp	r3, #1
 4813 001a 0ED1     		bne	.L299
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4814              		.loc 3 1165 22
 4815 001c 0A4B     		ldr	r3, .L300
 4816 001e 5B68     		ldr	r3, [r3, #4]
 4817 0020 094A     		ldr	r2, .L300
 4818 0022 23F48013 		bic	r3, r3, #1048576
 4819 0026 5360     		str	r3, [r2, #4]
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4820              		.loc 3 1166 5
 4821 0028 6420     		movs	r0, #100
 4822 002a FFF7FEFF 		bl	XMC_SCU_lDelay
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4823              		.loc 3 1169 22
 4824 002e 064B     		ldr	r3, .L300
 4825 0030 5B68     		ldr	r3, [r3, #4]
 4826 0032 054A     		ldr	r2, .L300
 4827 0034 43F40023 		orr	r3, r3, #524288
 4828 0038 5360     		str	r3, [r2, #4]
 4829              	.L299:
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4830              		.loc 3 1172 3
 4831 003a 6420     		movs	r0, #100
 4832 003c FFF7FEFF 		bl	XMC_SCU_lDelay
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4833              		.loc 3 1173 1
 4834 0040 00BF     		nop
 4835 0042 0837     		adds	r7, r7, #8
 4836              	.LCFI415:
 4837              		.cfi_def_cfa_offset 8
 4838 0044 BD46     		mov	sp, r7
 4839              	.LCFI416:
 4840              		.cfi_def_cfa_register 13
 4841              		@ sp needed
 4842 0046 80BD     		pop	{r7, pc}
 4843              	.L301:
 4844              		.align	2
 4845              	.L300:
 4846 0048 10470050 		.word	1342195472
 4847              		.cfi_endproc
 4848              	.LFE234:
 4850              		.section	.text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4851              		.align	1
 4852              		.global	XMC_SCU_POWER_EnableUsb
 4853              		.syntax unified
 4854              		.thumb
 4855              		.thumb_func
 4856              		.fpu fpv4-sp-d16
 4858              	XMC_SCU_POWER_EnableUsb:
 4859              	.LFB235:
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4860              		.loc 3 1179 1
 4861              		.cfi_startproc
 4862              		@ args = 0, pretend = 0, frame = 0
 4863              		@ frame_needed = 1, uses_anonymous_args = 0
 4864              		@ link register save eliminated.
 4865 0000 80B4     		push	{r7}
 4866              	.LCFI417:
 4867              		.cfi_def_cfa_offset 4
 4868              		.cfi_offset 7, -4
 4869 0002 00AF     		add	r7, sp, #0
 4870              	.LCFI418:
 4871              		.cfi_def_cfa_register 7
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4872              		.loc 3 1181 12
 4873 0004 044B     		ldr	r3, .L303
 4874              		.loc 3 1181 21
 4875 0006 4FF44032 		mov	r2, #196608
 4876 000a 5A60     		str	r2, [r3, #4]
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4877              		.loc 3 1185 1
 4878 000c 00BF     		nop
 4879 000e BD46     		mov	sp, r7
 4880              	.LCFI419:
 4881              		.cfi_def_cfa_register 13
 4882              		@ sp needed
 4883 0010 5DF8047B 		ldr	r7, [sp], #4
 4884              	.LCFI420:
 4885              		.cfi_restore 7
 4886              		.cfi_def_cfa_offset 0
 4887 0014 7047     		bx	lr
 4888              	.L304:
 4889 0016 00BF     		.align	2
 4890              	.L303:
 4891 0018 00420050 		.word	1342194176
 4892              		.cfi_endproc
 4893              	.LFE235:
 4895              		.section	.text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4896              		.align	1
 4897              		.global	XMC_SCU_POWER_DisableUsb
 4898              		.syntax unified
 4899              		.thumb
 4900              		.thumb_func
 4901              		.fpu fpv4-sp-d16
 4903              	XMC_SCU_POWER_DisableUsb:
 4904              	.LFB236:
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4905              		.loc 3 1189 1
 4906              		.cfi_startproc
 4907              		@ args = 0, pretend = 0, frame = 0
 4908              		@ frame_needed = 1, uses_anonymous_args = 0
 4909              		@ link register save eliminated.
 4910 0000 80B4     		push	{r7}
 4911              	.LCFI421:
 4912              		.cfi_def_cfa_offset 4
 4913              		.cfi_offset 7, -4
 4914 0002 00AF     		add	r7, sp, #0
 4915              	.LCFI422:
 4916              		.cfi_def_cfa_register 7
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4917              		.loc 3 1191 12
 4918 0004 044B     		ldr	r3, .L306
 4919              		.loc 3 1191 21
 4920 0006 4FF44032 		mov	r2, #196608
 4921 000a 9A60     		str	r2, [r3, #8]
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif    
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4922              		.loc 3 1195 1
 4923 000c 00BF     		nop
 4924 000e BD46     		mov	sp, r7
 4925              	.LCFI423:
 4926              		.cfi_def_cfa_register 13
 4927              		@ sp needed
 4928 0010 5DF8047B 		ldr	r7, [sp], #4
 4929              	.LCFI424:
 4930              		.cfi_restore 7
 4931              		.cfi_def_cfa_offset 0
 4932 0014 7047     		bx	lr
 4933              	.L307:
 4934 0016 00BF     		.align	2
 4935              	.L306:
 4936 0018 00420050 		.word	1342194176
 4937              		.cfi_endproc
 4938              	.LFE236:
 4940              		.section	.text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4941              		.align	1
 4942              		.global	XMC_SCU_CLOCK_IsUsbPllLocked
 4943              		.syntax unified
 4944              		.thumb
 4945              		.thumb_func
 4946              		.fpu fpv4-sp-d16
 4948              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4949              	.LFB237:
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4950              		.loc 3 1199 1
 4951              		.cfi_startproc
 4952              		@ args = 0, pretend = 0, frame = 0
 4953              		@ frame_needed = 1, uses_anonymous_args = 0
 4954              		@ link register save eliminated.
 4955 0000 80B4     		push	{r7}
 4956              	.LCFI425:
 4957              		.cfi_def_cfa_offset 4
 4958              		.cfi_offset 7, -4
 4959 0002 00AF     		add	r7, sp, #0
 4960              	.LCFI426:
 4961              		.cfi_def_cfa_register 7
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4962              		.loc 3 1200 25
 4963 0004 064B     		ldr	r3, .L310
 4964 0006 1B69     		ldr	r3, [r3, #16]
 4965              		.loc 3 1200 38
 4966 0008 03F00403 		and	r3, r3, #4
 4967              		.loc 3 1200 10
 4968 000c 002B     		cmp	r3, #0
 4969 000e 14BF     		ite	ne
 4970 0010 0123     		movne	r3, #1
 4971 0012 0023     		moveq	r3, #0
 4972 0014 DBB2     		uxtb	r3, r3
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4973              		.loc 3 1201 1
 4974 0016 1846     		mov	r0, r3
 4975 0018 BD46     		mov	sp, r7
 4976              	.LCFI427:
 4977              		.cfi_def_cfa_register 13
 4978              		@ sp needed
 4979 001a 5DF8047B 		ldr	r7, [sp], #4
 4980              	.LCFI428:
 4981              		.cfi_restore 7
 4982              		.cfi_def_cfa_offset 0
 4983 001e 7047     		bx	lr
 4984              	.L311:
 4985              		.align	2
 4986              	.L310:
 4987 0020 10470050 		.word	1342195472
 4988              		.cfi_endproc
 4989              	.LFE237:
 4991              		.section	.text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4992              		.align	1
 4993              		.global	XMC_SCU_HIB_EnableHibernateDomain
 4994              		.syntax unified
 4995              		.thumb
 4996              		.thumb_func
 4997              		.fpu fpv4-sp-d16
 4999              	XMC_SCU_HIB_EnableHibernateDomain:
 5000              	.LFB238:
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5001              		.loc 3 1205 1
 5002              		.cfi_startproc
 5003              		@ args = 0, pretend = 0, frame = 0
 5004              		@ frame_needed = 1, uses_anonymous_args = 0
 5005              		@ link register save eliminated.
 5006 0000 80B4     		push	{r7}
 5007              	.LCFI429:
 5008              		.cfi_def_cfa_offset 4
 5009              		.cfi_offset 7, -4
 5010 0002 00AF     		add	r7, sp, #0
 5011              	.LCFI430:
 5012              		.cfi_def_cfa_register 7
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 5013              		.loc 3 1207 16
 5014 0004 124B     		ldr	r3, .L318
 5015 0006 1B68     		ldr	r3, [r3]
 5016              		.loc 3 1207 26
 5017 0008 03F00103 		and	r3, r3, #1
 5018              		.loc 3 1207 5
 5019 000c 002B     		cmp	r3, #0
 5020 000e 09D1     		bne	.L313
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 5021              		.loc 3 1209 14
 5022 0010 0F4B     		ldr	r3, .L318
 5023              		.loc 3 1209 23
 5024 0012 0122     		movs	r2, #1
 5025 0014 5A60     		str	r2, [r3, #4]
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 5026              		.loc 3 1211 10
 5027 0016 00BF     		nop
 5028              	.L314:
 5029              		.loc 3 1211 21 discriminator 1
 5030 0018 0D4B     		ldr	r3, .L318
 5031 001a 1B68     		ldr	r3, [r3]
 5032              		.loc 3 1211 31 discriminator 1
 5033 001c 03F00103 		and	r3, r3, #1
 5034              		.loc 3 1211 10 discriminator 1
 5035 0020 002B     		cmp	r3, #0
 5036 0022 F9D0     		beq	.L314
 5037              	.L313:
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }    
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 5038              		.loc 3 1218 16
 5039 0024 0B4B     		ldr	r3, .L318+4
 5040 0026 1B68     		ldr	r3, [r3]
 5041              		.loc 3 1218 27
 5042 0028 03F40073 		and	r3, r3, #512
 5043              		.loc 3 1218 5
 5044 002c 002B     		cmp	r3, #0
 5045 002e 0AD0     		beq	.L317
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 5046              		.loc 3 1220 14
 5047 0030 084B     		ldr	r3, .L318+4
 5048              		.loc 3 1220 23
 5049 0032 4FF40072 		mov	r2, #512
 5050 0036 9A60     		str	r2, [r3, #8]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 5051              		.loc 3 1221 10
 5052 0038 00BF     		nop
 5053              	.L316:
 5054              		.loc 3 1221 21 discriminator 1
 5055 003a 064B     		ldr	r3, .L318+4
 5056 003c 1B68     		ldr	r3, [r3]
 5057              		.loc 3 1221 31 discriminator 1
 5058 003e 03F40073 		and	r3, r3, #512
 5059              		.loc 3 1221 10 discriminator 1
 5060 0042 002B     		cmp	r3, #0
 5061 0044 F9D1     		bne	.L316
 5062              	.L317:
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5063              		.loc 3 1226 1
 5064 0046 00BF     		nop
 5065 0048 BD46     		mov	sp, r7
 5066              	.LCFI431:
 5067              		.cfi_def_cfa_register 13
 5068              		@ sp needed
 5069 004a 5DF8047B 		ldr	r7, [sp], #4
 5070              	.LCFI432:
 5071              		.cfi_restore 7
 5072              		.cfi_def_cfa_offset 0
 5073 004e 7047     		bx	lr
 5074              	.L319:
 5075              		.align	2
 5076              	.L318:
 5077 0050 00420050 		.word	1342194176
 5078 0054 00440050 		.word	1342194688
 5079              		.cfi_endproc
 5080              	.LFE238:
 5082              		.section	.text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 5083              		.align	1
 5084              		.global	XMC_SCU_HIB_DisableHibernateDomain
 5085              		.syntax unified
 5086              		.thumb
 5087              		.thumb_func
 5088              		.fpu fpv4-sp-d16
 5090              	XMC_SCU_HIB_DisableHibernateDomain:
 5091              	.LFB239:
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5092              		.loc 3 1230 1
 5093              		.cfi_startproc
 5094              		@ args = 0, pretend = 0, frame = 0
 5095              		@ frame_needed = 1, uses_anonymous_args = 0
 5096              		@ link register save eliminated.
 5097 0000 80B4     		push	{r7}
 5098              	.LCFI433:
 5099              		.cfi_def_cfa_offset 4
 5100              		.cfi_offset 7, -4
 5101 0002 00AF     		add	r7, sp, #0
 5102              	.LCFI434:
 5103              		.cfi_def_cfa_register 7
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 5104              		.loc 3 1232 12
 5105 0004 054B     		ldr	r3, .L321
 5106              		.loc 3 1232 21
 5107 0006 0122     		movs	r2, #1
 5108 0008 9A60     		str	r2, [r3, #8]
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 5109              		.loc 3 1234 12
 5110 000a 054B     		ldr	r3, .L321+4
 5111              		.loc 3 1234 21
 5112 000c 4FF40072 		mov	r2, #512
 5113 0010 5A60     		str	r2, [r3, #4]
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5114              		.loc 3 1235 1
 5115 0012 00BF     		nop
 5116 0014 BD46     		mov	sp, r7
 5117              	.LCFI435:
 5118              		.cfi_def_cfa_register 13
 5119              		@ sp needed
 5120 0016 5DF8047B 		ldr	r7, [sp], #4
 5121              	.LCFI436:
 5122              		.cfi_restore 7
 5123              		.cfi_def_cfa_offset 0
 5124 001a 7047     		bx	lr
 5125              	.L322:
 5126              		.align	2
 5127              	.L321:
 5128 001c 00420050 		.word	1342194176
 5129 0020 00440050 		.word	1342194688
 5130              		.cfi_endproc
 5131              	.LFE239:
 5133              		.section	.text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 5134              		.align	1
 5135              		.global	XMC_SCU_HIB_IsHibernateDomainEnabled
 5136              		.syntax unified
 5137              		.thumb
 5138              		.thumb_func
 5139              		.fpu fpv4-sp-d16
 5141              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 5142              	.LFB240:
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5143              		.loc 3 1239 1
 5144              		.cfi_startproc
 5145              		@ args = 0, pretend = 0, frame = 0
 5146              		@ frame_needed = 1, uses_anonymous_args = 0
 5147              		@ link register save eliminated.
 5148 0000 80B4     		push	{r7}
 5149              	.LCFI437:
 5150              		.cfi_def_cfa_offset 4
 5151              		.cfi_offset 7, -4
 5152 0002 00AF     		add	r7, sp, #0
 5153              	.LCFI438:
 5154              		.cfi_def_cfa_register 7
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5155              		.loc 3 1240 27
 5156 0004 0B4B     		ldr	r3, .L327
 5157 0006 1B68     		ldr	r3, [r3]
 5158              		.loc 3 1240 37
 5159 0008 03F00103 		and	r3, r3, #1
 5160              		.loc 3 1240 68
 5161 000c 002B     		cmp	r3, #0
 5162 000e 07D0     		beq	.L324
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 5163              		.loc 3 1241 28 discriminator 1
 5164 0010 094B     		ldr	r3, .L327+4
 5165 0012 1B68     		ldr	r3, [r3]
 5166              		.loc 3 1241 38 discriminator 1
 5167 0014 03F40073 		and	r3, r3, #512
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5168              		.loc 3 1240 68 discriminator 1
 5169 0018 002B     		cmp	r3, #0
 5170 001a 01D1     		bne	.L324
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5171              		.loc 3 1240 68 is_stmt 0 discriminator 3
 5172 001c 0123     		movs	r3, #1
 5173 001e 00E0     		b	.L325
 5174              	.L324:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5175              		.loc 3 1240 68 discriminator 4
 5176 0020 0023     		movs	r3, #0
 5177              	.L325:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 5178              		.loc 3 1240 68 discriminator 6
 5179 0022 03F00103 		and	r3, r3, #1
 5180 0026 DBB2     		uxtb	r3, r3
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5181              		.loc 3 1242 1 is_stmt 1 discriminator 6
 5182 0028 1846     		mov	r0, r3
 5183 002a BD46     		mov	sp, r7
 5184              	.LCFI439:
 5185              		.cfi_def_cfa_register 13
 5186              		@ sp needed
 5187 002c 5DF8047B 		ldr	r7, [sp], #4
 5188              	.LCFI440:
 5189              		.cfi_restore 7
 5190              		.cfi_def_cfa_offset 0
 5191 0030 7047     		bx	lr
 5192              	.L328:
 5193 0032 00BF     		.align	2
 5194              	.L327:
 5195 0034 00420050 		.word	1342194176
 5196 0038 00440050 		.word	1342194688
 5197              		.cfi_endproc
 5198              	.LFE240:
 5200              		.section	.text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 5201              		.align	1
 5202              		.global	XMC_SCU_HIB_EnableInternalSlowClock
 5203              		.syntax unified
 5204              		.thumb
 5205              		.thumb_func
 5206              		.fpu fpv4-sp-d16
 5208              	XMC_SCU_HIB_EnableInternalSlowClock:
 5209              	.LFB241:
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5210              		.loc 3 1246 1
 5211              		.cfi_startproc
 5212              		@ args = 0, pretend = 0, frame = 0
 5213              		@ frame_needed = 1, uses_anonymous_args = 0
 5214              		@ link register save eliminated.
 5215 0000 80B4     		push	{r7}
 5216              	.LCFI441:
 5217              		.cfi_def_cfa_offset 4
 5218              		.cfi_offset 7, -4
 5219 0002 00AF     		add	r7, sp, #0
 5220              	.LCFI442:
 5221              		.cfi_def_cfa_register 7
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5222              		.loc 3 1247 8
 5223 0004 00BF     		nop
 5224              	.L330:
 5225              		.loc 3 1247 21 discriminator 1
 5226 0006 094B     		ldr	r3, .L331
 5227 0008 D3F8C430 		ldr	r3, [r3, #196]
 5228              		.loc 3 1247 32 discriminator 1
 5229 000c 03F02003 		and	r3, r3, #32
 5230              		.loc 3 1247 8 discriminator 1
 5231 0010 002B     		cmp	r3, #0
 5232 0012 F8D1     		bne	.L330
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 5233              		.loc 3 1251 28
 5234 0014 064B     		ldr	r3, .L331+4
 5235 0016 5B69     		ldr	r3, [r3, #20]
 5236 0018 054A     		ldr	r2, .L331+4
 5237 001a 23F00103 		bic	r3, r3, #1
 5238 001e 5361     		str	r3, [r2, #20]
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5239              		.loc 3 1252 1
 5240 0020 00BF     		nop
 5241 0022 BD46     		mov	sp, r7
 5242              	.LCFI443:
 5243              		.cfi_def_cfa_register 13
 5244              		@ sp needed
 5245 0024 5DF8047B 		ldr	r7, [sp], #4
 5246              	.LCFI444:
 5247              		.cfi_restore 7
 5248              		.cfi_def_cfa_offset 0
 5249 0028 7047     		bx	lr
 5250              	.L332:
 5251 002a 00BF     		.align	2
 5252              	.L331:
 5253 002c 00400050 		.word	1342193664
 5254 0030 00430050 		.word	1342194432
 5255              		.cfi_endproc
 5256              	.LFE241:
 5258              		.section	.text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 5259              		.align	1
 5260              		.global	XMC_SCU_HIB_DisableInternalSlowClock
 5261              		.syntax unified
 5262              		.thumb
 5263              		.thumb_func
 5264              		.fpu fpv4-sp-d16
 5266              	XMC_SCU_HIB_DisableInternalSlowClock:
 5267              	.LFB242:
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5268              		.loc 3 1256 1
 5269              		.cfi_startproc
 5270              		@ args = 0, pretend = 0, frame = 0
 5271              		@ frame_needed = 1, uses_anonymous_args = 0
 5272              		@ link register save eliminated.
 5273 0000 80B4     		push	{r7}
 5274              	.LCFI445:
 5275              		.cfi_def_cfa_offset 4
 5276              		.cfi_offset 7, -4
 5277 0002 00AF     		add	r7, sp, #0
 5278              	.LCFI446:
 5279              		.cfi_def_cfa_register 7
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5280              		.loc 3 1257 8
 5281 0004 00BF     		nop
 5282              	.L334:
 5283              		.loc 3 1257 21 discriminator 1
 5284 0006 094B     		ldr	r3, .L335
 5285 0008 D3F8C430 		ldr	r3, [r3, #196]
 5286              		.loc 3 1257 32 discriminator 1
 5287 000c 03F02003 		and	r3, r3, #32
 5288              		.loc 3 1257 8 discriminator 1
 5289 0010 002B     		cmp	r3, #0
 5290 0012 F8D1     		bne	.L334
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 5291              		.loc 3 1261 28
 5292 0014 064B     		ldr	r3, .L335+4
 5293 0016 5B69     		ldr	r3, [r3, #20]
 5294 0018 054A     		ldr	r2, .L335+4
 5295 001a 43F00103 		orr	r3, r3, #1
 5296 001e 5361     		str	r3, [r2, #20]
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5297              		.loc 3 1262 1
 5298 0020 00BF     		nop
 5299 0022 BD46     		mov	sp, r7
 5300              	.LCFI447:
 5301              		.cfi_def_cfa_register 13
 5302              		@ sp needed
 5303 0024 5DF8047B 		ldr	r7, [sp], #4
 5304              	.LCFI448:
 5305              		.cfi_restore 7
 5306              		.cfi_def_cfa_offset 0
 5307 0028 7047     		bx	lr
 5308              	.L336:
 5309 002a 00BF     		.align	2
 5310              	.L335:
 5311 002c 00400050 		.word	1342193664
 5312 0030 00430050 		.word	1342194432
 5313              		.cfi_endproc
 5314              	.LFE242:
 5316              		.section	.text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 5317              		.align	1
 5318              		.global	XMC_SCU_HIB_ClearEventStatus
 5319              		.syntax unified
 5320              		.thumb
 5321              		.thumb_func
 5322              		.fpu fpv4-sp-d16
 5324              	XMC_SCU_HIB_ClearEventStatus:
 5325              	.LFB243:
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5326              		.loc 3 1265 1
 5327              		.cfi_startproc
 5328              		@ args = 0, pretend = 0, frame = 8
 5329              		@ frame_needed = 1, uses_anonymous_args = 0
 5330              		@ link register save eliminated.
 5331 0000 80B4     		push	{r7}
 5332              	.LCFI449:
 5333              		.cfi_def_cfa_offset 4
 5334              		.cfi_offset 7, -4
 5335 0002 83B0     		sub	sp, sp, #12
 5336              	.LCFI450:
 5337              		.cfi_def_cfa_offset 16
 5338 0004 00AF     		add	r7, sp, #0
 5339              	.LCFI451:
 5340              		.cfi_def_cfa_register 7
 5341 0006 7860     		str	r0, [r7, #4]
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 5342              		.loc 3 1266 8
 5343 0008 00BF     		nop
 5344              	.L338:
 5345              		.loc 3 1266 21 discriminator 1
 5346 000a 084B     		ldr	r3, .L339
 5347 000c D3F8C430 		ldr	r3, [r3, #196]
 5348              		.loc 3 1266 32 discriminator 1
 5349 0010 03F00203 		and	r3, r3, #2
 5350              		.loc 3 1266 8 discriminator 1
 5351 0014 002B     		cmp	r3, #0
 5352 0016 F8D1     		bne	.L338
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 5353              		.loc 3 1270 16
 5354 0018 054A     		ldr	r2, .L339+4
 5355              		.loc 3 1270 24
 5356 001a 7B68     		ldr	r3, [r7, #4]
 5357 001c 5360     		str	r3, [r2, #4]
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5358              		.loc 3 1271 1
 5359 001e 00BF     		nop
 5360 0020 0C37     		adds	r7, r7, #12
 5361              	.LCFI452:
 5362              		.cfi_def_cfa_offset 4
 5363 0022 BD46     		mov	sp, r7
 5364              	.LCFI453:
 5365              		.cfi_def_cfa_register 13
 5366              		@ sp needed
 5367 0024 5DF8047B 		ldr	r7, [sp], #4
 5368              	.LCFI454:
 5369              		.cfi_restore 7
 5370              		.cfi_def_cfa_offset 0
 5371 0028 7047     		bx	lr
 5372              	.L340:
 5373 002a 00BF     		.align	2
 5374              	.L339:
 5375 002c 00400050 		.word	1342193664
 5376 0030 00430050 		.word	1342194432
 5377              		.cfi_endproc
 5378              	.LFE243:
 5380              		.section	.text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 5381              		.align	1
 5382              		.global	XMC_SCU_HIB_TriggerEvent
 5383              		.syntax unified
 5384              		.thumb
 5385              		.thumb_func
 5386              		.fpu fpv4-sp-d16
 5388              	XMC_SCU_HIB_TriggerEvent:
 5389              	.LFB244:
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5390              		.loc 3 1274 1
 5391              		.cfi_startproc
 5392              		@ args = 0, pretend = 0, frame = 8
 5393              		@ frame_needed = 1, uses_anonymous_args = 0
 5394              		@ link register save eliminated.
 5395 0000 80B4     		push	{r7}
 5396              	.LCFI455:
 5397              		.cfi_def_cfa_offset 4
 5398              		.cfi_offset 7, -4
 5399 0002 83B0     		sub	sp, sp, #12
 5400              	.LCFI456:
 5401              		.cfi_def_cfa_offset 16
 5402 0004 00AF     		add	r7, sp, #0
 5403              	.LCFI457:
 5404              		.cfi_def_cfa_register 7
 5405 0006 7860     		str	r0, [r7, #4]
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5406              		.loc 3 1275 8
 5407 0008 00BF     		nop
 5408              	.L342:
 5409              		.loc 3 1275 21 discriminator 1
 5410 000a 084B     		ldr	r3, .L343
 5411 000c D3F8C430 		ldr	r3, [r3, #196]
 5412              		.loc 3 1275 32 discriminator 1
 5413 0010 03F00403 		and	r3, r3, #4
 5414              		.loc 3 1275 8 discriminator 1
 5415 0014 002B     		cmp	r3, #0
 5416 0016 F8D1     		bne	.L342
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 5417              		.loc 3 1279 16
 5418 0018 054A     		ldr	r2, .L343+4
 5419              		.loc 3 1279 24
 5420 001a 7B68     		ldr	r3, [r7, #4]
 5421 001c 9360     		str	r3, [r2, #8]
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5422              		.loc 3 1280 1
 5423 001e 00BF     		nop
 5424 0020 0C37     		adds	r7, r7, #12
 5425              	.LCFI458:
 5426              		.cfi_def_cfa_offset 4
 5427 0022 BD46     		mov	sp, r7
 5428              	.LCFI459:
 5429              		.cfi_def_cfa_register 13
 5430              		@ sp needed
 5431 0024 5DF8047B 		ldr	r7, [sp], #4
 5432              	.LCFI460:
 5433              		.cfi_restore 7
 5434              		.cfi_def_cfa_offset 0
 5435 0028 7047     		bx	lr
 5436              	.L344:
 5437 002a 00BF     		.align	2
 5438              	.L343:
 5439 002c 00400050 		.word	1342193664
 5440 0030 00430050 		.word	1342194432
 5441              		.cfi_endproc
 5442              	.LFE244:
 5444              		.section	.text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 5445              		.align	1
 5446              		.global	XMC_SCU_HIB_EnableEvent
 5447              		.syntax unified
 5448              		.thumb
 5449              		.thumb_func
 5450              		.fpu fpv4-sp-d16
 5452              	XMC_SCU_HIB_EnableEvent:
 5453              	.LFB245:
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5454              		.loc 3 1283 1
 5455              		.cfi_startproc
 5456              		@ args = 0, pretend = 0, frame = 8
 5457              		@ frame_needed = 1, uses_anonymous_args = 0
 5458              		@ link register save eliminated.
 5459 0000 80B4     		push	{r7}
 5460              	.LCFI461:
 5461              		.cfi_def_cfa_offset 4
 5462              		.cfi_offset 7, -4
 5463 0002 83B0     		sub	sp, sp, #12
 5464              	.LCFI462:
 5465              		.cfi_def_cfa_offset 16
 5466 0004 00AF     		add	r7, sp, #0
 5467              	.LCFI463:
 5468              		.cfi_def_cfa_register 7
 5469 0006 7860     		str	r0, [r7, #4]
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5470              		.loc 3 1295 8
 5471 0008 00BF     		nop
 5472              	.L346:
 5473              		.loc 3 1295 21 discriminator 1
 5474 000a 094B     		ldr	r3, .L347
 5475 000c D3F8C430 		ldr	r3, [r3, #196]
 5476              		.loc 3 1295 32 discriminator 1
 5477 0010 03F00803 		and	r3, r3, #8
 5478              		.loc 3 1295 8 discriminator 1
 5479 0014 002B     		cmp	r3, #0
 5480 0016 F8D1     		bne	.L346
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 5481              		.loc 3 1299 23
 5482 0018 064B     		ldr	r3, .L347+4
 5483 001a DA68     		ldr	r2, [r3, #12]
 5484 001c 7B68     		ldr	r3, [r7, #4]
 5485 001e 0549     		ldr	r1, .L347+4
 5486 0020 1343     		orrs	r3, r3, r2
 5487 0022 CB60     		str	r3, [r1, #12]
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5488              		.loc 3 1300 1
 5489 0024 00BF     		nop
 5490 0026 0C37     		adds	r7, r7, #12
 5491              	.LCFI464:
 5492              		.cfi_def_cfa_offset 4
 5493 0028 BD46     		mov	sp, r7
 5494              	.LCFI465:
 5495              		.cfi_def_cfa_register 13
 5496              		@ sp needed
 5497 002a 5DF8047B 		ldr	r7, [sp], #4
 5498              	.LCFI466:
 5499              		.cfi_restore 7
 5500              		.cfi_def_cfa_offset 0
 5501 002e 7047     		bx	lr
 5502              	.L348:
 5503              		.align	2
 5504              	.L347:
 5505 0030 00400050 		.word	1342193664
 5506 0034 00430050 		.word	1342194432
 5507              		.cfi_endproc
 5508              	.LFE245:
 5510              		.section	.text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 5511              		.align	1
 5512              		.global	XMC_SCU_HIB_DisableEvent
 5513              		.syntax unified
 5514              		.thumb
 5515              		.thumb_func
 5516              		.fpu fpv4-sp-d16
 5518              	XMC_SCU_HIB_DisableEvent:
 5519              	.LFB246:
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5520              		.loc 3 1303 1
 5521              		.cfi_startproc
 5522              		@ args = 0, pretend = 0, frame = 8
 5523              		@ frame_needed = 1, uses_anonymous_args = 0
 5524              		@ link register save eliminated.
 5525 0000 80B4     		push	{r7}
 5526              	.LCFI467:
 5527              		.cfi_def_cfa_offset 4
 5528              		.cfi_offset 7, -4
 5529 0002 83B0     		sub	sp, sp, #12
 5530              	.LCFI468:
 5531              		.cfi_def_cfa_offset 16
 5532 0004 00AF     		add	r7, sp, #0
 5533              	.LCFI469:
 5534              		.cfi_def_cfa_register 7
 5535 0006 7860     		str	r0, [r7, #4]
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5536              		.loc 3 1315 8
 5537 0008 00BF     		nop
 5538              	.L350:
 5539              		.loc 3 1315 21 discriminator 1
 5540 000a 0A4B     		ldr	r3, .L351
 5541 000c D3F8C430 		ldr	r3, [r3, #196]
 5542              		.loc 3 1315 32 discriminator 1
 5543 0010 03F00803 		and	r3, r3, #8
 5544              		.loc 3 1315 8 discriminator 1
 5545 0014 002B     		cmp	r3, #0
 5546 0016 F8D1     		bne	.L350
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 5547              		.loc 3 1319 23
 5548 0018 074B     		ldr	r3, .L351+4
 5549 001a DB68     		ldr	r3, [r3, #12]
 5550              		.loc 3 1319 26
 5551 001c 7A68     		ldr	r2, [r7, #4]
 5552 001e D243     		mvns	r2, r2
 5553 0020 1146     		mov	r1, r2
 5554              		.loc 3 1319 23
 5555 0022 054A     		ldr	r2, .L351+4
 5556 0024 0B40     		ands	r3, r3, r1
 5557 0026 D360     		str	r3, [r2, #12]
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5558              		.loc 3 1320 1
 5559 0028 00BF     		nop
 5560 002a 0C37     		adds	r7, r7, #12
 5561              	.LCFI470:
 5562              		.cfi_def_cfa_offset 4
 5563 002c BD46     		mov	sp, r7
 5564              	.LCFI471:
 5565              		.cfi_def_cfa_register 13
 5566              		@ sp needed
 5567 002e 5DF8047B 		ldr	r7, [sp], #4
 5568              	.LCFI472:
 5569              		.cfi_restore 7
 5570              		.cfi_def_cfa_offset 0
 5571 0032 7047     		bx	lr
 5572              	.L352:
 5573              		.align	2
 5574              	.L351:
 5575 0034 00400050 		.word	1342193664
 5576 0038 00430050 		.word	1342194432
 5577              		.cfi_endproc
 5578              	.LFE246:
 5580              		.section	.text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 5581              		.align	1
 5582              		.global	XMC_SCU_HIB_EnterHibernateState
 5583              		.syntax unified
 5584              		.thumb
 5585              		.thumb_func
 5586              		.fpu fpv4-sp-d16
 5588              	XMC_SCU_HIB_EnterHibernateState:
 5589              	.LFB247:
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5590              		.loc 3 1323 1
 5591              		.cfi_startproc
 5592              		@ args = 0, pretend = 0, frame = 0
 5593              		@ frame_needed = 1, uses_anonymous_args = 0
 5594              		@ link register save eliminated.
 5595 0000 80B4     		push	{r7}
 5596              	.LCFI473:
 5597              		.cfi_def_cfa_offset 4
 5598              		.cfi_offset 7, -4
 5599 0002 00AF     		add	r7, sp, #0
 5600              	.LCFI474:
 5601              		.cfi_def_cfa_register 7
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5602              		.loc 3 1324 8
 5603 0004 00BF     		nop
 5604              	.L354:
 5605              		.loc 3 1324 21 discriminator 1
 5606 0006 094B     		ldr	r3, .L355
 5607 0008 D3F8C430 		ldr	r3, [r3, #196]
 5608              		.loc 3 1324 32 discriminator 1
 5609 000c 03F00803 		and	r3, r3, #8
 5610              		.loc 3 1324 8 discriminator 1
 5611 0010 002B     		cmp	r3, #0
 5612 0012 F8D1     		bne	.L354
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 5613              		.loc 3 1328 23
 5614 0014 064B     		ldr	r3, .L355+4
 5615 0016 DB68     		ldr	r3, [r3, #12]
 5616 0018 054A     		ldr	r2, .L355+4
 5617 001a 43F01003 		orr	r3, r3, #16
 5618 001e D360     		str	r3, [r2, #12]
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5619              		.loc 3 1329 1
 5620 0020 00BF     		nop
 5621 0022 BD46     		mov	sp, r7
 5622              	.LCFI475:
 5623              		.cfi_def_cfa_register 13
 5624              		@ sp needed
 5625 0024 5DF8047B 		ldr	r7, [sp], #4
 5626              	.LCFI476:
 5627              		.cfi_restore 7
 5628              		.cfi_def_cfa_offset 0
 5629 0028 7047     		bx	lr
 5630              	.L356:
 5631 002a 00BF     		.align	2
 5632              	.L355:
 5633 002c 00400050 		.word	1342193664
 5634 0030 00430050 		.word	1342194432
 5635              		.cfi_endproc
 5636              	.LFE247:
 5638              		.section	.text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 5639              		.align	1
 5640              		.global	XMC_SCU_HIB_EnterHibernateStateEx
 5641              		.syntax unified
 5642              		.thumb
 5643              		.thumb_func
 5644              		.fpu fpv4-sp-d16
 5646              	XMC_SCU_HIB_EnterHibernateStateEx:
 5647              	.LFB248:
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5648              		.loc 3 1332 1
 5649              		.cfi_startproc
 5650              		@ args = 0, pretend = 0, frame = 8
 5651              		@ frame_needed = 1, uses_anonymous_args = 0
 5652 0000 80B5     		push	{r7, lr}
 5653              	.LCFI477:
 5654              		.cfi_def_cfa_offset 8
 5655              		.cfi_offset 7, -8
 5656              		.cfi_offset 14, -4
 5657 0002 82B0     		sub	sp, sp, #8
 5658              	.LCFI478:
 5659              		.cfi_def_cfa_offset 16
 5660 0004 00AF     		add	r7, sp, #0
 5661              	.LCFI479:
 5662              		.cfi_def_cfa_register 7
 5663 0006 0346     		mov	r3, r0
 5664 0008 FB71     		strb	r3, [r7, #7]
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 5665              		.loc 3 1333 6
 5666 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5667 000c 002B     		cmp	r3, #0
 5668 000e 01D1     		bne	.L359
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 5669              		.loc 3 1335 5
 5670 0010 FFF7FEFF 		bl	XMC_SCU_HIB_EnterHibernateState
 5671              	.L359:
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5672              		.loc 3 1347 1
 5673 0014 00BF     		nop
 5674 0016 0837     		adds	r7, r7, #8
 5675              	.LCFI480:
 5676              		.cfi_def_cfa_offset 8
 5677 0018 BD46     		mov	sp, r7
 5678              	.LCFI481:
 5679              		.cfi_def_cfa_register 13
 5680              		@ sp needed
 5681 001a 80BD     		pop	{r7, pc}
 5682              		.cfi_endproc
 5683              	.LFE248:
 5685              		.section	.text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 5686              		.align	1
 5687              		.global	XMC_SCU_HIB_SetWakeupTriggerInput
 5688              		.syntax unified
 5689              		.thumb
 5690              		.thumb_func
 5691              		.fpu fpv4-sp-d16
 5693              	XMC_SCU_HIB_SetWakeupTriggerInput:
 5694              	.LFB249:
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5695              		.loc 3 1350 1
 5696              		.cfi_startproc
 5697              		@ args = 0, pretend = 0, frame = 8
 5698              		@ frame_needed = 1, uses_anonymous_args = 0
 5699              		@ link register save eliminated.
 5700 0000 80B4     		push	{r7}
 5701              	.LCFI482:
 5702              		.cfi_def_cfa_offset 4
 5703              		.cfi_offset 7, -4
 5704 0002 83B0     		sub	sp, sp, #12
 5705              	.LCFI483:
 5706              		.cfi_def_cfa_offset 16
 5707 0004 00AF     		add	r7, sp, #0
 5708              	.LCFI484:
 5709              		.cfi_def_cfa_register 7
 5710 0006 0346     		mov	r3, r0
 5711 0008 FB71     		strb	r3, [r7, #7]
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5712              		.loc 3 1351 8
 5713 000a 00BF     		nop
 5714              	.L361:
 5715              		.loc 3 1351 21 discriminator 1
 5716 000c 0E4B     		ldr	r3, .L365
 5717 000e D3F8C430 		ldr	r3, [r3, #196]
 5718              		.loc 3 1351 32 discriminator 1
 5719 0012 03F00803 		and	r3, r3, #8
 5720              		.loc 3 1351 8 discriminator 1
 5721 0016 002B     		cmp	r3, #0
 5722 0018 F8D1     		bne	.L361
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5723              		.loc 3 1356 6
 5724 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5725 001c 002B     		cmp	r3, #0
 5726 001e 06D1     		bne	.L362
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 5727              		.loc 3 1358 25
 5728 0020 0A4B     		ldr	r3, .L365+4
 5729 0022 DB68     		ldr	r3, [r3, #12]
 5730 0024 094A     		ldr	r2, .L365+4
 5731 0026 43F48073 		orr	r3, r3, #256
 5732 002a D360     		str	r3, [r2, #12]
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5733              		.loc 3 1364 1
 5734 002c 05E0     		b	.L364
 5735              	.L362:
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5736              		.loc 3 1362 25
 5737 002e 074B     		ldr	r3, .L365+4
 5738 0030 DB68     		ldr	r3, [r3, #12]
 5739 0032 064A     		ldr	r2, .L365+4
 5740 0034 23F48073 		bic	r3, r3, #256
 5741 0038 D360     		str	r3, [r2, #12]
 5742              	.L364:
 5743              		.loc 3 1364 1
 5744 003a 00BF     		nop
 5745 003c 0C37     		adds	r7, r7, #12
 5746              	.LCFI485:
 5747              		.cfi_def_cfa_offset 4
 5748 003e BD46     		mov	sp, r7
 5749              	.LCFI486:
 5750              		.cfi_def_cfa_register 13
 5751              		@ sp needed
 5752 0040 5DF8047B 		ldr	r7, [sp], #4
 5753              	.LCFI487:
 5754              		.cfi_restore 7
 5755              		.cfi_def_cfa_offset 0
 5756 0044 7047     		bx	lr
 5757              	.L366:
 5758 0046 00BF     		.align	2
 5759              	.L365:
 5760 0048 00400050 		.word	1342193664
 5761 004c 00430050 		.word	1342194432
 5762              		.cfi_endproc
 5763              	.LFE249:
 5765              		.section	.text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 5766              		.align	1
 5767              		.global	XMC_SCU_HIB_SetPinMode
 5768              		.syntax unified
 5769              		.thumb
 5770              		.thumb_func
 5771              		.fpu fpv4-sp-d16
 5773              	XMC_SCU_HIB_SetPinMode:
 5774              	.LFB250:
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5775              		.loc 3 1367 1
 5776              		.cfi_startproc
 5777              		@ args = 0, pretend = 0, frame = 8
 5778              		@ frame_needed = 1, uses_anonymous_args = 0
 5779              		@ link register save eliminated.
 5780 0000 80B4     		push	{r7}
 5781              	.LCFI488:
 5782              		.cfi_def_cfa_offset 4
 5783              		.cfi_offset 7, -4
 5784 0002 83B0     		sub	sp, sp, #12
 5785              	.LCFI489:
 5786              		.cfi_def_cfa_offset 16
 5787 0004 00AF     		add	r7, sp, #0
 5788              	.LCFI490:
 5789              		.cfi_def_cfa_register 7
 5790 0006 0346     		mov	r3, r0
 5791 0008 3960     		str	r1, [r7]
 5792 000a FB71     		strb	r3, [r7, #7]
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5793              		.loc 3 1368 8
 5794 000c 00BF     		nop
 5795              	.L368:
 5796              		.loc 3 1368 21 discriminator 1
 5797 000e 0F4B     		ldr	r3, .L369
 5798 0010 D3F8C430 		ldr	r3, [r3, #196]
 5799              		.loc 3 1368 32 discriminator 1
 5800 0014 03F00803 		and	r3, r3, #8
 5801              		.loc 3 1368 8 discriminator 1
 5802 0018 002B     		cmp	r3, #0
 5803 001a F8D1     		bne	.L368
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 5804              		.loc 3 1372 39
 5805 001c 0C4B     		ldr	r3, .L369+4
 5806 001e DA68     		ldr	r2, [r3, #12]
 5807              		.loc 3 1372 120
 5808 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5809 0022 9B00     		lsls	r3, r3, #2
 5810              		.loc 3 1372 83
 5811 0024 4FF47021 		mov	r1, #983040
 5812 0028 01FA03F3 		lsl	r3, r1, r3
 5813              		.loc 3 1372 48
 5814 002c DB43     		mvns	r3, r3
 5815              		.loc 3 1372 46
 5816 002e 1A40     		ands	r2, r2, r3
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5817              		.loc 3 1373 68
 5818 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5819 0032 9B00     		lsls	r3, r3, #2
 5820              		.loc 3 1373 31
 5821 0034 3968     		ldr	r1, [r7]
 5822 0036 01FA03F3 		lsl	r3, r1, r3
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5823              		.loc 3 1372 16
 5824 003a 0549     		ldr	r1, .L369+4
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5825              		.loc 3 1372 129
 5826 003c 1343     		orrs	r3, r3, r2
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5827              		.loc 3 1372 23
 5828 003e CB60     		str	r3, [r1, #12]
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5829              		.loc 3 1374 1
 5830 0040 00BF     		nop
 5831 0042 0C37     		adds	r7, r7, #12
 5832              	.LCFI491:
 5833              		.cfi_def_cfa_offset 4
 5834 0044 BD46     		mov	sp, r7
 5835              	.LCFI492:
 5836              		.cfi_def_cfa_register 13
 5837              		@ sp needed
 5838 0046 5DF8047B 		ldr	r7, [sp], #4
 5839              	.LCFI493:
 5840              		.cfi_restore 7
 5841              		.cfi_def_cfa_offset 0
 5842 004a 7047     		bx	lr
 5843              	.L370:
 5844              		.align	2
 5845              	.L369:
 5846 004c 00400050 		.word	1342193664
 5847 0050 00430050 		.word	1342194432
 5848              		.cfi_endproc
 5849              	.LFE250:
 5851              		.section	.text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 5852              		.align	1
 5853              		.global	XMC_SCU_HIB_SetPinOutputLevel
 5854              		.syntax unified
 5855              		.thumb
 5856              		.thumb_func
 5857              		.fpu fpv4-sp-d16
 5859              	XMC_SCU_HIB_SetPinOutputLevel:
 5860              	.LFB251:
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5861              		.loc 3 1377 1
 5862              		.cfi_startproc
 5863              		@ args = 0, pretend = 0, frame = 8
 5864              		@ frame_needed = 1, uses_anonymous_args = 0
 5865              		@ link register save eliminated.
 5866 0000 80B4     		push	{r7}
 5867              	.LCFI494:
 5868              		.cfi_def_cfa_offset 4
 5869              		.cfi_offset 7, -4
 5870 0002 83B0     		sub	sp, sp, #12
 5871              	.LCFI495:
 5872              		.cfi_def_cfa_offset 16
 5873 0004 00AF     		add	r7, sp, #0
 5874              	.LCFI496:
 5875              		.cfi_def_cfa_register 7
 5876 0006 0346     		mov	r3, r0
 5877 0008 0A46     		mov	r2, r1
 5878 000a FB71     		strb	r3, [r7, #7]
 5879 000c 1346     		mov	r3, r2	@ movhi
 5880 000e BB80     		strh	r3, [r7, #4]	@ movhi
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5881              		.loc 3 1378 8
 5882 0010 00BF     		nop
 5883              	.L372:
 5884              		.loc 3 1378 21 discriminator 1
 5885 0012 0F4B     		ldr	r3, .L373
 5886 0014 D3F8C430 		ldr	r3, [r3, #196]
 5887              		.loc 3 1378 32 discriminator 1
 5888 0018 03F00803 		and	r3, r3, #8
 5889              		.loc 3 1378 8 discriminator 1
 5890 001c 002B     		cmp	r3, #0
 5891 001e F8D1     		bne	.L372
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 5892              		.loc 3 1382 39
 5893 0020 0C4B     		ldr	r3, .L373+4
 5894 0022 DA68     		ldr	r2, [r3, #12]
 5895              		.loc 3 1382 83
 5896 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5897 0026 4FF48051 		mov	r1, #4096
 5898 002a 01FA03F3 		lsl	r3, r1, r3
 5899              		.loc 3 1382 48
 5900 002e DB43     		mvns	r3, r3
 5901              		.loc 3 1382 46
 5902 0030 1340     		ands	r3, r3, r2
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5903              		.loc 3 1383 32
 5904 0032 B988     		ldrh	r1, [r7, #4]
 5905 0034 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5906 0036 01FA02F2 		lsl	r2, r1, r2
 5907 003a 1146     		mov	r1, r2
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5908              		.loc 3 1382 16
 5909 003c 054A     		ldr	r2, .L373+4
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5910              		.loc 3 1382 92
 5911 003e 0B43     		orrs	r3, r3, r1
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5912              		.loc 3 1382 23
 5913 0040 D360     		str	r3, [r2, #12]
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5914              		.loc 3 1384 1
 5915 0042 00BF     		nop
 5916 0044 0C37     		adds	r7, r7, #12
 5917              	.LCFI497:
 5918              		.cfi_def_cfa_offset 4
 5919 0046 BD46     		mov	sp, r7
 5920              	.LCFI498:
 5921              		.cfi_def_cfa_register 13
 5922              		@ sp needed
 5923 0048 5DF8047B 		ldr	r7, [sp], #4
 5924              	.LCFI499:
 5925              		.cfi_restore 7
 5926              		.cfi_def_cfa_offset 0
 5927 004c 7047     		bx	lr
 5928              	.L374:
 5929 004e 00BF     		.align	2
 5930              	.L373:
 5931 0050 00400050 		.word	1342193664
 5932 0054 00430050 		.word	1342194432
 5933              		.cfi_endproc
 5934              	.LFE251:
 5936              		.section	.text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 5937              		.align	1
 5938              		.global	XMC_SCU_HIB_SetInput0
 5939              		.syntax unified
 5940              		.thumb
 5941              		.thumb_func
 5942              		.fpu fpv4-sp-d16
 5944              	XMC_SCU_HIB_SetInput0:
 5945              	.LFB252:
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5946              		.loc 3 1387 1
 5947              		.cfi_startproc
 5948              		@ args = 0, pretend = 0, frame = 8
 5949              		@ frame_needed = 1, uses_anonymous_args = 0
 5950              		@ link register save eliminated.
 5951 0000 80B4     		push	{r7}
 5952              	.LCFI500:
 5953              		.cfi_def_cfa_offset 4
 5954              		.cfi_offset 7, -4
 5955 0002 83B0     		sub	sp, sp, #12
 5956              	.LCFI501:
 5957              		.cfi_def_cfa_offset 16
 5958 0004 00AF     		add	r7, sp, #0
 5959              	.LCFI502:
 5960              		.cfi_def_cfa_register 7
 5961 0006 0346     		mov	r3, r0
 5962 0008 FB71     		strb	r3, [r7, #7]
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5963              		.loc 3 1388 8
 5964 000a 00BF     		nop
 5965              	.L376:
 5966              		.loc 3 1388 21 discriminator 1
 5967 000c 0E4B     		ldr	r3, .L380
 5968 000e D3F8C430 		ldr	r3, [r3, #196]
 5969              		.loc 3 1388 32 discriminator 1
 5970 0012 03F00803 		and	r3, r3, #8
 5971              		.loc 3 1388 8 discriminator 1
 5972 0016 002B     		cmp	r3, #0
 5973 0018 F8D1     		bne	.L376
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5974              		.loc 3 1393 6
 5975 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5976 001c 002B     		cmp	r3, #0
 5977 001e 06D1     		bne	.L377
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 5978              		.loc 3 1395 25
 5979 0020 0A4B     		ldr	r3, .L380+4
 5980 0022 DB68     		ldr	r3, [r3, #12]
 5981 0024 094A     		ldr	r2, .L380+4
 5982 0026 43F48063 		orr	r3, r3, #1024
 5983 002a D360     		str	r3, [r2, #12]
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5984              		.loc 3 1401 1
 5985 002c 05E0     		b	.L379
 5986              	.L377:
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5987              		.loc 3 1399 25
 5988 002e 074B     		ldr	r3, .L380+4
 5989 0030 DB68     		ldr	r3, [r3, #12]
 5990 0032 064A     		ldr	r2, .L380+4
 5991 0034 23F48063 		bic	r3, r3, #1024
 5992 0038 D360     		str	r3, [r2, #12]
 5993              	.L379:
 5994              		.loc 3 1401 1
 5995 003a 00BF     		nop
 5996 003c 0C37     		adds	r7, r7, #12
 5997              	.LCFI503:
 5998              		.cfi_def_cfa_offset 4
 5999 003e BD46     		mov	sp, r7
 6000              	.LCFI504:
 6001              		.cfi_def_cfa_register 13
 6002              		@ sp needed
 6003 0040 5DF8047B 		ldr	r7, [sp], #4
 6004              	.LCFI505:
 6005              		.cfi_restore 7
 6006              		.cfi_def_cfa_offset 0
 6007 0044 7047     		bx	lr
 6008              	.L381:
 6009 0046 00BF     		.align	2
 6010              	.L380:
 6011 0048 00400050 		.word	1342193664
 6012 004c 00430050 		.word	1342194432
 6013              		.cfi_endproc
 6014              	.LFE252:
 6016              		.section	.text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 6017              		.align	1
 6018              		.global	XMC_SCU_HIB_SetSR0Input
 6019              		.syntax unified
 6020              		.thumb
 6021              		.thumb_func
 6022              		.fpu fpv4-sp-d16
 6024              	XMC_SCU_HIB_SetSR0Input:
 6025              	.LFB253:
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6026              		.loc 3 1404 1
 6027              		.cfi_startproc
 6028              		@ args = 0, pretend = 0, frame = 8
 6029              		@ frame_needed = 1, uses_anonymous_args = 0
 6030              		@ link register save eliminated.
 6031 0000 80B4     		push	{r7}
 6032              	.LCFI506:
 6033              		.cfi_def_cfa_offset 4
 6034              		.cfi_offset 7, -4
 6035 0002 83B0     		sub	sp, sp, #12
 6036              	.LCFI507:
 6037              		.cfi_def_cfa_offset 16
 6038 0004 00AF     		add	r7, sp, #0
 6039              	.LCFI508:
 6040              		.cfi_def_cfa_register 7
 6041 0006 0346     		mov	r3, r0
 6042 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 6043              		.loc 3 1405 8
 6044 000a 00BF     		nop
 6045              	.L383:
 6046              		.loc 3 1405 21 discriminator 1
 6047 000c 0A4B     		ldr	r3, .L384
 6048 000e D3F8C430 		ldr	r3, [r3, #196]
 6049              		.loc 3 1405 32 discriminator 1
 6050 0012 03F00803 		and	r3, r3, #8
 6051              		.loc 3 1405 8 discriminator 1
 6052 0016 002B     		cmp	r3, #0
 6053 0018 F8D1     		bne	.L383
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 6054              		.loc 3 1412 39
 6055 001a 084B     		ldr	r3, .L384+4
 6056 001c DB68     		ldr	r3, [r3, #12]
 6057              		.loc 3 1412 46
 6058 001e 23F48062 		bic	r2, r3, #1024
 6059              		.loc 3 1412 93
 6060 0022 FB88     		ldrh	r3, [r7, #6]
 6061              		.loc 3 1412 16
 6062 0024 0549     		ldr	r1, .L384+4
 6063              		.loc 3 1412 93
 6064 0026 1343     		orrs	r3, r3, r2
 6065              		.loc 3 1412 23
 6066 0028 CB60     		str	r3, [r1, #12]
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6067              		.loc 3 1415 1
 6068 002a 00BF     		nop
 6069 002c 0C37     		adds	r7, r7, #12
 6070              	.LCFI509:
 6071              		.cfi_def_cfa_offset 4
 6072 002e BD46     		mov	sp, r7
 6073              	.LCFI510:
 6074              		.cfi_def_cfa_register 13
 6075              		@ sp needed
 6076 0030 5DF8047B 		ldr	r7, [sp], #4
 6077              	.LCFI511:
 6078              		.cfi_restore 7
 6079              		.cfi_def_cfa_offset 0
 6080 0034 7047     		bx	lr
 6081              	.L385:
 6082 0036 00BF     		.align	2
 6083              	.L384:
 6084 0038 00400050 		.word	1342193664
 6085 003c 00430050 		.word	1342194432
 6086              		.cfi_endproc
 6087              	.LFE253:
 6089              		.section	.text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 6090              		.align	1
 6091              		.global	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 6092              		.syntax unified
 6093              		.thumb
 6094              		.thumb_func
 6095              		.fpu fpv4-sp-d16
 6097              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 6098              	.LFB254:
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             input;
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             config;
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6099              		.loc 3 1544 1
 6100              		.cfi_startproc
 6101              		@ args = 0, pretend = 0, frame = 0
 6102              		@ frame_needed = 1, uses_anonymous_args = 0
 6103              		@ link register save eliminated.
 6104 0000 80B4     		push	{r7}
 6105              	.LCFI512:
 6106              		.cfi_def_cfa_offset 4
 6107              		.cfi_offset 7, -4
 6108 0002 00AF     		add	r7, sp, #0
 6109              	.LCFI513:
 6110              		.cfi_def_cfa_register 7
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 6111              		.loc 3 1545 25
 6112 0004 064B     		ldr	r3, .L388
 6113 0006 1B68     		ldr	r3, [r3]
 6114              		.loc 3 1545 34
 6115 0008 03F00803 		and	r3, r3, #8
 6116              		.loc 3 1545 69
 6117 000c 002B     		cmp	r3, #0
 6118 000e 0CBF     		ite	eq
 6119 0010 0123     		moveq	r3, #1
 6120 0012 0023     		movne	r3, #0
 6121 0014 DBB2     		uxtb	r3, r3
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6122              		.loc 3 1546 1
 6123 0016 1846     		mov	r0, r3
 6124 0018 BD46     		mov	sp, r7
 6125              	.LCFI514:
 6126              		.cfi_def_cfa_register 13
 6127              		@ sp needed
 6128 001a 5DF8047B 		ldr	r7, [sp], #4
 6129              	.LCFI515:
 6130              		.cfi_restore 7
 6131              		.cfi_def_cfa_offset 0
 6132 001e 7047     		bx	lr
 6133              	.L389:
 6134              		.align	2
 6135              	.L388:
 6136 0020 00430050 		.word	1342194432
 6137              		.cfi_endproc
 6138              	.LFE254:
 6140              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 6141              		.align	1
 6142              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillator
 6143              		.syntax unified
 6144              		.thumb
 6145              		.thumb_func
 6146              		.fpu fpv4-sp-d16
 6148              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 6149              	.LFB255:
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6150              		.loc 3 1550 1
 6151              		.cfi_startproc
 6152              		@ args = 0, pretend = 0, frame = 0
 6153              		@ frame_needed = 1, uses_anonymous_args = 0
 6154 0000 80B5     		push	{r7, lr}
 6155              	.LCFI516:
 6156              		.cfi_def_cfa_offset 8
 6157              		.cfi_offset 7, -8
 6158              		.cfi_offset 14, -4
 6159 0002 00AF     		add	r7, sp, #0
 6160              	.LCFI517:
 6161              		.cfi_def_cfa_register 7
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6162              		.loc 3 1552 8
 6163 0004 00BF     		nop
 6164              	.L391:
 6165              		.loc 3 1552 21 discriminator 1
 6166 0006 174B     		ldr	r3, .L395
 6167 0008 D3F8C430 		ldr	r3, [r3, #196]
 6168              		.loc 3 1552 32 discriminator 1
 6169 000c 03F08003 		and	r3, r3, #128
 6170              		.loc 3 1552 8 discriminator 1
 6171 0010 002B     		cmp	r3, #0
 6172 0012 F8D1     		bne	.L391
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6173              		.loc 3 1556 28
 6174 0014 144B     		ldr	r3, .L395+4
 6175 0016 DB69     		ldr	r3, [r3, #28]
 6176 0018 134A     		ldr	r2, .L395+4
 6177 001a 23F03003 		bic	r3, r3, #48
 6178 001e D361     		str	r3, [r2, #28]
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 6179              		.loc 3 1559 9
 6180 0020 00BF     		nop
 6181              	.L392:
 6182              		.loc 3 1559 21 discriminator 1
 6183 0022 104B     		ldr	r3, .L395
 6184 0024 D3F8C430 		ldr	r3, [r3, #196]
 6185              		.loc 3 1559 31 discriminator 1
 6186 0028 03F00803 		and	r3, r3, #8
 6187              		.loc 3 1559 9 discriminator 1
 6188 002c 002B     		cmp	r3, #0
 6189 002e F8D1     		bne	.L392
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 6190              		.loc 3 1563 23
 6191 0030 0D4B     		ldr	r3, .L395+4
 6192 0032 DB68     		ldr	r3, [r3, #12]
 6193 0034 0C4A     		ldr	r2, .L395+4
 6194 0036 43F00803 		orr	r3, r3, #8
 6195 003a D360     		str	r3, [r2, #12]
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 6196              		.loc 3 1566 9
 6197 003c 00BF     		nop
 6198              	.L393:
 6199              		.loc 3 1566 21 discriminator 1
 6200 003e 094B     		ldr	r3, .L395
 6201 0040 D3F8C430 		ldr	r3, [r3, #196]
 6202              		.loc 3 1566 31 discriminator 1
 6203 0044 03F00403 		and	r3, r3, #4
 6204              		.loc 3 1566 9 discriminator 1
 6205 0048 002B     		cmp	r3, #0
 6206 004a F8D1     		bne	.L393
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 6207              		.loc 3 1570 16
 6208 004c 064B     		ldr	r3, .L395+4
 6209              		.loc 3 1570 24
 6210 004e 0822     		movs	r2, #8
 6211 0050 9A60     		str	r2, [r3, #8]
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 6212              		.loc 3 1572 9
 6213 0052 00BF     		nop
 6214              	.L394:
 6215              		.loc 3 1572 10 discriminator 1
 6216 0054 FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 6217 0058 0346     		mov	r3, r0
 6218              		.loc 3 1572 9 discriminator 1
 6219 005a 002B     		cmp	r3, #0
 6220 005c FAD1     		bne	.L394
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6221              		.loc 3 1576 1
 6222 005e 00BF     		nop
 6223 0060 00BF     		nop
 6224 0062 80BD     		pop	{r7, pc}
 6225              	.L396:
 6226              		.align	2
 6227              	.L395:
 6228 0064 00400050 		.word	1342193664
 6229 0068 00430050 		.word	1342194432
 6230              		.cfi_endproc
 6231              	.LFE255:
 6233              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 6234              		.align	1
 6235              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillator
 6236              		.syntax unified
 6237              		.thumb
 6238              		.thumb_func
 6239              		.fpu fpv4-sp-d16
 6241              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 6242              	.LFB256:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6243              		.loc 3 1580 1
 6244              		.cfi_startproc
 6245              		@ args = 0, pretend = 0, frame = 0
 6246              		@ frame_needed = 1, uses_anonymous_args = 0
 6247              		@ link register save eliminated.
 6248 0000 80B4     		push	{r7}
 6249              	.LCFI518:
 6250              		.cfi_def_cfa_offset 4
 6251              		.cfi_offset 7, -4
 6252 0002 00AF     		add	r7, sp, #0
 6253              	.LCFI519:
 6254              		.cfi_def_cfa_register 7
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6255              		.loc 3 1581 8
 6256 0004 00BF     		nop
 6257              	.L398:
 6258              		.loc 3 1581 21 discriminator 1
 6259 0006 094B     		ldr	r3, .L399
 6260 0008 D3F8C430 		ldr	r3, [r3, #196]
 6261              		.loc 3 1581 32 discriminator 1
 6262 000c 03F08003 		and	r3, r3, #128
 6263              		.loc 3 1581 8 discriminator 1
 6264 0010 002B     		cmp	r3, #0
 6265 0012 F8D1     		bne	.L398
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6266              		.loc 3 1585 28
 6267 0014 064B     		ldr	r3, .L399+4
 6268 0016 DB69     		ldr	r3, [r3, #28]
 6269 0018 054A     		ldr	r2, .L399+4
 6270 001a 43F03003 		orr	r3, r3, #48
 6271 001e D361     		str	r3, [r2, #28]
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6272              		.loc 3 1586 1
 6273 0020 00BF     		nop
 6274 0022 BD46     		mov	sp, r7
 6275              	.LCFI520:
 6276              		.cfi_def_cfa_register 13
 6277              		@ sp needed
 6278 0024 5DF8047B 		ldr	r7, [sp], #4
 6279              	.LCFI521:
 6280              		.cfi_restore 7
 6281              		.cfi_def_cfa_offset 0
 6282 0028 7047     		bx	lr
 6283              	.L400:
 6284 002a 00BF     		.align	2
 6285              	.L399:
 6286 002c 00400050 		.word	1342193664
 6287 0030 00430050 		.word	1342194432
 6288              		.cfi_endproc
 6289              	.LFE256:
 6291              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6292              		.align	1
 6293              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 6294              		.syntax unified
 6295              		.thumb
 6296              		.thumb_func
 6297              		.fpu fpv4-sp-d16
 6299              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 6300              	.LFB257:
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6301              		.loc 3 1589 1
 6302              		.cfi_startproc
 6303              		@ args = 0, pretend = 0, frame = 0
 6304              		@ frame_needed = 1, uses_anonymous_args = 0
 6305              		@ link register save eliminated.
 6306 0000 80B4     		push	{r7}
 6307              	.LCFI522:
 6308              		.cfi_def_cfa_offset 4
 6309              		.cfi_offset 7, -4
 6310 0002 00AF     		add	r7, sp, #0
 6311              	.LCFI523:
 6312              		.cfi_def_cfa_register 7
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6313              		.loc 3 1590 8
 6314 0004 00BF     		nop
 6315              	.L402:
 6316              		.loc 3 1590 21 discriminator 1
 6317 0006 094B     		ldr	r3, .L403
 6318 0008 D3F8C430 		ldr	r3, [r3, #196]
 6319              		.loc 3 1590 32 discriminator 1
 6320 000c 03F08003 		and	r3, r3, #128
 6321              		.loc 3 1590 8 discriminator 1
 6322 0010 002B     		cmp	r3, #0
 6323 0012 F8D1     		bne	.L402
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6324              		.loc 3 1594 28
 6325 0014 064B     		ldr	r3, .L403+4
 6326 0016 DB69     		ldr	r3, [r3, #28]
 6327 0018 054A     		ldr	r2, .L403+4
 6328 001a 43F03103 		orr	r3, r3, #49
 6329 001e D361     		str	r3, [r2, #28]
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6330              		.loc 3 1595 1
 6331 0020 00BF     		nop
 6332 0022 BD46     		mov	sp, r7
 6333              	.LCFI524:
 6334              		.cfi_def_cfa_register 13
 6335              		@ sp needed
 6336 0024 5DF8047B 		ldr	r7, [sp], #4
 6337              	.LCFI525:
 6338              		.cfi_restore 7
 6339              		.cfi_def_cfa_offset 0
 6340 0028 7047     		bx	lr
 6341              	.L404:
 6342 002a 00BF     		.align	2
 6343              	.L403:
 6344 002c 00400050 		.word	1342193664
 6345 0030 00430050 		.word	1342194432
 6346              		.cfi_endproc
 6347              	.LFE257:
 6349              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6350              		.align	1
 6351              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 6352              		.syntax unified
 6353              		.thumb
 6354              		.thumb_func
 6355              		.fpu fpv4-sp-d16
 6357              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 6358              	.LFB258:
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6359              		.loc 3 1598 1
 6360              		.cfi_startproc
 6361              		@ args = 0, pretend = 0, frame = 0
 6362              		@ frame_needed = 1, uses_anonymous_args = 0
 6363              		@ link register save eliminated.
 6364 0000 80B4     		push	{r7}
 6365              	.LCFI526:
 6366              		.cfi_def_cfa_offset 4
 6367              		.cfi_offset 7, -4
 6368 0002 00AF     		add	r7, sp, #0
 6369              	.LCFI527:
 6370              		.cfi_def_cfa_register 7
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6371              		.loc 3 1599 8
 6372 0004 00BF     		nop
 6373              	.L406:
 6374              		.loc 3 1599 21 discriminator 1
 6375 0006 0A4B     		ldr	r3, .L407
 6376 0008 D3F8C430 		ldr	r3, [r3, #196]
 6377              		.loc 3 1599 32 discriminator 1
 6378 000c 03F08003 		and	r3, r3, #128
 6379              		.loc 3 1599 8 discriminator 1
 6380 0010 002B     		cmp	r3, #0
 6381 0012 F8D1     		bne	.L406
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 6382              		.loc 3 1603 44
 6383 0014 074B     		ldr	r3, .L407+4
 6384 0016 DB69     		ldr	r3, [r3, #28]
 6385              		.loc 3 1603 56
 6386 0018 23F03103 		bic	r3, r3, #49
 6387              		.loc 3 1603 16
 6388 001c 054A     		ldr	r2, .L407+4
 6389              		.loc 3 1603 141
 6390 001e 43F02003 		orr	r3, r3, #32
 6391              		.loc 3 1603 28
 6392 0022 D361     		str	r3, [r2, #28]
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6393              		.loc 3 1605 1
 6394 0024 00BF     		nop
 6395 0026 BD46     		mov	sp, r7
 6396              	.LCFI528:
 6397              		.cfi_def_cfa_register 13
 6398              		@ sp needed
 6399 0028 5DF8047B 		ldr	r7, [sp], #4
 6400              	.LCFI529:
 6401              		.cfi_restore 7
 6402              		.cfi_def_cfa_offset 0
 6403 002c 7047     		bx	lr
 6404              	.L408:
 6405 002e 00BF     		.align	2
 6406              	.L407:
 6407 0030 00400050 		.word	1342193664
 6408 0034 00430050 		.word	1342194432
 6409              		.cfi_endproc
 6410              	.LFE258:
 6412              		.section	.text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6413              		.align	1
 6414              		.global	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 6415              		.syntax unified
 6416              		.thumb
 6417              		.thumb_func
 6418              		.fpu fpv4-sp-d16
 6420              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 6421              	.LFB259:
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6422              		.loc 3 1608 1
 6423              		.cfi_startproc
 6424              		@ args = 0, pretend = 0, frame = 0
 6425              		@ frame_needed = 1, uses_anonymous_args = 0
 6426              		@ link register save eliminated.
 6427 0000 80B4     		push	{r7}
 6428              	.LCFI530:
 6429              		.cfi_def_cfa_offset 4
 6430              		.cfi_offset 7, -4
 6431 0002 00AF     		add	r7, sp, #0
 6432              	.LCFI531:
 6433              		.cfi_def_cfa_register 7
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 6434              		.loc 3 1609 24
 6435 0004 044B     		ldr	r3, .L411
 6436 0006 9B69     		ldr	r3, [r3, #24]
 6437              		.loc 3 1609 36
 6438 0008 03F00103 		and	r3, r3, #1
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6439              		.loc 3 1610 1
 6440 000c 1846     		mov	r0, r3
 6441 000e BD46     		mov	sp, r7
 6442              	.LCFI532:
 6443              		.cfi_def_cfa_register 13
 6444              		@ sp needed
 6445 0010 5DF8047B 		ldr	r7, [sp], #4
 6446              	.LCFI533:
 6447              		.cfi_restore 7
 6448              		.cfi_def_cfa_offset 0
 6449 0014 7047     		bx	lr
 6450              	.L412:
 6451 0016 00BF     		.align	2
 6452              	.L411:
 6453 0018 00430050 		.word	1342194432
 6454              		.cfi_endproc
 6455              	.LFE259:
 6457              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 6458              		.align	1
 6459              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 6460              		.syntax unified
 6461              		.thumb
 6462              		.thumb_func
 6463              		.fpu fpv4-sp-d16
 6465              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 6466              	.LFB260:
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6467              		.loc 3 1614 1
 6468              		.cfi_startproc
 6469              		@ args = 0, pretend = 0, frame = 0
 6470              		@ frame_needed = 1, uses_anonymous_args = 0
 6471 0000 98B5     		push	{r3, r4, r7, lr}
 6472              	.LCFI534:
 6473              		.cfi_def_cfa_offset 16
 6474              		.cfi_offset 3, -16
 6475              		.cfi_offset 4, -12
 6476              		.cfi_offset 7, -8
 6477              		.cfi_offset 14, -4
 6478 0002 00AF     		add	r7, sp, #0
 6479              	.LCFI535:
 6480              		.cfi_def_cfa_register 7
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 6481              		.loc 3 1615 20
 6482 0004 0F4B     		ldr	r3, .L414
 6483 0006 5B68     		ldr	r3, [r3, #4]
 6484 0008 0E4A     		ldr	r2, .L414
 6485 000a 23F48033 		bic	r3, r3, #65536
 6486 000e 5360     		str	r3, [r2, #4]
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 6487              		.loc 3 1617 43
 6488 0010 0D4B     		ldr	r3, .L414+4
 6489 0012 5B68     		ldr	r3, [r3, #4]
 6490              		.loc 3 1617 55
 6491 0014 23F47024 		bic	r4, r3, #983040
 6492 0018 24F03004 		bic	r4, r4, #48
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6493              		.loc 3 1618 38
 6494 001c FFF7FEFF 		bl	OSCHP_GetFrequency
 6495 0020 0346     		mov	r3, r0
 6496              		.loc 3 1618 59
 6497 0022 0A4A     		ldr	r2, .L414+8
 6498 0024 A2FB0323 		umull	r2, r3, r2, r3
 6499 0028 1B0D     		lsrs	r3, r3, #20
 6500              		.loc 3 1618 70
 6501 002a 013B     		subs	r3, r3, #1
 6502              		.loc 3 1618 77
 6503 002c 1B04     		lsls	r3, r3, #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6504              		.loc 3 1617 10
 6505 002e 064A     		ldr	r2, .L414+4
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6506              		.loc 3 1617 24
 6507 0030 2343     		orrs	r3, r3, r4
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6508              		.loc 3 1617 22
 6509 0032 5360     		str	r3, [r2, #4]
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 6510              		.loc 3 1621 20
 6511 0034 034B     		ldr	r3, .L414
 6512 0036 5B68     		ldr	r3, [r3, #4]
 6513 0038 024A     		ldr	r2, .L414
 6514 003a 23F40033 		bic	r3, r3, #131072
 6515 003e 5360     		str	r3, [r2, #4]
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6516              		.loc 3 1622 1
 6517 0040 00BF     		nop
 6518 0042 98BD     		pop	{r3, r4, r7, pc}
 6519              	.L415:
 6520              		.align	2
 6521              	.L414:
 6522 0044 10470050 		.word	1342195472
 6523 0048 00470050 		.word	1342195456
 6524 004c 6BCA5F6B 		.word	1801439851
 6525              		.cfi_endproc
 6526              	.LFE260:
 6528              		.section	.text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 6529              		.align	1
 6530              		.global	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 6531              		.syntax unified
 6532              		.thumb
 6533              		.thumb_func
 6534              		.fpu fpv4-sp-d16
 6536              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 6537              	.LFB261:
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6538              		.loc 3 1625 1
 6539              		.cfi_startproc
 6540              		@ args = 0, pretend = 0, frame = 0
 6541              		@ frame_needed = 1, uses_anonymous_args = 0
 6542              		@ link register save eliminated.
 6543 0000 80B4     		push	{r7}
 6544              	.LCFI536:
 6545              		.cfi_def_cfa_offset 4
 6546              		.cfi_offset 7, -4
 6547 0002 00AF     		add	r7, sp, #0
 6548              	.LCFI537:
 6549              		.cfi_def_cfa_register 7
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 6550              		.loc 3 1626 19
 6551 0004 074B     		ldr	r3, .L418
 6552 0006 1B68     		ldr	r3, [r3]
 6553              		.loc 3 1626 29
 6554 0008 03F46073 		and	r3, r3, #896
 6555              		.loc 3 1626 63
 6556 000c B3F5607F 		cmp	r3, #896
 6557 0010 0CBF     		ite	eq
 6558 0012 0123     		moveq	r3, #1
 6559 0014 0023     		movne	r3, #0
 6560 0016 DBB2     		uxtb	r3, r3
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6561              		.loc 3 1627 1
 6562 0018 1846     		mov	r0, r3
 6563 001a BD46     		mov	sp, r7
 6564              	.LCFI538:
 6565              		.cfi_def_cfa_register 13
 6566              		@ sp needed
 6567 001c 5DF8047B 		ldr	r7, [sp], #4
 6568              	.LCFI539:
 6569              		.cfi_restore 7
 6570              		.cfi_def_cfa_offset 0
 6571 0020 7047     		bx	lr
 6572              	.L419:
 6573 0022 00BF     		.align	2
 6574              	.L418:
 6575 0024 10470050 		.word	1342195472
 6576              		.cfi_endproc
 6577              	.LFE261:
 6579              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 6580              		.align	1
 6581              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 6582              		.syntax unified
 6583              		.thumb
 6584              		.thumb_func
 6585              		.fpu fpv4-sp-d16
 6587              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 6588              	.LFB262:
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6589              		.loc 3 1631 1
 6590              		.cfi_startproc
 6591              		@ args = 0, pretend = 0, frame = 0
 6592              		@ frame_needed = 1, uses_anonymous_args = 0
 6593              		@ link register save eliminated.
 6594 0000 80B4     		push	{r7}
 6595              	.LCFI540:
 6596              		.cfi_def_cfa_offset 4
 6597              		.cfi_offset 7, -4
 6598 0002 00AF     		add	r7, sp, #0
 6599              	.LCFI541:
 6600              		.cfi_def_cfa_register 7
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 6601              		.loc 3 1632 22
 6602 0004 054B     		ldr	r3, .L421
 6603 0006 5B68     		ldr	r3, [r3, #4]
 6604 0008 044A     		ldr	r2, .L421
 6605 000a 43F03003 		orr	r3, r3, #48
 6606 000e 5360     		str	r3, [r2, #4]
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6607              		.loc 3 1633 1
 6608 0010 00BF     		nop
 6609 0012 BD46     		mov	sp, r7
 6610              	.LCFI542:
 6611              		.cfi_def_cfa_register 13
 6612              		@ sp needed
 6613 0014 5DF8047B 		ldr	r7, [sp], #4
 6614              	.LCFI543:
 6615              		.cfi_restore 7
 6616              		.cfi_def_cfa_offset 0
 6617 0018 7047     		bx	lr
 6618              	.L422:
 6619 001a 00BF     		.align	2
 6620              	.L421:
 6621 001c 00470050 		.word	1342195456
 6622              		.cfi_endproc
 6623              	.LFE262:
 6625              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6626              		.align	1
 6627              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 6628              		.syntax unified
 6629              		.thumb
 6630              		.thumb_func
 6631              		.fpu fpv4-sp-d16
 6633              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 6634              	.LFB263:
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6635              		.loc 3 1636 1
 6636              		.cfi_startproc
 6637              		@ args = 0, pretend = 0, frame = 0
 6638              		@ frame_needed = 1, uses_anonymous_args = 0
 6639              		@ link register save eliminated.
 6640 0000 80B4     		push	{r7}
 6641              	.LCFI544:
 6642              		.cfi_def_cfa_offset 4
 6643              		.cfi_offset 7, -4
 6644 0002 00AF     		add	r7, sp, #0
 6645              	.LCFI545:
 6646              		.cfi_def_cfa_register 7
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6647              		.loc 3 1637 22
 6648 0004 054B     		ldr	r3, .L424
 6649 0006 5B68     		ldr	r3, [r3, #4]
 6650 0008 044A     		ldr	r2, .L424
 6651 000a 43F00103 		orr	r3, r3, #1
 6652 000e 5360     		str	r3, [r2, #4]
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6653              		.loc 3 1638 1
 6654 0010 00BF     		nop
 6655 0012 BD46     		mov	sp, r7
 6656              	.LCFI546:
 6657              		.cfi_def_cfa_register 13
 6658              		@ sp needed
 6659 0014 5DF8047B 		ldr	r7, [sp], #4
 6660              	.LCFI547:
 6661              		.cfi_restore 7
 6662              		.cfi_def_cfa_offset 0
 6663 0018 7047     		bx	lr
 6664              	.L425:
 6665 001a 00BF     		.align	2
 6666              	.L424:
 6667 001c 00470050 		.word	1342195456
 6668              		.cfi_endproc
 6669              	.LFE263:
 6671              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6672              		.align	1
 6673              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 6674              		.syntax unified
 6675              		.thumb
 6676              		.thumb_func
 6677              		.fpu fpv4-sp-d16
 6679              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 6680              	.LFB264:
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6681              		.loc 3 1641 1
 6682              		.cfi_startproc
 6683              		@ args = 0, pretend = 0, frame = 0
 6684              		@ frame_needed = 1, uses_anonymous_args = 0
 6685              		@ link register save eliminated.
 6686 0000 80B4     		push	{r7}
 6687              	.LCFI548:
 6688              		.cfi_def_cfa_offset 4
 6689              		.cfi_offset 7, -4
 6690 0002 00AF     		add	r7, sp, #0
 6691              	.LCFI549:
 6692              		.cfi_def_cfa_register 7
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6693              		.loc 3 1642 22
 6694 0004 054B     		ldr	r3, .L427
 6695 0006 5B68     		ldr	r3, [r3, #4]
 6696 0008 044A     		ldr	r2, .L427
 6697 000a 23F00103 		bic	r3, r3, #1
 6698 000e 5360     		str	r3, [r2, #4]
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6699              		.loc 3 1643 1
 6700 0010 00BF     		nop
 6701 0012 BD46     		mov	sp, r7
 6702              	.LCFI550:
 6703              		.cfi_def_cfa_register 13
 6704              		@ sp needed
 6705 0014 5DF8047B 		ldr	r7, [sp], #4
 6706              	.LCFI551:
 6707              		.cfi_restore 7
 6708              		.cfi_def_cfa_offset 0
 6709 0018 7047     		bx	lr
 6710              	.L428:
 6711 001a 00BF     		.align	2
 6712              	.L427:
 6713 001c 00470050 		.word	1342195456
 6714              		.cfi_endproc
 6715              	.LFE264:
 6717              		.section	.text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6718              		.align	1
 6719              		.global	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 6720              		.syntax unified
 6721              		.thumb
 6722              		.thumb_func
 6723              		.fpu fpv4-sp-d16
 6725              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 6726              	.LFB265:
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6727              		.loc 3 1646 1
 6728              		.cfi_startproc
 6729              		@ args = 0, pretend = 0, frame = 0
 6730              		@ frame_needed = 1, uses_anonymous_args = 0
 6731              		@ link register save eliminated.
 6732 0000 80B4     		push	{r7}
 6733              	.LCFI552:
 6734              		.cfi_def_cfa_offset 4
 6735              		.cfi_offset 7, -4
 6736 0002 00AF     		add	r7, sp, #0
 6737              	.LCFI553:
 6738              		.cfi_def_cfa_register 7
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 6739              		.loc 3 1647 18
 6740 0004 044B     		ldr	r3, .L431
 6741 0006 1B68     		ldr	r3, [r3]
 6742              		.loc 3 1647 30
 6743 0008 03F00103 		and	r3, r3, #1
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6744              		.loc 3 1648 1
 6745 000c 1846     		mov	r0, r3
 6746 000e BD46     		mov	sp, r7
 6747              	.LCFI554:
 6748              		.cfi_def_cfa_register 13
 6749              		@ sp needed
 6750 0010 5DF8047B 		ldr	r7, [sp], #4
 6751              	.LCFI555:
 6752              		.cfi_restore 7
 6753              		.cfi_def_cfa_offset 0
 6754 0014 7047     		bx	lr
 6755              	.L432:
 6756 0016 00BF     		.align	2
 6757              	.L431:
 6758 0018 00470050 		.word	1342195456
 6759              		.cfi_endproc
 6760              	.LFE265:
 6762              		.section	.text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 6763              		.align	1
 6764              		.global	XMC_SCU_CLOCK_EnableSystemPll
 6765              		.syntax unified
 6766              		.thumb
 6767              		.thumb_func
 6768              		.fpu fpv4-sp-d16
 6770              	XMC_SCU_CLOCK_EnableSystemPll:
 6771              	.LFB266:
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6772              		.loc 3 1652 1
 6773              		.cfi_startproc
 6774              		@ args = 0, pretend = 0, frame = 0
 6775              		@ frame_needed = 1, uses_anonymous_args = 0
 6776              		@ link register save eliminated.
 6777 0000 80B4     		push	{r7}
 6778              	.LCFI556:
 6779              		.cfi_def_cfa_offset 4
 6780              		.cfi_offset 7, -4
 6781 0002 00AF     		add	r7, sp, #0
 6782              	.LCFI557:
 6783              		.cfi_def_cfa_register 7
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6784              		.loc 3 1653 20
 6785 0004 064B     		ldr	r3, .L434
 6786 0006 5B68     		ldr	r3, [r3, #4]
 6787 0008 054A     		ldr	r2, .L434
 6788 000a 23F48033 		bic	r3, r3, #65536
 6789 000e 23F00203 		bic	r3, r3, #2
 6790 0012 5360     		str	r3, [r2, #4]
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6791              		.loc 3 1654 1
 6792 0014 00BF     		nop
 6793 0016 BD46     		mov	sp, r7
 6794              	.LCFI558:
 6795              		.cfi_def_cfa_register 13
 6796              		@ sp needed
 6797 0018 5DF8047B 		ldr	r7, [sp], #4
 6798              	.LCFI559:
 6799              		.cfi_restore 7
 6800              		.cfi_def_cfa_offset 0
 6801 001c 7047     		bx	lr
 6802              	.L435:
 6803 001e 00BF     		.align	2
 6804              	.L434:
 6805 0020 10470050 		.word	1342195472
 6806              		.cfi_endproc
 6807              	.LFE266:
 6809              		.section	.text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 6810              		.align	1
 6811              		.global	XMC_SCU_CLOCK_DisableSystemPll
 6812              		.syntax unified
 6813              		.thumb
 6814              		.thumb_func
 6815              		.fpu fpv4-sp-d16
 6817              	XMC_SCU_CLOCK_DisableSystemPll:
 6818              	.LFB267:
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6819              		.loc 3 1658 1
 6820              		.cfi_startproc
 6821              		@ args = 0, pretend = 0, frame = 0
 6822              		@ frame_needed = 1, uses_anonymous_args = 0
 6823              		@ link register save eliminated.
 6824 0000 80B4     		push	{r7}
 6825              	.LCFI560:
 6826              		.cfi_def_cfa_offset 4
 6827              		.cfi_offset 7, -4
 6828 0002 00AF     		add	r7, sp, #0
 6829              	.LCFI561:
 6830              		.cfi_def_cfa_register 7
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6831              		.loc 3 1659 20
 6832 0004 064B     		ldr	r3, .L437
 6833 0006 5B68     		ldr	r3, [r3, #4]
 6834 0008 054A     		ldr	r2, .L437
 6835 000a 43F48033 		orr	r3, r3, #65536
 6836 000e 43F00203 		orr	r3, r3, #2
 6837 0012 5360     		str	r3, [r2, #4]
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6838              		.loc 3 1660 1
 6839 0014 00BF     		nop
 6840 0016 BD46     		mov	sp, r7
 6841              	.LCFI562:
 6842              		.cfi_def_cfa_register 13
 6843              		@ sp needed
 6844 0018 5DF8047B 		ldr	r7, [sp], #4
 6845              	.LCFI563:
 6846              		.cfi_restore 7
 6847              		.cfi_def_cfa_offset 0
 6848 001c 7047     		bx	lr
 6849              	.L438:
 6850 001e 00BF     		.align	2
 6851              	.L437:
 6852 0020 10470050 		.word	1342195472
 6853              		.cfi_endproc
 6854              	.LFE267:
 6856              		.section	.text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 6857              		.align	1
 6858              		.global	XMC_SCU_CLOCK_StartSystemPll
 6859              		.syntax unified
 6860              		.thumb
 6861              		.thumb_func
 6862              		.fpu fpv4-sp-d16
 6864              	XMC_SCU_CLOCK_StartSystemPll:
 6865              	.LFB268:
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6866              		.loc 3 1668 1
 6867              		.cfi_startproc
 6868              		@ args = 4, pretend = 0, frame = 24
 6869              		@ frame_needed = 1, uses_anonymous_args = 0
 6870 0000 80B5     		push	{r7, lr}
 6871              	.LCFI564:
 6872              		.cfi_def_cfa_offset 8
 6873              		.cfi_offset 7, -8
 6874              		.cfi_offset 14, -4
 6875 0002 86B0     		sub	sp, sp, #24
 6876              	.LCFI565:
 6877              		.cfi_def_cfa_offset 32
 6878 0004 00AF     		add	r7, sp, #0
 6879              	.LCFI566:
 6880              		.cfi_def_cfa_register 7
 6881 0006 BA60     		str	r2, [r7, #8]
 6882 0008 7B60     		str	r3, [r7, #4]
 6883 000a 0346     		mov	r3, r0	@ movhi
 6884 000c FB81     		strh	r3, [r7, #14]	@ movhi
 6885 000e 0B46     		mov	r3, r1
 6886 0010 7B73     		strb	r3, [r7, #13]
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 6887              		.loc 3 1673 3
 6888 0012 FB89     		ldrh	r3, [r7, #14]
 6889 0014 1846     		mov	r0, r3
 6890 0016 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemPllClockSource
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 6891              		.loc 3 1675 6
 6892 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 6893 001c 012B     		cmp	r3, #1
 6894 001e 40F08480 		bne	.L440
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 6895              		.loc 3 1678 8
 6896 0022 FB89     		ldrh	r3, [r7, #14]
 6897 0024 002B     		cmp	r3, #0
 6898 0026 09D1     		bne	.L441
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 6899              		.loc 3 1680 24
 6900 0028 FFF7FEFF 		bl	OSCHP_GetFrequency
 6901 002c 0346     		mov	r3, r0
 6902              		.loc 3 1680 45
 6903 002e 4C4A     		ldr	r2, .L450
 6904 0030 A2FB0323 		umull	r2, r3, r2, r3
 6905 0034 9B0C     		lsrs	r3, r3, #18
 6906              		.loc 3 1680 21
 6907 0036 9B05     		lsls	r3, r3, #22
 6908 0038 7B61     		str	r3, [r7, #20]
 6909 003a 02E0     		b	.L442
 6910              	.L441:
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 6911              		.loc 3 1684 21
 6912 003c 4FF0C063 		mov	r3, #100663296
 6913 0040 7B61     		str	r3, [r7, #20]
 6914              	.L442:
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
 6915              		.loc 3 1686 37
 6916 0042 7B69     		ldr	r3, [r7, #20]
 6917 0044 7A68     		ldr	r2, [r7, #4]
 6918 0046 02FB03F2 		mul	r2, r2, r3
 6919              		.loc 3 1686 19
 6920 004a BB68     		ldr	r3, [r7, #8]
 6921 004c B2FBF3F3 		udiv	r3, r2, r3
 6922 0050 7B61     		str	r3, [r7, #20]
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 6923              		.loc 3 1687 32
 6924 0052 7B69     		ldr	r3, [r7, #20]
 6925 0054 434A     		ldr	r2, .L450+4
 6926 0056 A2FB0323 		umull	r2, r3, r2, r3
 6927 005a 1B09     		lsrs	r3, r3, #4
 6928              		.loc 3 1687 15
 6929 005c 9B0D     		lsrs	r3, r3, #22
 6930 005e 3B61     		str	r3, [r7, #16]
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6931              		.loc 3 1690 22
 6932 0060 414B     		ldr	r3, .L450+8
 6933 0062 5B68     		ldr	r3, [r3, #4]
 6934 0064 404A     		ldr	r2, .L450+8
 6935 0066 43F00103 		orr	r3, r3, #1
 6936 006a 5360     		str	r3, [r2, #4]
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 6937              		.loc 3 1693 22
 6938 006c 3E4B     		ldr	r3, .L450+8
 6939 006e 5B68     		ldr	r3, [r3, #4]
 6940 0070 3D4A     		ldr	r2, .L450+8
 6941 0072 43F01003 		orr	r3, r3, #16
 6942 0076 5360     		str	r3, [r2, #4]
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 6943              		.loc 3 1696 43
 6944 0078 3B4B     		ldr	r3, .L450+8
 6945 007a 9A68     		ldr	r2, [r3, #8]
 6946              		.loc 3 1696 53
 6947 007c 3B4B     		ldr	r3, .L450+12
 6948 007e 1340     		ands	r3, r3, r2
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6949              		.loc 3 1697 72
 6950 0080 7A68     		ldr	r2, [r7, #4]
 6951 0082 013A     		subs	r2, r2, #1
 6952              		.loc 3 1697 79
 6953 0084 1202     		lsls	r2, r2, #8
 6954              		.loc 3 1697 63
 6955 0086 1A43     		orrs	r2, r2, r3
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 6956              		.loc 3 1698 48
 6957 0088 3B69     		ldr	r3, [r7, #16]
 6958 008a 013B     		subs	r3, r3, #1
 6959              		.loc 3 1698 55
 6960 008c 1B04     		lsls	r3, r3, #16
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6961              		.loc 3 1697 108
 6962 008e 1A43     		orrs	r2, r2, r3
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 6963              		.loc 3 1699 43
 6964 0090 BB68     		ldr	r3, [r7, #8]
 6965 0092 013B     		subs	r3, r3, #1
 6966              		.loc 3 1699 49
 6967 0094 1B06     		lsls	r3, r3, #24
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6968              		.loc 3 1696 12
 6969 0096 3449     		ldr	r1, .L450+8
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6970              		.loc 3 1696 24
 6971 0098 1343     		orrs	r3, r3, r2
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6972              		.loc 3 1696 22
 6973 009a 8B60     		str	r3, [r1, #8]
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 6974              		.loc 3 1702 22
 6975 009c 324B     		ldr	r3, .L450+8
 6976 009e 5B68     		ldr	r3, [r3, #4]
 6977 00a0 314A     		ldr	r2, .L450+8
 6978 00a2 43F04003 		orr	r3, r3, #64
 6979 00a6 5360     		str	r3, [r2, #4]
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 6980              		.loc 3 1705 22
 6981 00a8 2F4B     		ldr	r3, .L450+8
 6982 00aa 5B68     		ldr	r3, [r3, #4]
 6983 00ac 2E4A     		ldr	r2, .L450+8
 6984 00ae 23F01003 		bic	r3, r3, #16
 6985 00b2 5360     		str	r3, [r2, #4]
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 6986              		.loc 3 1708 22
 6987 00b4 2C4B     		ldr	r3, .L450+8
 6988 00b6 5B68     		ldr	r3, [r3, #4]
 6989 00b8 2B4A     		ldr	r2, .L450+8
 6990 00ba 43F48023 		orr	r3, r3, #262144
 6991 00be 5360     		str	r3, [r2, #4]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 6992              		.loc 3 1709 11
 6993 00c0 00BF     		nop
 6994              	.L443:
 6995              		.loc 3 1709 20 discriminator 1
 6996 00c2 294B     		ldr	r3, .L450+8
 6997 00c4 1B68     		ldr	r3, [r3]
 6998              		.loc 3 1709 30 discriminator 1
 6999 00c6 03F00403 		and	r3, r3, #4
 7000              		.loc 3 1709 11 discriminator 1
 7001 00ca 002B     		cmp	r3, #0
 7002 00cc F9D0     		beq	.L443
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 7003              		.loc 3 1715 22
 7004 00ce 264B     		ldr	r3, .L450+8
 7005 00d0 5B68     		ldr	r3, [r3, #4]
 7006 00d2 254A     		ldr	r2, .L450+8
 7007 00d4 23F00103 		bic	r3, r3, #1
 7008 00d8 5360     		str	r3, [r2, #4]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 7009              		.loc 3 1716 11
 7010 00da 00BF     		nop
 7011              	.L444:
 7012              		.loc 3 1716 20 discriminator 1
 7013 00dc 224B     		ldr	r3, .L450+8
 7014 00de 1B68     		ldr	r3, [r3]
 7015              		.loc 3 1716 30 discriminator 1
 7016 00e0 03F00103 		and	r3, r3, #1
 7017              		.loc 3 1716 11 discriminator 1
 7018 00e4 002B     		cmp	r3, #0
 7019 00e6 F9D1     		bne	.L444
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
 7020              		.loc 3 1722 32
 7021 00e8 7B69     		ldr	r3, [r7, #20]
 7022 00ea 214A     		ldr	r2, .L450+16
 7023 00ec A2FB0323 		umull	r2, r3, r2, r3
 7024 00f0 5B09     		lsrs	r3, r3, #5
 7025              		.loc 3 1722 15
 7026 00f2 9B0D     		lsrs	r3, r3, #22
 7027 00f4 3B61     		str	r3, [r7, #16]
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 7028              		.loc 3 1723 8
 7029 00f6 3A6A     		ldr	r2, [r7, #32]
 7030 00f8 3B69     		ldr	r3, [r7, #16]
 7031 00fa 9A42     		cmp	r2, r3
 7032 00fc 02D2     		bcs	.L445
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 7033              		.loc 3 1725 7
 7034 00fe 3869     		ldr	r0, [r7, #16]
 7035 0100 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 7036              	.L445:
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
 7037              		.loc 3 1728 32
 7038 0104 7B69     		ldr	r3, [r7, #20]
 7039 0106 5B08     		lsrs	r3, r3, #1
 7040 0108 1A4A     		ldr	r2, .L450+20
 7041 010a A2FB0323 		umull	r2, r3, r2, r3
 7042 010e 5B09     		lsrs	r3, r3, #5
 7043              		.loc 3 1728 15
 7044 0110 9B0D     		lsrs	r3, r3, #22
 7045 0112 3B61     		str	r3, [r7, #16]
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 7046              		.loc 3 1729 8
 7047 0114 3A6A     		ldr	r2, [r7, #32]
 7048 0116 3B69     		ldr	r3, [r7, #16]
 7049 0118 9A42     		cmp	r2, r3
 7050 011a 02D2     		bcs	.L446
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 7051              		.loc 3 1731 7
 7052 011c 3869     		ldr	r0, [r7, #16]
 7053 011e FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 7054              	.L446:
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 7055              		.loc 3 1734 5
 7056 0122 386A     		ldr	r0, [r7, #32]
 7057 0124 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7058              		.loc 3 1749 1
 7059 0128 15E0     		b	.L449
 7060              	.L440:
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7061              		.loc 3 1738 43
 7062 012a 0F4B     		ldr	r3, .L450+8
 7063 012c 9B68     		ldr	r3, [r3, #8]
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7064              		.loc 3 1738 53
 7065 012e 23F07F02 		bic	r2, r3, #127
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 7066              		.loc 3 1739 37
 7067 0132 3B6A     		ldr	r3, [r7, #32]
 7068 0134 013B     		subs	r3, r3, #1
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7069              		.loc 3 1738 12
 7070 0136 0C49     		ldr	r1, .L450+8
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7071              		.loc 3 1738 24
 7072 0138 1343     		orrs	r3, r3, r2
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 7073              		.loc 3 1738 22
 7074 013a 8B60     		str	r3, [r1, #8]
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 7075              		.loc 3 1742 22
 7076 013c 0A4B     		ldr	r3, .L450+8
 7077 013e 5B68     		ldr	r3, [r3, #4]
 7078 0140 094A     		ldr	r2, .L450+8
 7079 0142 43F00103 		orr	r3, r3, #1
 7080 0146 5360     		str	r3, [r2, #4]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7081              		.loc 3 1744 11
 7082 0148 00BF     		nop
 7083              	.L448:
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7084              		.loc 3 1744 20 discriminator 1
 7085 014a 074B     		ldr	r3, .L450+8
 7086 014c 1B68     		ldr	r3, [r3]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7087              		.loc 3 1744 30 discriminator 1
 7088 014e 03F00103 		and	r3, r3, #1
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 7089              		.loc 3 1744 11 discriminator 1
 7090 0152 002B     		cmp	r3, #0
 7091 0154 F9D0     		beq	.L448
 7092              	.L449:
 7093              		.loc 3 1749 1
 7094 0156 00BF     		nop
 7095 0158 1837     		adds	r7, r7, #24
 7096              	.LCFI567:
 7097              		.cfi_def_cfa_offset 8
 7098 015a BD46     		mov	sp, r7
 7099              	.LCFI568:
 7100              		.cfi_def_cfa_register 13
 7101              		@ sp needed
 7102 015c 80BD     		pop	{r7, pc}
 7103              	.L451:
 7104 015e 00BF     		.align	2
 7105              	.L450:
 7106 0160 83DE1B43 		.word	1125899907
 7107 0164 ABAAAAAA 		.word	-1431655765
 7108 0168 10470050 		.word	1342195472
 7109 016c FF8080F0 		.word	-260013825
 7110 0170 89888888 		.word	-2004318071
 7111 0174 B7600BB6 		.word	-1240768329
 7112              		.cfi_endproc
 7113              	.LFE268:
 7115              		.section	.text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 7116              		.align	1
 7117              		.global	XMC_SCU_CLOCK_StopSystemPll
 7118              		.syntax unified
 7119              		.thumb
 7120              		.thumb_func
 7121              		.fpu fpv4-sp-d16
 7123              	XMC_SCU_CLOCK_StopSystemPll:
 7124              	.LFB269:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7125              		.loc 3 1753 1
 7126              		.cfi_startproc
 7127              		@ args = 0, pretend = 0, frame = 0
 7128              		@ frame_needed = 1, uses_anonymous_args = 0
 7129              		@ link register save eliminated.
 7130 0000 80B4     		push	{r7}
 7131              	.LCFI569:
 7132              		.cfi_def_cfa_offset 4
 7133              		.cfi_offset 7, -4
 7134 0002 00AF     		add	r7, sp, #0
 7135              	.LCFI570:
 7136              		.cfi_def_cfa_register 7
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 7137              		.loc 3 1754 20
 7138 0004 054B     		ldr	r3, .L453
 7139 0006 5B68     		ldr	r3, [r3, #4]
 7140 0008 044A     		ldr	r2, .L453
 7141 000a 43F48033 		orr	r3, r3, #65536
 7142 000e 5360     		str	r3, [r2, #4]
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7143              		.loc 3 1755 1
 7144 0010 00BF     		nop
 7145 0012 BD46     		mov	sp, r7
 7146              	.LCFI571:
 7147              		.cfi_def_cfa_register 13
 7148              		@ sp needed
 7149 0014 5DF8047B 		ldr	r7, [sp], #4
 7150              	.LCFI572:
 7151              		.cfi_restore 7
 7152              		.cfi_def_cfa_offset 0
 7153 0018 7047     		bx	lr
 7154              	.L454:
 7155 001a 00BF     		.align	2
 7156              	.L453:
 7157 001c 10470050 		.word	1342195472
 7158              		.cfi_endproc
 7159              	.LFE269:
 7161              		.section	.text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 7162              		.align	1
 7163              		.global	XMC_SCU_CLOCK_StepSystemPllFrequency
 7164              		.syntax unified
 7165              		.thumb
 7166              		.thumb_func
 7167              		.fpu fpv4-sp-d16
 7169              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 7170              	.LFB270:
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7171              		.loc 3 1759 1
 7172              		.cfi_startproc
 7173              		@ args = 0, pretend = 0, frame = 8
 7174              		@ frame_needed = 1, uses_anonymous_args = 0
 7175 0000 80B5     		push	{r7, lr}
 7176              	.LCFI573:
 7177              		.cfi_def_cfa_offset 8
 7178              		.cfi_offset 7, -8
 7179              		.cfi_offset 14, -4
 7180 0002 82B0     		sub	sp, sp, #8
 7181              	.LCFI574:
 7182              		.cfi_def_cfa_offset 16
 7183 0004 00AF     		add	r7, sp, #0
 7184              	.LCFI575:
 7185              		.cfi_def_cfa_register 7
 7186 0006 7860     		str	r0, [r7, #4]
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7187              		.loc 3 1760 41
 7188 0008 084B     		ldr	r3, .L456
 7189 000a 9B68     		ldr	r3, [r3, #8]
 7190              		.loc 3 1760 51
 7191 000c 23F4FE02 		bic	r2, r3, #8323072
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 7192              		.loc 3 1761 29
 7193 0010 7B68     		ldr	r3, [r7, #4]
 7194 0012 013B     		subs	r3, r3, #1
 7195              		.loc 3 1761 36
 7196 0014 1B04     		lsls	r3, r3, #16
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7197              		.loc 3 1760 10
 7198 0016 0549     		ldr	r1, .L456
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7199              		.loc 3 1760 22
 7200 0018 1343     		orrs	r3, r3, r2
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 7201              		.loc 3 1760 20
 7202 001a 8B60     		str	r3, [r1, #8]
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 7203              		.loc 3 1763 3
 7204 001c 3220     		movs	r0, #50
 7205 001e FFF7FEFF 		bl	XMC_SCU_lDelay
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7206              		.loc 3 1764 1
 7207 0022 00BF     		nop
 7208 0024 0837     		adds	r7, r7, #8
 7209              	.LCFI576:
 7210              		.cfi_def_cfa_offset 8
 7211 0026 BD46     		mov	sp, r7
 7212              	.LCFI577:
 7213              		.cfi_def_cfa_register 13
 7214              		@ sp needed
 7215 0028 80BD     		pop	{r7, pc}
 7216              	.L457:
 7217 002a 00BF     		.align	2
 7218              	.L456:
 7219 002c 10470050 		.word	1342195472
 7220              		.cfi_endproc
 7221              	.LFE270:
 7223              		.section	.text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 7224              		.align	1
 7225              		.global	XMC_SCU_CLOCK_IsSystemPllLocked
 7226              		.syntax unified
 7227              		.thumb
 7228              		.thumb_func
 7229              		.fpu fpv4-sp-d16
 7231              	XMC_SCU_CLOCK_IsSystemPllLocked:
 7232              	.LFB271:
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7233              		.loc 3 1768 1
 7234              		.cfi_startproc
 7235              		@ args = 0, pretend = 0, frame = 0
 7236              		@ frame_needed = 1, uses_anonymous_args = 0
 7237              		@ link register save eliminated.
 7238 0000 80B4     		push	{r7}
 7239              	.LCFI578:
 7240              		.cfi_def_cfa_offset 4
 7241              		.cfi_offset 7, -4
 7242 0002 00AF     		add	r7, sp, #0
 7243              	.LCFI579:
 7244              		.cfi_def_cfa_register 7
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 7245              		.loc 3 1769 25
 7246 0004 064B     		ldr	r3, .L460
 7247 0006 1B68     		ldr	r3, [r3]
 7248              		.loc 3 1769 35
 7249 0008 03F00403 		and	r3, r3, #4
 7250              		.loc 3 1769 10
 7251 000c 002B     		cmp	r3, #0
 7252 000e 14BF     		ite	ne
 7253 0010 0123     		movne	r3, #1
 7254 0012 0023     		moveq	r3, #0
 7255 0014 DBB2     		uxtb	r3, r3
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7256              		.loc 3 1770 1
 7257 0016 1846     		mov	r0, r3
 7258 0018 BD46     		mov	sp, r7
 7259              	.LCFI580:
 7260              		.cfi_def_cfa_register 13
 7261              		@ sp needed
 7262 001a 5DF8047B 		ldr	r7, [sp], #4
 7263              	.LCFI581:
 7264              		.cfi_restore 7
 7265              		.cfi_def_cfa_offset 0
 7266 001e 7047     		bx	lr
 7267              	.L461:
 7268              		.align	2
 7269              	.L460:
 7270 0020 10470050 		.word	1342195472
 7271              		.cfi_endproc
 7272              	.LFE271:
 7274              		.section	.text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 7275              		.align	1
 7276              		.global	XMC_SCU_INTERRUPT_SetEventHandler
 7277              		.syntax unified
 7278              		.thumb
 7279              		.thumb_func
 7280              		.fpu fpv4-sp-d16
 7282              	XMC_SCU_INTERRUPT_SetEventHandler:
 7283              	.LFB272:
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7284              		.loc 3 1777 1
 7285              		.cfi_startproc
 7286              		@ args = 0, pretend = 0, frame = 16
 7287              		@ frame_needed = 1, uses_anonymous_args = 0
 7288              		@ link register save eliminated.
 7289 0000 80B4     		push	{r7}
 7290              	.LCFI582:
 7291              		.cfi_def_cfa_offset 4
 7292              		.cfi_offset 7, -4
 7293 0002 85B0     		sub	sp, sp, #20
 7294              	.LCFI583:
 7295              		.cfi_def_cfa_offset 24
 7296 0004 00AF     		add	r7, sp, #0
 7297              	.LCFI584:
 7298              		.cfi_def_cfa_register 7
 7299 0006 7860     		str	r0, [r7, #4]
 7300 0008 3960     		str	r1, [r7]
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7301              		.loc 3 1781 9
 7302 000a 0023     		movs	r3, #0
 7303 000c FB60     		str	r3, [r7, #12]
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7304              		.loc 3 1782 9
 7305 000e 02E0     		b	.L463
 7306              	.L465:
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;
 7307              		.loc 3 1784 10
 7308 0010 FB68     		ldr	r3, [r7, #12]
 7309 0012 0133     		adds	r3, r3, #1
 7310 0014 FB60     		str	r3, [r7, #12]
 7311              	.L463:
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7312              		.loc 3 1782 61
 7313 0016 7A68     		ldr	r2, [r7, #4]
 7314 0018 FB68     		ldr	r3, [r7, #12]
 7315 001a 22FA03F3 		lsr	r3, r2, r3
 7316 001e 03F00103 		and	r3, r3, #1
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7317              		.loc 3 1782 9
 7318 0022 002B     		cmp	r3, #0
 7319 0024 02D1     		bne	.L464
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7320              		.loc 3 1782 68 discriminator 1
 7321 0026 FB68     		ldr	r3, [r7, #12]
 7322 0028 1F2B     		cmp	r3, #31
 7323 002a F1D9     		bls	.L465
 7324              	.L464:
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 7325              		.loc 3 1787 6
 7326 002c FB68     		ldr	r3, [r7, #12]
 7327 002e 202B     		cmp	r3, #32
 7328 0030 02D1     		bne	.L466
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 7329              		.loc 3 1789 12
 7330 0032 0123     		movs	r3, #1
 7331 0034 FB72     		strb	r3, [r7, #11]
 7332 0036 06E0     		b	.L467
 7333              	.L466:
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 7334              		.loc 3 1793 31
 7335 0038 0649     		ldr	r1, .L469
 7336 003a FB68     		ldr	r3, [r7, #12]
 7337 003c 3A68     		ldr	r2, [r7]
 7338 003e 41F82320 		str	r2, [r1, r3, lsl #2]
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 7339              		.loc 3 1794 12
 7340 0042 0023     		movs	r3, #0
 7341 0044 FB72     		strb	r3, [r7, #11]
 7342              	.L467:
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 7343              		.loc 3 1797 10
 7344 0046 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7345              		.loc 3 1798 1
 7346 0048 1846     		mov	r0, r3
 7347 004a 1437     		adds	r7, r7, #20
 7348              	.LCFI585:
 7349              		.cfi_def_cfa_offset 4
 7350 004c BD46     		mov	sp, r7
 7351              	.LCFI586:
 7352              		.cfi_def_cfa_register 13
 7353              		@ sp needed
 7354 004e 5DF8047B 		ldr	r7, [sp], #4
 7355              	.LCFI587:
 7356              		.cfi_restore 7
 7357              		.cfi_def_cfa_offset 0
 7358 0052 7047     		bx	lr
 7359              	.L470:
 7360              		.align	2
 7361              	.L469:
 7362 0054 00000000 		.word	event_handler_list
 7363              		.cfi_endproc
 7364              	.LFE272:
 7366              		.section	.text.XMC_SCU_IRQHandler,"ax",%progbits
 7367              		.align	1
 7368              		.global	XMC_SCU_IRQHandler
 7369              		.syntax unified
 7370              		.thumb
 7371              		.thumb_func
 7372              		.fpu fpv4-sp-d16
 7374              	XMC_SCU_IRQHandler:
 7375              	.LFB273:
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7376              		.loc 3 1804 1
 7377              		.cfi_startproc
 7378              		@ args = 0, pretend = 0, frame = 24
 7379              		@ frame_needed = 1, uses_anonymous_args = 0
 7380 0000 80B5     		push	{r7, lr}
 7381              	.LCFI588:
 7382              		.cfi_def_cfa_offset 8
 7383              		.cfi_offset 7, -8
 7384              		.cfi_offset 14, -4
 7385 0002 86B0     		sub	sp, sp, #24
 7386              	.LCFI589:
 7387              		.cfi_def_cfa_offset 32
 7388 0004 00AF     		add	r7, sp, #0
 7389              	.LCFI590:
 7390              		.cfi_def_cfa_register 7
 7391 0006 7860     		str	r0, [r7, #4]
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7392              		.loc 3 1811 9
 7393 0008 0023     		movs	r3, #0
 7394 000a 7B61     		str	r3, [r7, #20]
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 7395              		.loc 3 1812 11
 7396 000c FFF7FEFF 		bl	XMC_SCU_INTERUPT_GetEventStatus
 7397 0010 3861     		str	r0, [r7, #16]
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 7398              		.loc 3 1813 9
 7399 0012 1CE0     		b	.L472
 7400              	.L476:
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 7401              		.loc 3 1815 59
 7402 0014 3A69     		ldr	r2, [r7, #16]
 7403 0016 7B69     		ldr	r3, [r7, #20]
 7404 0018 22FA03F3 		lsr	r3, r2, r3
 7405 001c 03F00103 		and	r3, r3, #1
 7406              		.loc 3 1815 8
 7407 0020 002B     		cmp	r3, #0
 7408 0022 11D0     		beq	.L473
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 7409              		.loc 3 1817 21
 7410 0024 0E4A     		ldr	r2, .L477
 7411 0026 7B69     		ldr	r3, [r7, #20]
 7412 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7413 002c FB60     		str	r3, [r7, #12]
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 7414              		.loc 3 1818 10
 7415 002e FB68     		ldr	r3, [r7, #12]
 7416 0030 002B     		cmp	r3, #0
 7417 0032 01D0     		beq	.L474
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 7418              		.loc 3 1820 11
 7419 0034 FB68     		ldr	r3, [r7, #12]
 7420 0036 9847     		blx	r3
 7421              	.LVL0:
 7422              	.L474:
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 7423              		.loc 3 1823 7
 7424 0038 0122     		movs	r2, #1
 7425 003a 7B69     		ldr	r3, [r7, #20]
 7426 003c 02FA03F3 		lsl	r3, r2, r3
 7427 0040 1846     		mov	r0, r3
 7428 0042 FFF7FEFF 		bl	XMC_SCU_INTERRUPT_ClearEventStatus
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       break;
 7429              		.loc 3 1825 7
 7430 0046 06E0     		b	.L475
 7431              	.L473:
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }   
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;    
 7432              		.loc 3 1827 10
 7433 0048 7B69     		ldr	r3, [r7, #20]
 7434 004a 0133     		adds	r3, r3, #1
 7435 004c 7B61     		str	r3, [r7, #20]
 7436              	.L472:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
 7437              		.loc 3 1813 9
 7438 004e 7B69     		ldr	r3, [r7, #20]
 7439 0050 1F2B     		cmp	r3, #31
 7440 0052 DFD9     		bls	.L476
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7441              		.loc 3 1829 1
 7442 0054 00BF     		nop
 7443              	.L475:
 7444 0056 00BF     		nop
 7445 0058 1837     		adds	r7, r7, #24
 7446              	.LCFI591:
 7447              		.cfi_def_cfa_offset 8
 7448 005a BD46     		mov	sp, r7
 7449              	.LCFI592:
 7450              		.cfi_def_cfa_register 13
 7451              		@ sp needed
 7452 005c 80BD     		pop	{r7, pc}
 7453              	.L478:
 7454 005e 00BF     		.align	2
 7455              	.L477:
 7456 0060 00000000 		.word	event_handler_list
 7457              		.cfi_endproc
 7458              	.LFE273:
 7460              		.text
 7461              	.Letext0:
 7462              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 7463              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 7464              		.file 6 "/usr/include/newlib/sys/_types.h"
 7465              		.file 7 "/usr/include/newlib/sys/reent.h"
 7466              		.file 8 "/usr/include/newlib/sys/lock.h"
 7467              		.file 9 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
 7468              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 7469              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
DEFINED SYMBOLS
                            *ABS*:0000000000000000 xmc4_scu.c
     /tmp/cc2jwOai.s:17     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:24     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_GetUsbClockSource
     /tmp/cc2jwOai.s:58     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000018 $d
     /tmp/cc2jwOai.s:63     .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:69     .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_GetWdtClockSource
     /tmp/cc2jwOai.s:102    .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000018 $d
     /tmp/cc2jwOai.s:107    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:113    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
     /tmp/cc2jwOai.s:148    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:000000000000001c $d
     /tmp/cc2jwOai.s:153    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:159    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemClockFrequency
     /tmp/cc2jwOai.s:197    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000020 $d
     /tmp/cc2jwOai.s:203    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:209    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCpuClockFrequency
     /tmp/cc2jwOai.s:241    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000014 $d
     /tmp/cc2jwOai.s:246    .text.XMC_SCU_GetMirrorStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:252    .text.XMC_SCU_GetMirrorStatus:0000000000000000 XMC_SCU_GetMirrorStatus
     /tmp/cc2jwOai.s:283    .text.XMC_SCU_GetMirrorStatus:0000000000000014 $d
                            *COM*:0000000000000080 event_handler_list
     /tmp/cc2jwOai.s:289    .text.XMC_SCU_lDelay:0000000000000000 $t
     /tmp/cc2jwOai.s:295    .text.XMC_SCU_lDelay:0000000000000000 XMC_SCU_lDelay
     /tmp/cc2jwOai.s:363    .text.XMC_SCU_lDelay:0000000000000040 $d
     /tmp/cc2jwOai.s:369    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:376    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 XMC_SCU_INTERRUPT_EnableEvent
     /tmp/cc2jwOai.s:418    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000020 $d
     /tmp/cc2jwOai.s:423    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:430    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 XMC_SCU_INTERRUPT_DisableEvent
     /tmp/cc2jwOai.s:475    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000024 $d
     /tmp/cc2jwOai.s:480    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:487    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 XMC_SCU_INTERRUPT_TriggerEvent
     /tmp/cc2jwOai.s:529    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000020 $d
     /tmp/cc2jwOai.s:534    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:541    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 XMC_SCU_INTERUPT_GetEventStatus
     /tmp/cc2jwOai.s:572    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000014 $d
     /tmp/cc2jwOai.s:577    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:584    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 XMC_SCU_INTERRUPT_ClearEventStatus
     /tmp/cc2jwOai.s:624    .text.XMC_SCU_INTERRUPT_ClearEventStatus:000000000000001c $d
     /tmp/cc2jwOai.s:629    .text.XMC_SCU_GetBootMode:0000000000000000 $t
     /tmp/cc2jwOai.s:636    .text.XMC_SCU_GetBootMode:0000000000000000 XMC_SCU_GetBootMode
     /tmp/cc2jwOai.s:669    .text.XMC_SCU_GetBootMode:0000000000000018 $d
     /tmp/cc2jwOai.s:674    .text.XMC_SCU_SetBootMode:0000000000000000 $t
     /tmp/cc2jwOai.s:681    .text.XMC_SCU_SetBootMode:0000000000000000 XMC_SCU_SetBootMode
     /tmp/cc2jwOai.s:723    .text.XMC_SCU_SetBootMode:000000000000001c $d
     /tmp/cc2jwOai.s:728    .text.XMC_SCU_ReadGPR:0000000000000000 $t
     /tmp/cc2jwOai.s:735    .text.XMC_SCU_ReadGPR:0000000000000000 XMC_SCU_ReadGPR
     /tmp/cc2jwOai.s:778    .text.XMC_SCU_ReadGPR:0000000000000020 $d
     /tmp/cc2jwOai.s:783    .text.XMC_SCU_WriteGPR:0000000000000000 $t
     /tmp/cc2jwOai.s:790    .text.XMC_SCU_WriteGPR:0000000000000000 XMC_SCU_WriteGPR
     /tmp/cc2jwOai.s:835    .text.XMC_SCU_WriteGPR:0000000000000024 $d
     /tmp/cc2jwOai.s:840    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 $t
     /tmp/cc2jwOai.s:847    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 XMC_SCU_EnableOutOfRangeComparator
     /tmp/cc2jwOai.s:898    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000034 $d
     /tmp/cc2jwOai.s:903    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 $t
     /tmp/cc2jwOai.s:910    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 XMC_SCU_DisableOutOfRangeComparator
     /tmp/cc2jwOai.s:963    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000038 $d
     /tmp/cc2jwOai.s:968    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 $t
     /tmp/cc2jwOai.s:975    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 XMC_SCU_CalibrateTemperatureSensor
     /tmp/cc2jwOai.s:1025   .text.XMC_SCU_CalibrateTemperatureSensor:000000000000002c $d
     /tmp/cc2jwOai.s:1030   .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 $t
     /tmp/cc2jwOai.s:1037   .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 XMC_SCU_EnableTemperatureSensor
     /tmp/cc2jwOai.s:1071   .text.XMC_SCU_EnableTemperatureSensor:0000000000000020 $d
     /tmp/cc2jwOai.s:1076   .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 $t
     /tmp/cc2jwOai.s:1083   .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 XMC_SCU_DisableTemperatureSensor
     /tmp/cc2jwOai.s:1117   .text.XMC_SCU_DisableTemperatureSensor:0000000000000020 $d
     /tmp/cc2jwOai.s:1122   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 $t
     /tmp/cc2jwOai.s:1129   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 XMC_SCU_IsTemperatureSensorEnabled
     /tmp/cc2jwOai.s:1168   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000024 $d
     /tmp/cc2jwOai.s:1173   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 $t
     /tmp/cc2jwOai.s:1180   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 XMC_SCU_IsTemperatureSensorReady
     /tmp/cc2jwOai.s:1219   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000024 $d
     /tmp/cc2jwOai.s:1224   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 $t
     /tmp/cc2jwOai.s:1231   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 XMC_SCU_StartTemperatureMeasurement
     /tmp/cc2jwOai.s:1372   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 XMC_SCU_IsTemperatureSensorBusy
     /tmp/cc2jwOai.s:1295   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000048 $d
     /tmp/cc2jwOai.s:1300   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 $t
     /tmp/cc2jwOai.s:1307   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 XMC_SCU_GetTemperatureMeasurement
     /tmp/cc2jwOai.s:1360   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000034 $d
     /tmp/cc2jwOai.s:1365   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 $t
     /tmp/cc2jwOai.s:1411   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000024 $d
     /tmp/cc2jwOai.s:1416   .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 $t
     /tmp/cc2jwOai.s:1423   .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 XMC_SCU_WriteToRetentionMemory
     /tmp/cc2jwOai.s:1491   .text.XMC_SCU_WriteToRetentionMemory:000000000000004c $d
     /tmp/cc2jwOai.s:1496   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 $t
     /tmp/cc2jwOai.s:1503   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 XMC_SCU_ReadFromRetentionMemory
     /tmp/cc2jwOai.s:1567   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000044 $d
     /tmp/cc2jwOai.s:1572   .text.XMC_SCU_CLOCK_Init:0000000000000000 $t
     /tmp/cc2jwOai.s:1579   .text.XMC_SCU_CLOCK_Init:0000000000000000 XMC_SCU_CLOCK_Init
     /tmp/cc2jwOai.s:3320   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemClockSource
     /tmp/cc2jwOai.s:4999   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 XMC_SCU_HIB_EnableHibernateDomain
     /tmp/cc2jwOai.s:6148   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
     /tmp/cc2jwOai.s:6097   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
     /tmp/cc2jwOai.s:3701   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 XMC_SCU_HIB_SetStandbyClockSource
     /tmp/cc2jwOai.s:4785   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
     /tmp/cc2jwOai.s:3774   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 XMC_SCU_CLOCK_SetSystemClockDivider
     /tmp/cc2jwOai.s:3896   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCpuClockDivider
     /tmp/cc2jwOai.s:3835   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCcuClockDivider
     /tmp/cc2jwOai.s:3957   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
     /tmp/cc2jwOai.s:6465   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
     /tmp/cc2jwOai.s:6536   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
     /tmp/cc2jwOai.s:6817   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 XMC_SCU_CLOCK_DisableSystemPll
     /tmp/cc2jwOai.s:6770   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 XMC_SCU_CLOCK_EnableSystemPll
     /tmp/cc2jwOai.s:6864   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 XMC_SCU_CLOCK_StartSystemPll
     /tmp/cc2jwOai.s:1749   .text.XMC_SCU_TRAP_Enable:0000000000000000 $t
     /tmp/cc2jwOai.s:1756   .text.XMC_SCU_TRAP_Enable:0000000000000000 XMC_SCU_TRAP_Enable
     /tmp/cc2jwOai.s:1801   .text.XMC_SCU_TRAP_Enable:0000000000000024 $d
     /tmp/cc2jwOai.s:1806   .text.XMC_SCU_TRAP_Disable:0000000000000000 $t
     /tmp/cc2jwOai.s:1813   .text.XMC_SCU_TRAP_Disable:0000000000000000 XMC_SCU_TRAP_Disable
     /tmp/cc2jwOai.s:1855   .text.XMC_SCU_TRAP_Disable:0000000000000020 $d
     /tmp/cc2jwOai.s:1860   .text.XMC_SCU_TRAP_GetStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:1867   .text.XMC_SCU_TRAP_GetStatus:0000000000000000 XMC_SCU_TRAP_GetStatus
     /tmp/cc2jwOai.s:1898   .text.XMC_SCU_TRAP_GetStatus:0000000000000014 $d
     /tmp/cc2jwOai.s:1903   .text.XMC_SCU_TRAP_Trigger:0000000000000000 $t
     /tmp/cc2jwOai.s:1910   .text.XMC_SCU_TRAP_Trigger:0000000000000000 XMC_SCU_TRAP_Trigger
     /tmp/cc2jwOai.s:1950   .text.XMC_SCU_TRAP_Trigger:000000000000001c $d
     /tmp/cc2jwOai.s:1955   .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:1962   .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 XMC_SCU_TRAP_ClearStatus
     /tmp/cc2jwOai.s:2002   .text.XMC_SCU_TRAP_ClearStatus:000000000000001c $d
     /tmp/cc2jwOai.s:2007   .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:2014   .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 XMC_SCU_PARITY_ClearStatus
     /tmp/cc2jwOai.s:2056   .text.XMC_SCU_PARITY_ClearStatus:0000000000000020 $d
     /tmp/cc2jwOai.s:2061   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:2068   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 XMC_SCU_PARITY_GetStatus
     /tmp/cc2jwOai.s:2099   .text.XMC_SCU_PARITY_GetStatus:0000000000000014 $d
     /tmp/cc2jwOai.s:2104   .text.XMC_SCU_PARITY_Enable:0000000000000000 $t
     /tmp/cc2jwOai.s:2111   .text.XMC_SCU_PARITY_Enable:0000000000000000 XMC_SCU_PARITY_Enable
     /tmp/cc2jwOai.s:2153   .text.XMC_SCU_PARITY_Enable:0000000000000020 $d
     /tmp/cc2jwOai.s:2158   .text.XMC_SCU_PARITY_Disable:0000000000000000 $t
     /tmp/cc2jwOai.s:2165   .text.XMC_SCU_PARITY_Disable:0000000000000000 XMC_SCU_PARITY_Disable
     /tmp/cc2jwOai.s:2210   .text.XMC_SCU_PARITY_Disable:0000000000000024 $d
     /tmp/cc2jwOai.s:2215   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 $t
     /tmp/cc2jwOai.s:2222   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 XMC_SCU_PARITY_EnableTrapGeneration
     /tmp/cc2jwOai.s:2264   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000020 $d
     /tmp/cc2jwOai.s:2269   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 $t
     /tmp/cc2jwOai.s:2276   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 XMC_SCU_PARITY_DisableTrapGeneration
     /tmp/cc2jwOai.s:2321   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000024 $d
     /tmp/cc2jwOai.s:2326   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 $t
     /tmp/cc2jwOai.s:2333   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_EnableNmiRequest
     /tmp/cc2jwOai.s:2375   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000020 $d
     /tmp/cc2jwOai.s:2380   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 $t
     /tmp/cc2jwOai.s:2387   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_DisableNmiRequest
     /tmp/cc2jwOai.s:2432   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000024 $d
     /tmp/cc2jwOai.s:2437   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 $t
     /tmp/cc2jwOai.s:2444   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 XMC_SCU_RESET_AssertPeripheralReset
     /tmp/cc2jwOai.s:2499   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000038 $d
     /tmp/cc2jwOai.s:2504   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 $t
     /tmp/cc2jwOai.s:2511   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 XMC_SCU_RESET_DeassertPeripheralReset
     /tmp/cc2jwOai.s:2566   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000038 $d
     /tmp/cc2jwOai.s:2571   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 $t
     /tmp/cc2jwOai.s:2578   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 XMC_SCU_RESET_IsPeripheralResetAsserted
     /tmp/cc2jwOai.s:2641   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000044 $d
     /tmp/cc2jwOai.s:2646   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:2653   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
     /tmp/cc2jwOai.s:2760   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
     /tmp/cc2jwOai.s:2748   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000078 $d
     /tmp/cc2jwOai.s:2753   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:2809   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000028 $d
     /tmp/cc2jwOai.s:2815   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:2822   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
     /tmp/cc2jwOai.s:2894   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000050 $d
     /tmp/cc2jwOai.s:2899   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:2906   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCcuClockFrequency
     /tmp/cc2jwOai.s:2950   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000028 $d
     /tmp/cc2jwOai.s:2955   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:2962   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbClockFrequency
     /tmp/cc2jwOai.s:3025   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000044 $d
     /tmp/cc2jwOai.s:3030   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:3037   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetEbuClockFrequency
     /tmp/cc2jwOai.s:3080   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000024 $d
     /tmp/cc2jwOai.s:3085   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:3092   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetWdtClockFrequency
     /tmp/cc2jwOai.s:3164   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000050 $d
     /tmp/cc2jwOai.s:3170   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:3177   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
     /tmp/cc2jwOai.s:3266   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:000000000000006c $d
     /tmp/cc2jwOai.s:3271   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:3278   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
     /tmp/cc2jwOai.s:3308   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:000000000000001c $d
     /tmp/cc2jwOai.s:3313   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3367   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000024 $d
     /tmp/cc2jwOai.s:3372   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3379   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_SetUsbClockSource
     /tmp/cc2jwOai.s:3426   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000024 $d
     /tmp/cc2jwOai.s:3431   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3438   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_SetWdtClockSource
     /tmp/cc2jwOai.s:3485   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000024 $d
     /tmp/cc2jwOai.s:3490   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3497   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
     /tmp/cc2jwOai.s:3546   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000028 $d
     /tmp/cc2jwOai.s:3551   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3558   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemPllClockSource
     /tmp/cc2jwOai.s:3616   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000040 $d
     /tmp/cc2jwOai.s:3621   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3628   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 XMC_SCU_HIB_SetRtcClockSource
     /tmp/cc2jwOai.s:3688   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000038 $d
     /tmp/cc2jwOai.s:3694   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 $t
     /tmp/cc2jwOai.s:3761   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000038 $d
     /tmp/cc2jwOai.s:3767   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:3823   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:3828   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:3884   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:3889   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:3945   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:3950   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:4006   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:4011   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:4018   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 XMC_SCU_CLOCK_SetUsbClockDivider
     /tmp/cc2jwOai.s:4067   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:4072   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:4079   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetEbuClockDivider
     /tmp/cc2jwOai.s:4128   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:4133   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:4140   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 XMC_SCU_CLOCK_SetWdtClockDivider
     /tmp/cc2jwOai.s:4189   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000028 $d
     /tmp/cc2jwOai.s:4194   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 $t
     /tmp/cc2jwOai.s:4201   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
     /tmp/cc2jwOai.s:4253   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:000000000000002c $d
     /tmp/cc2jwOai.s:4258   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 $t
     /tmp/cc2jwOai.s:4265   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 XMC_SCU_CLOCK_EnableClock
     /tmp/cc2jwOai.s:4307   .text.XMC_SCU_CLOCK_EnableClock:000000000000001c $d
     /tmp/cc2jwOai.s:4312   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 $t
     /tmp/cc2jwOai.s:4319   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 XMC_SCU_CLOCK_DisableClock
     /tmp/cc2jwOai.s:4361   .text.XMC_SCU_CLOCK_DisableClock:000000000000001c $d
     /tmp/cc2jwOai.s:4366   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 $t
     /tmp/cc2jwOai.s:4373   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 XMC_SCU_CLOCK_IsClockEnabled
     /tmp/cc2jwOai.s:4422   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000028 $d
     /tmp/cc2jwOai.s:4427   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 $t
     /tmp/cc2jwOai.s:4434   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 XMC_SCU_POWER_GetEVR13Voltage
     /tmp/cc2jwOai.s:4473   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000028 $d
     /tmp/cc2jwOai.s:4479   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 $t
     /tmp/cc2jwOai.s:4486   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 XMC_SCU_POWER_GetEVR33Voltage
     /tmp/cc2jwOai.s:4526   .text.XMC_SCU_POWER_GetEVR33Voltage:000000000000002c $d
     /tmp/cc2jwOai.s:4532   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 $t
     /tmp/cc2jwOai.s:4539   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 XMC_SCU_CLOCK_EnableUsbPll
     /tmp/cc2jwOai.s:4574   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000020 $d
     /tmp/cc2jwOai.s:4579   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 $t
     /tmp/cc2jwOai.s:4586   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 XMC_SCU_CLOCK_DisableUsbPll
     /tmp/cc2jwOai.s:4621   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000020 $d
     /tmp/cc2jwOai.s:4626   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 $t
     /tmp/cc2jwOai.s:4633   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 XMC_SCU_CLOCK_StartUsbPll
     /tmp/cc2jwOai.s:4727   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000074 $d
     /tmp/cc2jwOai.s:4732   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 $t
     /tmp/cc2jwOai.s:4739   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 XMC_SCU_CLOCK_StopUsbPll
     /tmp/cc2jwOai.s:4772   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000014 $d
     /tmp/cc2jwOai.s:4778   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 $t
     /tmp/cc2jwOai.s:4846   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000048 $d
     /tmp/cc2jwOai.s:4851   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 $t
     /tmp/cc2jwOai.s:4858   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 XMC_SCU_POWER_EnableUsb
     /tmp/cc2jwOai.s:4891   .text.XMC_SCU_POWER_EnableUsb:0000000000000018 $d
     /tmp/cc2jwOai.s:4896   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 $t
     /tmp/cc2jwOai.s:4903   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 XMC_SCU_POWER_DisableUsb
     /tmp/cc2jwOai.s:4936   .text.XMC_SCU_POWER_DisableUsb:0000000000000018 $d
     /tmp/cc2jwOai.s:4941   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 $t
     /tmp/cc2jwOai.s:4948   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 XMC_SCU_CLOCK_IsUsbPllLocked
     /tmp/cc2jwOai.s:4987   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000020 $d
     /tmp/cc2jwOai.s:4992   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 $t
     /tmp/cc2jwOai.s:5077   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000050 $d
     /tmp/cc2jwOai.s:5083   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 $t
     /tmp/cc2jwOai.s:5090   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 XMC_SCU_HIB_DisableHibernateDomain
     /tmp/cc2jwOai.s:5128   .text.XMC_SCU_HIB_DisableHibernateDomain:000000000000001c $d
     /tmp/cc2jwOai.s:5134   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 $t
     /tmp/cc2jwOai.s:5141   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 XMC_SCU_HIB_IsHibernateDomainEnabled
     /tmp/cc2jwOai.s:5195   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000034 $d
     /tmp/cc2jwOai.s:5201   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 $t
     /tmp/cc2jwOai.s:5208   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 XMC_SCU_HIB_EnableInternalSlowClock
     /tmp/cc2jwOai.s:5253   .text.XMC_SCU_HIB_EnableInternalSlowClock:000000000000002c $d
     /tmp/cc2jwOai.s:5259   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 $t
     /tmp/cc2jwOai.s:5266   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 XMC_SCU_HIB_DisableInternalSlowClock
     /tmp/cc2jwOai.s:5311   .text.XMC_SCU_HIB_DisableInternalSlowClock:000000000000002c $d
     /tmp/cc2jwOai.s:5317   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:5324   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 XMC_SCU_HIB_ClearEventStatus
     /tmp/cc2jwOai.s:5375   .text.XMC_SCU_HIB_ClearEventStatus:000000000000002c $d
     /tmp/cc2jwOai.s:5381   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:5388   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 XMC_SCU_HIB_TriggerEvent
     /tmp/cc2jwOai.s:5439   .text.XMC_SCU_HIB_TriggerEvent:000000000000002c $d
     /tmp/cc2jwOai.s:5445   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:5452   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 XMC_SCU_HIB_EnableEvent
     /tmp/cc2jwOai.s:5505   .text.XMC_SCU_HIB_EnableEvent:0000000000000030 $d
     /tmp/cc2jwOai.s:5511   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 $t
     /tmp/cc2jwOai.s:5518   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 XMC_SCU_HIB_DisableEvent
     /tmp/cc2jwOai.s:5575   .text.XMC_SCU_HIB_DisableEvent:0000000000000034 $d
     /tmp/cc2jwOai.s:5581   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 $t
     /tmp/cc2jwOai.s:5588   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 XMC_SCU_HIB_EnterHibernateState
     /tmp/cc2jwOai.s:5633   .text.XMC_SCU_HIB_EnterHibernateState:000000000000002c $d
     /tmp/cc2jwOai.s:5639   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 $t
     /tmp/cc2jwOai.s:5646   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 XMC_SCU_HIB_EnterHibernateStateEx
     /tmp/cc2jwOai.s:5686   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 $t
     /tmp/cc2jwOai.s:5693   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 XMC_SCU_HIB_SetWakeupTriggerInput
     /tmp/cc2jwOai.s:5760   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000048 $d
     /tmp/cc2jwOai.s:5766   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 $t
     /tmp/cc2jwOai.s:5773   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 XMC_SCU_HIB_SetPinMode
     /tmp/cc2jwOai.s:5846   .text.XMC_SCU_HIB_SetPinMode:000000000000004c $d
     /tmp/cc2jwOai.s:5852   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 $t
     /tmp/cc2jwOai.s:5859   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 XMC_SCU_HIB_SetPinOutputLevel
     /tmp/cc2jwOai.s:5931   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000050 $d
     /tmp/cc2jwOai.s:5937   .text.XMC_SCU_HIB_SetInput0:0000000000000000 $t
     /tmp/cc2jwOai.s:5944   .text.XMC_SCU_HIB_SetInput0:0000000000000000 XMC_SCU_HIB_SetInput0
     /tmp/cc2jwOai.s:6011   .text.XMC_SCU_HIB_SetInput0:0000000000000048 $d
     /tmp/cc2jwOai.s:6017   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 $t
     /tmp/cc2jwOai.s:6024   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 XMC_SCU_HIB_SetSR0Input
     /tmp/cc2jwOai.s:6084   .text.XMC_SCU_HIB_SetSR0Input:0000000000000038 $d
     /tmp/cc2jwOai.s:6090   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 $t
     /tmp/cc2jwOai.s:6136   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000020 $d
     /tmp/cc2jwOai.s:6141   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 $t
     /tmp/cc2jwOai.s:6228   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000064 $d
     /tmp/cc2jwOai.s:6234   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 $t
     /tmp/cc2jwOai.s:6241   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
     /tmp/cc2jwOai.s:6286   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:000000000000002c $d
     /tmp/cc2jwOai.s:6292   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc2jwOai.s:6299   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
     /tmp/cc2jwOai.s:6344   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:000000000000002c $d
     /tmp/cc2jwOai.s:6350   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc2jwOai.s:6357   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
     /tmp/cc2jwOai.s:6407   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000030 $d
     /tmp/cc2jwOai.s:6413   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:6420   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
     /tmp/cc2jwOai.s:6453   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000018 $d
     /tmp/cc2jwOai.s:6458   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 $t
     /tmp/cc2jwOai.s:6522   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000044 $d
     /tmp/cc2jwOai.s:6529   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 $t
     /tmp/cc2jwOai.s:6575   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000024 $d
     /tmp/cc2jwOai.s:6580   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 $t
     /tmp/cc2jwOai.s:6587   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
     /tmp/cc2jwOai.s:6621   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:000000000000001c $d
     /tmp/cc2jwOai.s:6626   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc2jwOai.s:6633   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/cc2jwOai.s:6667   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/cc2jwOai.s:6672   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc2jwOai.s:6679   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/cc2jwOai.s:6713   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/cc2jwOai.s:6718   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/cc2jwOai.s:6725   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
     /tmp/cc2jwOai.s:6758   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000018 $d
     /tmp/cc2jwOai.s:6763   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 $t
     /tmp/cc2jwOai.s:6805   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000020 $d
     /tmp/cc2jwOai.s:6810   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 $t
     /tmp/cc2jwOai.s:6852   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000020 $d
     /tmp/cc2jwOai.s:6857   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 $t
     /tmp/cc2jwOai.s:7169   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 XMC_SCU_CLOCK_StepSystemPllFrequency
     /tmp/cc2jwOai.s:7106   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000160 $d
     /tmp/cc2jwOai.s:7116   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 $t
     /tmp/cc2jwOai.s:7123   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 XMC_SCU_CLOCK_StopSystemPll
     /tmp/cc2jwOai.s:7157   .text.XMC_SCU_CLOCK_StopSystemPll:000000000000001c $d
     /tmp/cc2jwOai.s:7162   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 $t
     /tmp/cc2jwOai.s:7219   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:000000000000002c $d
     /tmp/cc2jwOai.s:7224   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 $t
     /tmp/cc2jwOai.s:7231   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 XMC_SCU_CLOCK_IsSystemPllLocked
     /tmp/cc2jwOai.s:7270   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000020 $d
     /tmp/cc2jwOai.s:7275   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 $t
     /tmp/cc2jwOai.s:7282   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 XMC_SCU_INTERRUPT_SetEventHandler
     /tmp/cc2jwOai.s:7362   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000054 $d
     /tmp/cc2jwOai.s:7367   .text.XMC_SCU_IRQHandler:0000000000000000 $t
     /tmp/cc2jwOai.s:7374   .text.XMC_SCU_IRQHandler:0000000000000000 XMC_SCU_IRQHandler
     /tmp/cc2jwOai.s:7456   .text.XMC_SCU_IRQHandler:0000000000000060 $d
                           .group:0000000000000000 wm4.0.1ef749480d5223b912d851bdb3b2139f
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.newlib.h.21.1ae2897bc09bbe4bc80ffb801fb02432
                           .group:0000000000000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.c0958401bd0ce484d507ee19aacab817
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc4_scu.h.106.b7d8d773976d331f6820948fe093a27d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
