<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='793' type='bool llvm::AMDGPU::isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='152' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel19isInlineImmediate32El'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='824' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4350' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1651' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand14isInlinableImmEN4llvm3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1672' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand14isInlinableImmEN4llvm3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1885' u='c' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2981' u='c' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser16isInlineConstantERKN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11440' u='c' c='_ZNK4llvm16SITargetLowering22checkAsmConstraintValAENS_7SDValueEmj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3233' u='c' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3268' u='c' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1633' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='321' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='331' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='339' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='344' u='c' c='_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1485' ll='1509' type='bool llvm::AMDGPU::isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)'/>
