$date
	Sun Oct 23 04:29:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#38168
b110 !
1"
#38170
b110 &
b110 %
1$
#38171
0"
#38174
b11 &
b11 %
#38178
b1010 &
b1010 %
#38182
b101 &
b101 %
#38186
b10000 &
b10000 %
#38190
b1000 &
b1000 %
#38194
b100 &
b100 %
#38198
b10 &
b10 %
#38202
b1 &
b1 %
1#
#38206
b0 &
0#
b0 %
0$
#1115619
b10101 !
1"
#1115622
b10101 &
b10101 %
1$
#1115623
0"
#1115626
b1000000 &
b1000000 %
#1115630
b100000 &
b100000 %
#1115634
b10000 &
b10000 %
#1115638
b1000 &
b1000 %
#1115642
b100 &
b100 %
#1115646
b10 &
b10 %
#1115650
b1 &
b1 %
1#
#1115654
b0 &
0#
b0 %
0$
#2069448
b1 !
1"
#2069450
b1 &
b1 %
1$
#2069451
0"
#2069454
1#
#2069458
b0 &
b0 %
0#
0$
#4500012
