SHELL := /bin/bash

batch1:
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 0 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/0_lbl_HW1_1bigcore_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 1 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/1_fused_HW1_1bigcore_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 2 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/2_lbl_HW1_1bigcore_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 3 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/3_fused_HW1_1bigcore_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 4 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/4_lbl_HW2_4homo_bus_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 5 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/5_fused_HW2_4homo_bus_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 6 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/6_lbl_HW2_4homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 7 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/7_fused_HW2_4homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 8 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/8_lbl_HW2_4homo_mesh_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 9 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/9_fused_HW2_4homo_mesh_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 10 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/10_lbl_HW3_4hetero_bus_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 11 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/11_fused_HW3_4hetero_bus_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 12 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/12_lbl_HW3_4hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 13 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/13_fused_HW3_4hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 14 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/14_lbl_HW3_4hetero_mesh_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 15 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/15_fused_HW3_4hetero_mesh_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 16 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/16_lbl_HW1_1bigcore_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 17 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/17_fused_HW1_1bigcore_dpDRAM_fsrcnn.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 18 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/18_lbl_HW1_1bigcore_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 19 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/19_fused_HW1_1bigcore_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 20 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/20_lbl_HW2_4homo_bus_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 21 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/21_fused_HW2_4homo_bus_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 22 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/22_lbl_HW2_4homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 23 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/23_fused_HW2_4homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 24 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/24_lbl_HW2_4homo_mesh_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 25 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/25_fused_HW2_4homo_mesh_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 26 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/26_lbl_HW3_4hetero_bus_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 27 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/27_fused_HW3_4hetero_bus_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 28 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/28_lbl_HW3_4hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 29 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/29_fused_HW3_4hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 30 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/30_lbl_HW3_4hetero_mesh_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 31 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/31_fused_HW3_4hetero_mesh_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 32 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/32_lbl_HW1_1bigcore_dpDRAM_mobilenetv2.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 33 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/33_fused_HW1_1bigcore_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 34 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/34_lbl_HW1_1bigcore_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 35 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/35_fused_HW1_1bigcore_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 36 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/36_lbl_HW2_4homo_bus_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 37 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/37_fused_HW2_4homo_bus_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 38 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/38_lbl_HW2_4homo_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 39 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/39_fused_HW2_4homo_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 40 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/40_lbl_HW2_4homo_mesh_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 41 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/41_fused_HW2_4homo_mesh_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 42 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/42_lbl_HW3_4hetero_bus_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 43 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/43_fused_HW3_4hetero_bus_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 44 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/44_lbl_HW3_4hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 45 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/45_fused_HW3_4hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 46 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/46_lbl_HW3_4hetero_mesh_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 47 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/47_fused_HW3_4hetero_mesh_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 48 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/48_lbl_HW1_1bigcore_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 49 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/49_fused_HW1_1bigcore_dpDRAM_squeezenet.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 50 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/50_lbl_HW1_1bigcore_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 51 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/51_fused_HW1_1bigcore_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 52 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/52_lbl_HW2_4homo_bus_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 53 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/53_fused_HW2_4homo_bus_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 54 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/54_lbl_HW2_4homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 55 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/55_fused_HW2_4homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 56 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/56_lbl_HW2_4homo_mesh_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 57 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/57_fused_HW2_4homo_mesh_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 58 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/58_lbl_HW3_4hetero_bus_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 59 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/59_fused_HW3_4hetero_bus_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 60 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/60_lbl_HW3_4hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 61 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/61_fused_HW3_4hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 62 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/62_lbl_HW3_4hetero_mesh_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 63 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/63_fused_HW3_4hetero_mesh_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 64 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/64_lbl_HW1_1bigcore_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 65 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/65_fused_HW1_1bigcore_dpDRAM_inception_v2.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 66 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/66_lbl_HW1_1bigcore_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 67 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW1_1bigcore --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/67_fused_HW1_1bigcore_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 68 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/68_lbl_HW2_4homo_bus_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 69 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/69_fused_HW2_4homo_bus_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 70 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/70_lbl_HW2_4homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 71 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/71_fused_HW2_4homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 72 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/72_lbl_HW2_4homo_mesh_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 73 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW2_4homo_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/73_fused_HW2_4homo_mesh_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 74 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/74_lbl_HW3_4hetero_bus_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 75 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_bus --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/75_fused_HW3_4hetero_bus_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 76 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/76_lbl_HW3_4hetero_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 77 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/77_fused_HW3_4hetero_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 78 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/78_lbl_HW3_4hetero_mesh_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 79 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW3_4hetero_mesh --mapping_path stream.inputs.exploration.mapping.HW2_4homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/79_fused_HW3_4hetero_mesh_inception_v2.log

batch2:
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 80 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/80_lbl_HW500_16homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 81 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/81_fused_HW500_16homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 82 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/82_lbl_HW600_16hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 83 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/83_fused_HW600_16hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 84 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/84_lbl_HW700_64homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 85 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/85_fused_HW700_64homo_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 86 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/86_lbl_HW800_64hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 87 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/87_fused_HW800_64hetero_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 88 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/88_lbl_HW500_16homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 89 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/89_fused_HW500_16homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 90 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/90_lbl_HW600_16hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 91 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/91_fused_HW600_16hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 92 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/92_lbl_HW700_64homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 93 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/93_fused_HW700_64homo_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 94 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/94_lbl_HW800_64hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 95 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/95_fused_HW800_64hetero_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 96 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/96_lbl_HW500_16homo_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 97 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/97_fused_HW500_16homo_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 98 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/98_lbl_HW600_16hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 99 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/99_fused_HW600_16hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 100 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/100_lbl_HW700_64homo_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 101 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/101_fused_HW700_64homo_mesh_dpDRAM_mobilenetv2.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 102 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/102_lbl_HW800_64hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 103 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/103_fused_HW800_64hetero_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 104 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/104_lbl_HW500_16homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 105 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/105_fused_HW500_16homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 106 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/106_lbl_HW600_16hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 107 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/107_fused_HW600_16hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 108 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/108_lbl_HW700_64homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 109 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/109_fused_HW700_64homo_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 110 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/110_lbl_HW800_64hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 111 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/111_fused_HW800_64hetero_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 112 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/112_lbl_HW500_16homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 113 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW500_16homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/113_fused_HW500_16homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 114 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/114_lbl_HW600_16hetero_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 115 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW600_16hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW500_16homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/115_fused_HW600_16hetero_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 116 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/116_lbl_HW700_64homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 117 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW700_64homo_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/117_fused_HW700_64homo_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 118 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/118_lbl_HW800_64hetero_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 119 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.HW800_64hetero_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW700_64homo &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/119_fused_HW800_64hetero_mesh_dpDRAM_inception_v2.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 120 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/120_lbl_single_core_16x16_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 121 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/121_fused_single_core_16x16_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 122 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/122_lbl_single_core_32x32_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 123 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/123_fused_single_core_32x32_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 124 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/124_lbl_single_core_64x64_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 125 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/125_fused_single_core_64x64_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 126 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/126_lbl_single_core_128x128_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 127 --workload_path stream/inputs/exploration/workload/resnet18.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/127_fused_single_core_128x128_mesh_dpDRAM_resnet18.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 128 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/128_lbl_single_core_16x16_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 129 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/129_fused_single_core_16x16_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 130 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/130_lbl_single_core_32x32_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 131 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/131_fused_single_core_32x32_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 132 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/132_lbl_single_core_64x64_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 133 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/133_fused_single_core_64x64_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 134 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/134_lbl_single_core_128x128_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 135 --workload_path stream/inputs/exploration/workload/fsrcnn.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/135_fused_single_core_128x128_mesh_dpDRAM_fsrcnn.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 136 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/136_lbl_single_core_16x16_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 137 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/137_fused_single_core_16x16_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 138 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/138_lbl_single_core_32x32_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 139 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/139_fused_single_core_32x32_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 140 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/140_lbl_single_core_64x64_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 141 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/141_fused_single_core_64x64_mesh_dpDRAM_mobilenetv2.log;
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 142 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/142_lbl_single_core_128x128_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 143 --workload_path stream/inputs/exploration/workload/mobilenetv2.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/143_fused_single_core_128x128_mesh_dpDRAM_mobilenetv2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 144 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/144_lbl_single_core_16x16_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 145 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/145_fused_single_core_16x16_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 146 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/146_lbl_single_core_32x32_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 147 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/147_fused_single_core_32x32_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 148 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/148_lbl_single_core_64x64_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 149 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/149_fused_single_core_64x64_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 150 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/150_lbl_single_core_128x128_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 151 --workload_path stream/inputs/exploration/workload/squeezenet.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/151_fused_single_core_128x128_mesh_dpDRAM_squeezenet.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 152 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/152_lbl_single_core_16x16_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 153 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_16x16_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/153_fused_single_core_16x16_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 154 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/154_lbl_single_core_32x32_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 155 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_32x32_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/155_fused_single_core_32x32_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 156 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/156_lbl_single_core_64x64_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 157 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_64x64_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/157_fused_single_core_64x64_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_lbl_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix lbl --headname 158 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/158_lbl_single_core_128x128_mesh_dpDRAM_inception_v2.log & \
	source /users/micas/asymons/anaconda3/bin/activate stream && python main_stream_exploration_oy_all_k_split.py --results_path /users/micas/asymons/stream_TC_2023/exploration_k_split/ --suffix fused --headname 159 --workload_path stream/inputs/exploration/workload/inception_v2.onnx --accelerator stream.inputs.exploration.hardware.single_core_128x128_mesh_dpDRAM --mapping_path stream.inputs.exploration.mapping.HW1_1bigcore &> /users/micas/asymons/stream_TC_2023/exploration_k_split/log/159_fused_single_core_128x128_mesh_dpDRAM_inception_v2.log