$date
	Tue Jun 16 00:13:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_class $end
$var wire 1 ! almost_empty1_in $end
$var wire 1 " almost_empty2_in $end
$var wire 1 # almost_full1_in $end
$var wire 1 $ almost_full2_in $end
$var wire 1 % fifo1_empty $end
$var wire 1 & fifo1_error $end
$var wire 1 ' fifo1_pause $end
$var wire 1 ( fifo2_empty $end
$var wire 1 ) fifo2_error $end
$var wire 1 * fifo2_pause $end
$var wire 10 + out0 [9:0] $end
$var wire 10 , out0_s [9:0] $end
$var wire 10 - out1 [9:0] $end
$var wire 10 . out1_s [9:0] $end
$var reg 1 / clk $end
$var reg 10 0 in [9:0] $end
$var reg 1 1 read1 $end
$var reg 1 2 read2 $end
$var reg 1 3 reset $end
$var reg 1 4 valid_in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
x3
x2
x1
b0 0
0/
bz .
bz -
bz ,
bz +
z*
z)
z(
z'
z&
z%
z$
z#
z"
z!
$end
#4
03
#10
1/
#20
0/
#30
1/
#40
0/
#50
1/
#60
0/
#70
1/
#80
0/
#90
14
13
b11111111 0
1/
#100
0/
#110
b11011101 0
1/
#120
0/
#130
1/
#140
0/
#150
1/
#160
0/
#170
b11101110 0
1/
#180
0/
#190
b11001100 0
1/
#200
0/
#210
b10111011 0
1/
#220
0/
#230
1/
#240
0/
#250
1/
