
*** Running vivado
    with args -log top_simulink.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_simulink.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_simulink.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documentos/Xilinx/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top top_simulink -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint 'D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.runs/impl_1/.Xil/Vivado-36028-DESKTOP-EO6KBCT/cic_x10_0/cic_x10_0.dcp' for cell 'cic_x10_0_i'
INFO: [Project 1-454] Reading design checkpoint 'd:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1262.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/cic_x10_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'cic_x10_0_i/inst/cic_x10_struct/fir_compiler_7_1/cic_x10_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/cic_x10_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'cic_x10_0_i/inst/cic_x10_struct/fir_compiler_7_1/cic_x10_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/cic_x10_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'cic_x10_0_i/inst/cic_x10_struct/fir_compiler_7_2/cic_x10_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/cic_x10_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'cic_x10_0_i/inst/cic_x10_struct/fir_compiler_7_2/cic_x10_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/constrs/cic_x10.xdc] for cell 'cic_x10_0_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/constrs/cic_x10.xdc:2]
all_fanout: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1581.574 ; gain = 319.484
Finished Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/sources_1/ip/cic_x10_0/constrs/cic_x10.xdc] for cell 'cic_x10_0_i/inst'
Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/constrs_1/zc706_r1.0.ucf.xdc]
Finished Parsing XDC File [D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.srcs/constrs_1/zc706_r1.0.ucf.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1585.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1585.500 ; gain = 323.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1585.500 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe19bc35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1614.238 ; gain = 28.738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2211678f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 56 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 209e7014a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 160 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20ceacd4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20ceacd4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.506 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16029a46a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 6 cells and removed 12 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 204069ed0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              56  |                                             33  |
|  Constant propagation         |             160  |             160  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               6  |              12  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1899.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c0953b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1899.379 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c0953b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1899.379 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c0953b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.379 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1899.379 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c0953b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.379 ; gain = 313.879
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1899.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.runs/impl_1/top_simulink_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_simulink_drc_opted.rpt -pb top_simulink_drc_opted.pb -rpx top_simulink_drc_opted.rpx
Command: report_drc -file top_simulink_drc_opted.rpt -pb top_simulink_drc_opted.pb -rpx top_simulink_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Documentos/Xilinx/FILTROS/ComparativaCIC/ComparativaCIC.runs/impl_1/top_simulink_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC BIVC-1] Bank IO standard Vcc: Conflicting Vcc voltages in bank 9. For example, the following two ports in this bank have conflicting VCCOs:  
i_imag[1] (LVCMOS18, requiring VCCO=1.800) and i_real[6] (LVCMOS25, requiring VCCO=2.500)
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port i_imag[0] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port i_real[10] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
CRITICAL WARNING: [DRC IOSTDTYPE-1] IOStandard Type: I/O port i_real[11] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors, 3 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 3 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 13:05:36 2025...
