[2021-09-09 09:49:53,766]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 09:49:53,767]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:49:54,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; ".

Peak memory: 14495744 bytes

[2021-09-09 09:49:54,651]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:49:54,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35012608 bytes

[2021-09-09 09:49:54,803]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 09:49:54,803]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:49:54,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :310
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :310
score:100
	Report mapping result:
		klut_size()     :326
		klut.num_gates():310
		max delay       :5
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 9158656 bytes

[2021-09-09 09:49:54,871]mapper_test.py:220:[INFO]: area: 310 level: 5
[2021-09-09 11:43:46,518]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 11:43:46,518]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:43:47,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; ".

Peak memory: 14528512 bytes

[2021-09-09 11:43:47,370]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:43:47,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35262464 bytes

[2021-09-09 11:43:47,554]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 11:43:47,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:43:49,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :310
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :319
score:100
	Report mapping result:
		klut_size()     :326
		klut.num_gates():310
		max delay       :5
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17494016 bytes

[2021-09-09 11:43:49,557]mapper_test.py:220:[INFO]: area: 310 level: 5
[2021-09-09 13:14:27,110]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 13:14:27,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:14:28,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; ".

Peak memory: 14520320 bytes

[2021-09-09 13:14:28,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:14:28,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35155968 bytes

[2021-09-09 13:14:28,165]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 13:14:28,165]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:14:30,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :310
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :318
score:100
	Report mapping result:
		klut_size()     :326
		klut.num_gates():310
		max delay       :5
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17289216 bytes

[2021-09-09 13:14:30,168]mapper_test.py:220:[INFO]: area: 310 level: 5
[2021-09-09 15:00:32,588]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 15:00:32,588]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:00:32,589]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:00:32,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35287040 bytes

[2021-09-09 15:00:32,738]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 15:00:32,738]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:00:34,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17436672 bytes

[2021-09-09 15:00:34,926]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-09 15:29:36,306]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 15:29:36,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:29:36,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:29:36,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 15:29:36,490]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 15:29:36,491]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:29:38,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17494016 bytes

[2021-09-09 15:29:38,684]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-09 16:07:38,341]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 16:07:38,341]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:07:38,342]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:07:38,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35229696 bytes

[2021-09-09 16:07:38,493]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 16:07:38,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:07:40,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17465344 bytes

[2021-09-09 16:07:40,687]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-09 16:42:20,067]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 16:42:20,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:42:20,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:42:20,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35217408 bytes

[2021-09-09 16:42:20,222]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 16:42:20,222]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:42:22,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17481728 bytes

[2021-09-09 16:42:22,451]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-09 17:18:47,370]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-09 17:18:47,370]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:18:47,370]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:18:47,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35172352 bytes

[2021-09-09 17:18:47,519]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-09 17:18:47,519]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:18:49,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17444864 bytes

[2021-09-09 17:18:49,705]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-13 23:25:05,537]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-13 23:25:05,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:25:05,538]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:25:05,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34705408 bytes

[2021-09-13 23:25:05,681]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-13 23:25:05,682]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:25:07,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 14491648 bytes

[2021-09-13 23:25:07,598]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-13 23:41:14,567]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-13 23:41:14,568]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:14,568]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:14,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34623488 bytes

[2021-09-13 23:41:14,755]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-13 23:41:14,756]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:14,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 8622080 bytes

[2021-09-13 23:41:14,826]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-14 08:54:23,585]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-14 08:54:23,586]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:54:23,586]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:54:23,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34582528 bytes

[2021-09-14 08:54:23,725]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-14 08:54:23,726]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:54:25,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 17395712 bytes

[2021-09-14 08:54:25,702]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-14 09:20:11,928]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-14 09:20:11,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:11,929]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:12,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34942976 bytes

[2021-09-14 09:20:12,074]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-14 09:20:12,074]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:12,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 9424896 bytes

[2021-09-14 09:20:12,154]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-15 15:28:48,037]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-15 15:28:48,038]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:28:48,038]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:28:48,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34762752 bytes

[2021-09-15 15:28:48,164]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-15 15:28:48,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:28:49,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 15998976 bytes

[2021-09-15 15:28:49,900]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-15 15:53:41,833]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-15 15:53:41,833]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:41,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:41,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34676736 bytes

[2021-09-15 15:53:41,958]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-15 15:53:41,958]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:42,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 8949760 bytes

[2021-09-15 15:53:42,016]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-18 13:59:23,723]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-18 13:59:23,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:59:23,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:59:23,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34979840 bytes

[2021-09-18 13:59:23,851]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-18 13:59:23,851]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:59:25,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 14041088 bytes

[2021-09-18 13:59:25,608]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-18 16:24:03,924]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-18 16:24:03,924]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:24:03,925]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:24:04,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34938880 bytes

[2021-09-18 16:24:04,051]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-18 16:24:04,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:24:05,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12681216 bytes

[2021-09-18 16:24:05,795]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-22 08:56:14,663]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-22 08:56:14,664]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:14,664]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:14,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34820096 bytes

[2021-09-22 08:56:14,795]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-22 08:56:14,795]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:15,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	Report mapping result:
		klut_size()     :366
		klut.num_gates():350
		max delay       :5
		max area        :350
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12529664 bytes

[2021-09-22 08:56:15,743]mapper_test.py:220:[INFO]: area: 350 level: 5
[2021-09-22 11:22:46,399]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-22 11:22:46,400]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:22:46,400]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:22:46,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34889728 bytes

[2021-09-22 11:22:46,587]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-22 11:22:46,587]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:22:48,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12984320 bytes

[2021-09-22 11:22:48,383]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-23 16:41:24,266]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-23 16:41:24,266]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:41:24,267]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:41:24,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35008512 bytes

[2021-09-23 16:41:24,443]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-23 16:41:24,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:41:26,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13484032 bytes

[2021-09-23 16:41:26,221]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-23 17:04:47,030]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-23 17:04:47,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:04:47,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:47,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34832384 bytes

[2021-09-23 17:04:47,204]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-23 17:04:47,204]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:04:49,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12980224 bytes

[2021-09-23 17:04:49,061]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-23 18:06:02,843]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-23 18:06:02,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:06:02,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:06:02,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34734080 bytes

[2021-09-23 18:06:02,970]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-23 18:06:02,971]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:06:04,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13508608 bytes

[2021-09-23 18:06:04,726]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-27 16:33:14,692]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-27 16:33:14,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:33:14,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:33:14,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34684928 bytes

[2021-09-27 16:33:14,860]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-27 16:33:14,861]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:33:16,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13430784 bytes

[2021-09-27 16:33:16,633]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-27 17:40:02,813]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-27 17:40:02,814]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:40:02,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:40:02,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34648064 bytes

[2021-09-27 17:40:02,999]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-27 17:40:02,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:40:04,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
balancing!
	current map manager:
		current min nodes:580
		current min depth:10
rewriting!
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13496320 bytes

[2021-09-27 17:40:04,834]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-28 02:06:17,445]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-28 02:06:17,445]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:06:17,446]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:06:17,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34668544 bytes

[2021-09-28 02:06:17,573]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-28 02:06:17,574]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:06:19,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13664256 bytes

[2021-09-28 02:06:19,353]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-28 16:45:55,072]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-28 16:45:55,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:55,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:55,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34582528 bytes

[2021-09-28 16:45:55,215]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-28 16:45:55,215]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:56,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13058048 bytes

[2021-09-28 16:45:56,977]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-09-28 17:24:54,973]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-09-28 17:24:54,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:54,974]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:55,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34906112 bytes

[2021-09-28 17:24:55,154]mapper_test.py:156:[INFO]: area: 263 level: 5
[2021-09-28 17:24:55,154]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:56,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 13737984 bytes

[2021-09-28 17:24:56,883]mapper_test.py:220:[INFO]: area: 343 level: 5
[2021-10-09 10:40:22,997]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-09 10:40:22,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:22,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:23,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34942976 bytes

[2021-10-09 10:40:23,125]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-09 10:40:23,125]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:23,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 8830976 bytes

[2021-10-09 10:40:23,285]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-09 11:22:59,537]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-09 11:22:59,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:59,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:59,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34725888 bytes

[2021-10-09 11:22:59,663]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-09 11:22:59,663]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:59,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 8871936 bytes

[2021-10-09 11:22:59,812]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-09 16:30:46,832]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-09 16:30:46,833]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:46,833]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:46,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34668544 bytes

[2021-10-09 16:30:46,964]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-09 16:30:46,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:47,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 11767808 bytes

[2021-10-09 16:30:47,862]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-09 16:47:56,312]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-09 16:47:56,312]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:56,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:56,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34689024 bytes

[2021-10-09 16:47:56,500]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-09 16:47:56,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:57,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-09 16:47:57,413]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-12 10:55:59,179]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-12 10:55:59,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:55:59,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:55:59,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34742272 bytes

[2021-10-12 10:55:59,353]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-12 10:55:59,353]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:56:01,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-10-12 10:56:01,233]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-12 11:17:05,847]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-12 11:17:05,848]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:05,848]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:05,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34885632 bytes

[2021-10-12 11:17:05,981]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-12 11:17:05,982]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:06,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 8097792 bytes

[2021-10-12 11:17:06,144]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-12 13:31:27,070]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-12 13:31:27,070]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:31:27,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:31:27,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35065856 bytes

[2021-10-12 13:31:27,203]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-12 13:31:27,203]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:31:29,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12226560 bytes

[2021-10-12 13:31:29,075]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-12 15:02:07,114]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-12 15:02:07,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:02:07,114]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:02:07,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34893824 bytes

[2021-10-12 15:02:07,247]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-12 15:02:07,247]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:02:09,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12607488 bytes

[2021-10-12 15:02:09,078]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-12 18:46:56,753]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-12 18:46:56,754]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:46:56,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:46:56,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34697216 bytes

[2021-10-12 18:46:56,933]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-12 18:46:56,934]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:46:58,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12443648 bytes

[2021-10-12 18:46:58,830]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-18 11:40:24,083]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-18 11:40:24,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:40:24,085]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:40:24,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34578432 bytes

[2021-10-18 11:40:24,222]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-18 11:40:24,222]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:40:26,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-10-18 11:40:26,135]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-18 12:03:25,215]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-18 12:03:25,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:25,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:25,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34693120 bytes

[2021-10-18 12:03:25,349]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-18 12:03:25,350]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:25,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 7139328 bytes

[2021-10-18 12:03:25,396]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-19 14:11:22,458]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-19 14:11:22,459]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:22,459]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:22,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34783232 bytes

[2021-10-19 14:11:22,589]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-19 14:11:22,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:22,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 7192576 bytes

[2021-10-19 14:11:22,632]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-22 13:31:12,402]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-22 13:31:12,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:31:12,403]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:31:12,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34951168 bytes

[2021-10-22 13:31:12,585]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-22 13:31:12,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:31:12,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 10035200 bytes

[2021-10-22 13:31:12,727]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-22 13:52:05,524]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-22 13:52:05,524]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:52:05,524]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:52:05,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34967552 bytes

[2021-10-22 13:52:05,654]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-22 13:52:05,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:52:05,796]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 9846784 bytes

[2021-10-22 13:52:05,797]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-22 14:01:43,369]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-22 14:01:43,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:43,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:43,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35082240 bytes

[2021-10-22 14:01:43,503]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-22 14:01:43,503]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:43,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 7270400 bytes

[2021-10-22 14:01:43,549]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-22 14:05:04,159]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-22 14:05:04,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:04,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:04,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34836480 bytes

[2021-10-22 14:05:04,349]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-22 14:05:04,349]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:04,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 7110656 bytes

[2021-10-22 14:05:04,415]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-23 13:30:09,538]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-23 13:30:09,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:30:09,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:30:09,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34676736 bytes

[2021-10-23 13:30:09,670]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-23 13:30:09,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:30:11,473]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :353
score:100
	Report mapping result:
		klut_size()     :369
		klut.num_gates():353
		max delay       :5
		max area        :353
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :96
		LUT fanins:3	 numbers :105
		LUT fanins:4	 numbers :152
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-10-23 13:30:11,474]mapper_test.py:224:[INFO]: area: 353 level: 5
[2021-10-24 17:41:38,729]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-24 17:41:38,730]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:41:38,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:41:38,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34680832 bytes

[2021-10-24 17:41:38,860]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-24 17:41:38,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:41:40,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :353
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12447744 bytes

[2021-10-24 17:41:40,689]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-24 18:02:06,408]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-24 18:02:06,408]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:02:06,408]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:02:06,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34697216 bytes

[2021-10-24 18:02:06,586]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-24 18:02:06,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:02:08,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
	current map manager:
		current min nodes:580
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :343
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :350
score:100
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-10-24 18:02:08,418]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-26 10:25:03,693]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-26 10:25:03,693]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:03,693]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:03,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34615296 bytes

[2021-10-26 10:25:03,877]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-26 10:25:03,877]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:03,933]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	current map manager:
		current min nodes:580
		current min depth:11
	Report mapping result:
		klut_size()     :320
		klut.num_gates():304
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :112
		LUT fanins:4	 numbers :137
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 6868992 bytes

[2021-10-26 10:25:03,934]mapper_test.py:224:[INFO]: area: 304 level: 5
[2021-10-26 10:59:52,217]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-26 10:59:52,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:59:52,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:59:52,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34758656 bytes

[2021-10-26 10:59:52,351]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-26 10:59:52,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:59:54,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :320
		klut.num_gates():304
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :112
		LUT fanins:4	 numbers :137
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-10-26 10:59:54,299]mapper_test.py:224:[INFO]: area: 304 level: 5
[2021-10-26 11:20:58,150]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-26 11:20:58,150]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:20:58,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:20:58,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34713600 bytes

[2021-10-26 11:20:58,338]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-26 11:20:58,339]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:00,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :326
		klut.num_gates():310
		max delay       :5
		max area        :353
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :139
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 11747328 bytes

[2021-10-26 11:21:00,150]mapper_test.py:224:[INFO]: area: 310 level: 5
[2021-10-26 12:19:03,422]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-26 12:19:03,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:03,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:03,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34881536 bytes

[2021-10-26 12:19:03,554]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-26 12:19:03,554]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:05,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 12161024 bytes

[2021-10-26 12:19:05,378]mapper_test.py:224:[INFO]: area: 343 level: 5
[2021-10-26 14:12:36,539]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-26 14:12:36,539]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:36,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:36,670]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34615296 bytes

[2021-10-26 14:12:36,674]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-26 14:12:36,674]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:36,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :320
		klut.num_gates():304
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :112
		LUT fanins:4	 numbers :137
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 6991872 bytes

[2021-10-26 14:12:36,723]mapper_test.py:224:[INFO]: area: 304 level: 5
[2021-10-29 16:09:41,409]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-10-29 16:09:41,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:41,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:41,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35024896 bytes

[2021-10-29 16:09:41,595]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-10-29 16:09:41,595]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:41,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :401
		klut.num_gates():385
		max delay       :5
		max area        :385
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :178
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-10-29 16:09:41,646]mapper_test.py:224:[INFO]: area: 385 level: 5
[2021-11-03 09:51:10,817]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-03 09:51:10,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:10,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:10,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34869248 bytes

[2021-11-03 09:51:10,955]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-03 09:51:10,956]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:11,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :401
		klut.num_gates():385
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :178
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig_output.v
	Peak memory: 7880704 bytes

[2021-11-03 09:51:11,031]mapper_test.py:226:[INFO]: area: 385 level: 5
[2021-11-03 10:03:18,377]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-03 10:03:18,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:18,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:18,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34881536 bytes

[2021-11-03 10:03:18,510]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-03 10:03:18,510]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:18,586]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :393
		klut.num_gates():377
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :180
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig_output.v
	Peak memory: 8110080 bytes

[2021-11-03 10:03:18,587]mapper_test.py:226:[INFO]: area: 377 level: 5
[2021-11-03 13:43:17,647]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-03 13:43:17,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:17,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:17,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34918400 bytes

[2021-11-03 13:43:17,783]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-03 13:43:17,783]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:17,901]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :393
		klut.num_gates():377
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :180
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig_output.v
	Peak memory: 8155136 bytes

[2021-11-03 13:43:17,902]mapper_test.py:226:[INFO]: area: 377 level: 5
[2021-11-03 13:49:33,606]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-03 13:49:33,606]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:33,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:33,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34983936 bytes

[2021-11-03 13:49:33,740]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-03 13:49:33,740]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:33,857]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :393
		klut.num_gates():377
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :131
		LUT fanins:4	 numbers :180
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig_output.v
	Peak memory: 8028160 bytes

[2021-11-03 13:49:33,858]mapper_test.py:226:[INFO]: area: 377 level: 5
[2021-11-04 15:56:26,318]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-04 15:56:26,320]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:26,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:26,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34893824 bytes

[2021-11-04 15:56:26,502]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-04 15:56:26,502]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:26,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig_output.v
	Peak memory: 8224768 bytes

[2021-11-04 15:56:26,594]mapper_test.py:226:[INFO]: area: 298 level: 5
[2021-11-16 12:27:44,366]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-16 12:27:44,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:44,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:44,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34689024 bytes

[2021-11-16 12:27:44,550]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-16 12:27:44,551]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:44,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.011453 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6828032 bytes

[2021-11-16 12:27:44,607]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-16 14:16:40,436]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-16 14:16:40,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:40,437]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:40,565]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34668544 bytes

[2021-11-16 14:16:40,569]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-16 14:16:40,569]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:40,617]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.011074 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6942720 bytes

[2021-11-16 14:16:40,618]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-16 14:23:00,418]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-16 14:23:00,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:00,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:00,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34852864 bytes

[2021-11-16 14:23:00,556]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-16 14:23:00,557]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:00,631]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.017511 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6819840 bytes

[2021-11-16 14:23:00,632]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-17 16:35:40,377]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-17 16:35:40,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:40,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:40,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34615296 bytes

[2021-11-17 16:35:40,511]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-17 16:35:40,511]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:40,561]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.011703 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6856704 bytes

[2021-11-17 16:35:40,562]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-18 10:18:10,825]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-18 10:18:10,825]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:10,825]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:10,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34930688 bytes

[2021-11-18 10:18:10,964]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-18 10:18:10,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:11,024]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.021869 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7647232 bytes

[2021-11-18 10:18:11,025]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-23 16:11:01,528]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-23 16:11:01,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:01,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:01,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34861056 bytes

[2021-11-23 16:11:01,703]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-23 16:11:01,703]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:01,764]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.022966 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7700480 bytes

[2021-11-23 16:11:01,765]mapper_test.py:228:[INFO]: area: 343 level: 5
[2021-11-23 16:41:59,504]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-23 16:41:59,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:59,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:59,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34738176 bytes

[2021-11-23 16:41:59,640]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-23 16:41:59,641]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:59,700]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.022276 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7565312 bytes

[2021-11-23 16:41:59,701]mapper_test.py:228:[INFO]: area: 343 level: 5
[2021-11-24 11:38:29,348]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 11:38:29,348]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:29,349]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:29,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34594816 bytes

[2021-11-24 11:38:29,482]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 11:38:29,482]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:29,522]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.00068 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6828032 bytes

[2021-11-24 11:38:29,523]mapper_test.py:228:[INFO]: area: 343 level: 5
[2021-11-24 12:01:43,740]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 12:01:43,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:43,741]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:43,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 35012608 bytes

[2021-11-24 12:01:43,870]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 12:01:43,870]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:43,907]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.000689 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 6983680 bytes

[2021-11-24 12:01:43,907]mapper_test.py:228:[INFO]: area: 343 level: 5
[2021-11-24 12:05:21,262]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 12:05:21,262]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:21,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:21,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34709504 bytes

[2021-11-24 12:05:21,392]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 12:05:21,393]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:21,466]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.01789 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7147520 bytes

[2021-11-24 12:05:21,466]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-24 12:11:04,619]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 12:11:04,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:04,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:04,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34852864 bytes

[2021-11-24 12:11:04,800]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 12:11:04,800]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:04,844]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00346 secs
	Report mapping result:
		klut_size()     :275
		klut.num_gates():259
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :199
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7491584 bytes

[2021-11-24 12:11:04,845]mapper_test.py:228:[INFO]: area: 259 level: 7
[2021-11-24 12:57:19,811]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 12:57:19,811]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:19,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:19,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34705408 bytes

[2021-11-24 12:57:19,942]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 12:57:19,943]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:19,991]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.011285 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 7049216 bytes

[2021-11-24 12:57:19,991]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-24 13:07:07,925]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 13:07:07,925]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:07:07,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:07:08,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34906112 bytes

[2021-11-24 13:07:08,056]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 13:07:08,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:07:09,906]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.011107 secs
Mapping time: 0.011689 secs
	Report mapping result:
		klut_size()     :314
		klut.num_gates():298
		max delay       :5
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 12279808 bytes

[2021-11-24 13:07:09,907]mapper_test.py:228:[INFO]: area: 298 level: 5
[2021-11-24 13:30:19,221]mapper_test.py:79:[INFO]: run case "s1494_comb"
[2021-11-24 13:30:19,222]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:19,222]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:19,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     565.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     343.0.  Edge =     1100.  Cut =     2652.  T =     0.00 sec
P:  Del =    5.00.  Ar =     286.0.  Edge =     1002.  Cut =     2621.  T =     0.00 sec
P:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
E:  Del =    5.00.  Ar =     276.0.  Edge =      970.  Cut =     2621.  T =     0.00 sec
F:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
E:  Del =    5.00.  Ar =     264.0.  Edge =      968.  Cut =     2405.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      913.  Cut =     2251.  T =     0.00 sec
A:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
E:  Del =    5.00.  Ar =     263.0.  Edge =      909.  Cut =     2241.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %
Peak memory: 34828288 bytes

[2021-11-24 13:30:19,407]mapper_test.py:160:[INFO]: area: 263 level: 5
[2021-11-24 13:30:19,407]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:21,289]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
Mapping time: 0.000665 secs
Mapping time: 0.000676 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():343
		max delay       :5
		max area        :343
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :118
		LUT fanins:4	 numbers :148
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v
	Peak memory: 12423168 bytes

[2021-11-24 13:30:21,289]mapper_test.py:228:[INFO]: area: 343 level: 5
