Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 20:40:37 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GameController_control_sets_placed.rpt
| Design       : GameController
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      7 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           20 |
| Yes          | No                    | No                     |              64 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------+--------------------------------+------------------+----------------+
|        Clock Signal        |     Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------+--------------------------------+------------------+----------------+
|  ScoreBoard/clk/CLK        |                       |                                |                3 |              6 |
|  clkgen/inst/CLKGame       |                       |                                |                5 |              7 |
|  clkgen/inst/CLKPixel      |                       | VSync/HS/clear                 |                3 |             10 |
|  clkgen/inst/CLKPixel      | VSync/HS/E[0]         | VSync/HS/SR[0]                 |                3 |             10 |
|  clkgen/inst/CLKGame       |                       | ScoreBoard/clk/CLK_0           |                3 |             11 |
|  genClocks[1].genClock/CLK |                       |                                |                7 |             12 |
|  clkgen/inst/CLKGame       |                       | Player2/aiPlayer/moveClock/CLK |                4 |             14 |
|  clkgen/inst/CLKGame       |                       | Player1/moveClock/CLK          |                4 |             14 |
|  CLK100MHZ_IBUF            |                       |                                |                9 |             16 |
|  clkgen/inst/CLKGame       |                       | genClocks[1].genClock/CLK_0    |                6 |             21 |
|  CLK_1                     | Player2/aiPlayer/yPos |                                |               11 |             32 |
|  CLK_0                     | Player1/yPos          |                                |                8 |             32 |
+----------------------------+-----------------------+--------------------------------+------------------+----------------+


