INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/mux3_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/shifter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/shifter_unit_sim/new/shifter_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit_tb
