
*** Running vivado
    with args -log main_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_tb.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 381.430 ; gain = 45.801
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/utils_1/imports/synth_1/Main.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/utils_1/imports/synth_1/Main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main_tb -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9656
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 821.750 ; gain = 409.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_tb' [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main_tb.v:23]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main.v:22]
WARNING: [Synth 8-6104] Input port 'RST' has an internal driver [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main.v:30]
ERROR: [Synth 8-660] unable to resolve 'Multiplexor' [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'main_tb' [C:/Users/Esteban Chinchilla/Tarea 3/Tarea 3.srcs/sources_1/new/main_tb.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 912.043 ; gain = 499.828
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon May  1 11:19:49 2023...
