

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Wed May 15 15:49:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1371577|  1371577|  13.716 ms|  13.716 ms|  1371577|  1371577|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_1  |  1370920|  1370920|    274184|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 37 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 3 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add21239_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add21239_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gate_f = alloca i64 1" [lstm_hls/rnn.cpp:68]   --->   Operation 45 'alloca' 'gate_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gate_i = alloca i64 1" [lstm_hls/rnn.cpp:69]   --->   Operation 46 'alloca' 'gate_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%stat_C = alloca i64 1" [lstm_hls/rnn.cpp:70]   --->   Operation 47 'alloca' 'stat_C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%C_t = alloca i64 1" [lstm_hls/rnn.cpp:71]   --->   Operation 48 'alloca' 'C_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gate_o = alloca i64 1" [lstm_hls/rnn.cpp:72]   --->   Operation 49 'alloca' 'gate_o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%h_t = alloca i64 1" [lstm_hls/rnn.cpp:73]   --->   Operation 50 'alloca' 'h_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%vec_i = alloca i64 1" [lstm_hls/rnn.cpp:75]   --->   Operation 51 'alloca' 'vec_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%vec_tmp = alloca i64 1" [lstm_hls/rnn.cpp:76]   --->   Operation 52 'alloca' 'vec_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln80 = store i3 0, i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 59 'store' 'store_ln80' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_1, i32 %gate_f"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_2, i32 %gate_i"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_3, i32 %stat_C"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_4, i32 %C_t"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_5, i32 %gate_o"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_6, i32 %h_t"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_107_2" [lstm_hls/rnn.cpp:80]   --->   Operation 66 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%i_10 = load i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 67 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.74ns)   --->   "%icmp_ln80 = icmp_eq  i3 %i_10, i3 5" [lstm_hls/rnn.cpp:80]   --->   Operation 68 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.74ns)   --->   "%add_ln80 = add i3 %i_10, i3 1" [lstm_hls/rnn.cpp:80]   --->   Operation 69 'add' 'add_ln80' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_107_2.split, void %for.inc213.preheader" [lstm_hls/rnn.cpp:80]   --->   Operation 70 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_10, i2 0" [lstm_hls/rnn.cpp:80]   --->   Operation 71 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.97ns)   --->   "%call_ln80 = call void @infer_Pipeline_VITIS_LOOP_107_2, i3 %i_10, i5 %p_shl, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:80]   --->   Operation 72 'call' 'call_ln80' <Predicate = (!icmp_ln80)> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln80 = store i3 %add_ln80, i3 %i" [lstm_hls/rnn.cpp:80]   --->   Operation 73 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_3 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_193_15, i32 %h_t, i32 %add21239_loc, i32 %Weight_lc_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln80 = call void @infer_Pipeline_VITIS_LOOP_107_2, i3 %i_10, i5 %p_shl, i32 %input_r, i32 %vec_i" [lstm_hls/rnn.cpp:80]   --->   Operation 75 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_108_3, i32 %h_t, i32 %vec_i"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_108_3, i32 %h_t, i32 %vec_i"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_f, i32 %Bias0_f"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_f, i32 %Bias0_f"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_1, i32 %vec_tmp, i32 %gate_f"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_1, i32 %vec_tmp, i32 %gate_f"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_i, i32 %Bias0_i"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_i, i32 %Bias0_i"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_11, i32 %vec_tmp, i32 %gate_i"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_11, i32 %vec_tmp, i32 %gate_i"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c, i32 %Bias0_c"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_c, i32 %Bias0_c"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %vec_tmp, i32 %stat_C"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_1, i32 %vec_tmp, i32 %stat_C"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11, i32 %vec_i, i32 %vec_tmp, i32 %Weight0_o, i32 %Bias0_o"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_12, i32 %vec_tmp, i32 %gate_o"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_22_12, i32 %vec_tmp, i32 %gate_o"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_170_12, i32 %vec_tmp"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_170_12, i32 %vec_tmp"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_1, i32 %C_t, i32 %gate_f, i32 %vec_tmp"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_1, i32 %C_t, i32 %gate_f, i32 %vec_tmp"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_13, i32 %gate_i, i32 %stat_C, i32 %C_t"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_13, i32 %gate_i, i32 %stat_C, i32 %C_t"   --->   Operation 99 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_45_1, i32 %C_t, i32 %vec_tmp"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_45_1, i32 %C_t, i32 %vec_tmp"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_181_13, i32 %vec_tmp"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_181_13, i32 %vec_tmp"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %C_t, i32 %vec_tmp"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_34_14, i32 %C_t, i32 %vec_tmp"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_15, i32 %vec_tmp, i32 %gate_o, i32 %h_t"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [lstm_hls/rnn.cpp:80]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [lstm_hls/rnn.cpp:80]   --->   Operation 108 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_56_15, i32 %vec_tmp, i32 %gate_o, i32 %h_t"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_107_2" [lstm_hls/rnn.cpp:80]   --->   Operation 110 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln0 = call void @infer_Pipeline_VITIS_LOOP_193_15, i32 %h_t, i32 %add21239_loc, i32 %Weight_lc_0"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 4> <Delay = 6.01>
ST_38 : Operation 112 [1/1] (0.00ns)   --->   "%add21239_loc_load = load i32 %add21239_loc"   --->   Operation 112 'load' 'add21239_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : [1/1] (0.57ns)   --->   Input mux for Operation 113 '%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487'
ST_38 : Operation 113 [5/5] (5.44ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 113 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 5> <Delay = 6.01>
ST_39 : Operation 114 [4/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 114 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 6> <Delay = 6.01>
ST_40 : Operation 115 [3/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 115 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 7> <Delay = 6.01>
ST_41 : Operation 116 [2/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 116 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 8> <Delay = 6.01>
ST_42 : Operation 117 [1/5] (6.01ns)   --->   "%res_0_write_assign = fadd i32 %add21239_loc_load, i32 0.156487" [lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194]   --->   Operation 117 'fadd' 'res_0_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln203 = ret i32 %res_0_write_assign" [lstm_hls/rnn.cpp:203]   --->   Operation 118 'ret' 'ret_ln203' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'store' operation ('store_ln80', lstm_hls/rnn.cpp:80) of constant 0 on local variable 'i' [27]  (0.489 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.723ns
The critical path consists of the following:
	'load' operation ('i', lstm_hls/rnn.cpp:80) on local variable 'i' [30]  (0.000 ns)
	'call' operation ('call_ln80', lstm_hls/rnn.cpp:80) to 'infer_Pipeline_VITIS_LOOP_107_2' [38]  (2.976 ns)
	blocking operation 0.7465 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 6.018ns
The critical path consists of the following:
	'load' operation ('add21239_loc_load') on local variable 'add21239_loc' [59]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.570 ns)
'fadd' operation ('res[0]', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194) [60]  (5.448 ns)

 <State 39>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('res[0]', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194) [60]  (6.018 ns)

 <State 40>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('res[0]', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194) [60]  (6.018 ns)

 <State 41>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('res[0]', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194) [60]  (6.018 ns)

 <State 42>: 6.018ns
The critical path consists of the following:
	'fadd' operation ('res[0]', lstm_hls/rnn.cpp:46->lstm_hls/rnn.cpp:194) [60]  (6.018 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
