// Seed: 2914939523
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_4;
  always @(id_4 - {id_4, 1} or id_2) begin
    id_1 <= 1;
  end
endmodule
