Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" --output-directory="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/" --report-file="bsf:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.qsys"
Progress: Loading SoC/MPSoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding memory_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding sysid_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_0
Progress: Adding memory_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_1
Progress: Adding cpu_1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_1
Progress: Adding sysid_1 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_1
Progress: Adding memory_shared [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_shared
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MPSoC.sysid_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MPSoC.sysid_0: Time stamp will be automatically updated when this component is generated.
Info: MPSoC.sysid_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MPSoC.sysid_1: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" --output-directory="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.html" --report-file="sopcinfo:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.sopcinfo" --report-file="cmp:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.cmp" --report-file="qip:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.qip" --report-file=svd --report-file="regmap:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.regmap" --report-file="debuginfo:D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC.qsys" --language=VERILOG
Progress: Loading SoC/MPSoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding memory_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding sysid_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_0
Progress: Adding memory_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_1
Progress: Adding cpu_1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding timer_1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_1
Progress: Adding sysid_1 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_1
Progress: Adding memory_shared [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory_shared
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MPSoC.sysid_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MPSoC.sysid_0: Time stamp will be automatically updated when this component is generated.
Info: MPSoC.sysid_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MPSoC.sysid_1: Time stamp will be automatically updated when this component is generated.
Info: MPSoC: Generating MPSoC "MPSoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 49 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 45 connections
Info: merlin_translator_transform: After transform: 27 modules, 99 connections
Info: merlin_domain_transform: After transform: 54 modules, 272 connections
Info: merlin_router_transform: After transform: 69 modules, 326 connections
Info: merlin_traffic_limiter_transform: After transform: 71 modules, 334 connections
Info: merlin_network_to_switch_transform: After transform: 100 modules, 401 connections
Info: limiter_update_transform: After transform: 100 modules, 403 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 106 modules, 508 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 60 connections
Info: merlin_mm_transform: After transform: 13 modules, 60 connections
Info: merlin_interrupt_mapper_transform: After transform: 15 modules, 66 connections
Info: reset_adaptation_transform: After transform: 23 modules, 80 connections
Info: memory_0: Starting RTL generation for module 'MPSoC_memory_0'
Info: memory_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MPSoC_memory_0 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0001_memory_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0001_memory_0_gen//MPSoC_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info: memory_0: Done RTL generation for module 'MPSoC_memory_0'
Info: memory_0: "MPSoC" instantiated altera_avalon_onchip_memory2 "memory_0"
Info: cpu_0: Starting RTL generation for module 'MPSoC_cpu_0'
Info: cpu_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu_0 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0002_cpu_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0002_cpu_0_gen//MPSoC_cpu_0_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_0: # 2025.12.13 13:16:35 (*) Starting Nios II generation
Info: cpu_0: # 2025.12.13 13:16:35 (*)   Checking for plaintext license.
Info: cpu_0: # 2025.12.13 13:16:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_0: # 2025.12.13 13:16:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2025.12.13 13:16:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2025.12.13 13:16:36 (*)   Plaintext license not found.
Info: cpu_0: # 2025.12.13 13:16:36 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2025.12.13 13:16:37 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_0: # 2025.12.13 13:16:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_0: # 2025.12.13 13:16:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_0: # 2025.12.13 13:16:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu_0: # 2025.12.13 13:16:37 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2025.12.13 13:16:37 (*)   Creating all objects for CPU
Info: cpu_0: # 2025.12.13 13:16:37 (*)     Pipeline frontend
Info: cpu_0: # 2025.12.13 13:16:38 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2025.12.13 13:16:40 (*)   Creating encrypted RTL
Info: cpu_0: # 2025.12.13 13:16:41 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'MPSoC_cpu_0'
Info: cpu_0: "MPSoC" instantiated altera_nios2_qsys "cpu_0"
Info: jtag_uart_0: Starting RTL generation for module 'MPSoC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MPSoC_jtag_uart_0 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0003_jtag_uart_0_gen//MPSoC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'MPSoC_jtag_uart_0'
Info: jtag_uart_0: "MPSoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: timer_0: Starting RTL generation for module 'MPSoC_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MPSoC_timer_0 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0004_timer_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0004_timer_0_gen//MPSoC_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'MPSoC_timer_0'
Info: timer_0: "MPSoC" instantiated altera_avalon_timer "timer_0"
Info: sysid_0: "MPSoC" instantiated altera_avalon_sysid_qsys "sysid_0"
Info: memory_1: Starting RTL generation for module 'MPSoC_memory_1'
Info: memory_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MPSoC_memory_1 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0006_memory_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0006_memory_1_gen//MPSoC_memory_1_component_configuration.pl  --do_build_sim=0  ]
Info: memory_1: Done RTL generation for module 'MPSoC_memory_1'
Info: memory_1: "MPSoC" instantiated altera_avalon_onchip_memory2 "memory_1"
Info: cpu_1: Starting RTL generation for module 'MPSoC_cpu_1'
Info: cpu_1:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu_1 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0007_cpu_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0007_cpu_1_gen//MPSoC_cpu_1_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_1: # 2025.12.13 13:16:42 (*) Starting Nios II generation
Info: cpu_1: # 2025.12.13 13:16:42 (*)   Checking for plaintext license.
Info: cpu_1: # 2025.12.13 13:16:43 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_1: # 2025.12.13 13:16:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_1: # 2025.12.13 13:16:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_1: # 2025.12.13 13:16:43 (*)   Plaintext license not found.
Info: cpu_1: # 2025.12.13 13:16:43 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_1: # 2025.12.13 13:16:44 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu_1: # 2025.12.13 13:16:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_1: # 2025.12.13 13:16:44 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu_1: # 2025.12.13 13:16:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu_1: # 2025.12.13 13:16:44 (*)   Elaborating CPU configuration settings
Info: cpu_1: # 2025.12.13 13:16:44 (*)   Creating all objects for CPU
Info: cpu_1: # 2025.12.13 13:16:45 (*)     Pipeline frontend
Info: cpu_1: # 2025.12.13 13:16:46 (*)   Generating RTL from CPU objects
Info: cpu_1: # 2025.12.13 13:16:47 (*)   Creating encrypted RTL
Info: cpu_1: # 2025.12.13 13:16:48 (*) Done Nios II generation
Info: cpu_1: Done RTL generation for module 'MPSoC_cpu_1'
Info: cpu_1: "MPSoC" instantiated altera_nios2_qsys "cpu_1"
Info: memory_shared: Starting RTL generation for module 'MPSoC_memory_shared'
Info: memory_shared:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MPSoC_memory_shared --dir=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0008_memory_shared_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0435_1785987100059082277.dir/0008_memory_shared_gen//MPSoC_memory_shared_component_configuration.pl  --do_build_sim=0  ]
Info: memory_shared: Done RTL generation for module 'MPSoC_memory_shared'
Info: memory_shared: "MPSoC" instantiated altera_avalon_onchip_memory2 "memory_shared"
Info: pipeline_bridge_swap_transform: After transform: 94 modules, 308 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 308 connections
Info: mm_interconnect_0: "MPSoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "MPSoC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "MPSoC" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "MPSoC" instantiated altera_reset_controller "rst_controller"
Info: cpu_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: cpu_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_0_jtag_debug_module_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_003"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_005: "mm_interconnect_0" instantiated altera_merlin_router "id_router_005"
Info: id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info: id_router_007: "mm_interconnect_0" instantiated altera_merlin_router "id_router_007"
Info: id_router_010: "mm_interconnect_0" instantiated altera_merlin_router "id_router_010"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: MPSoC: Done "MPSoC" with 38 modules, 69 files, 3139300 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
