{"Source Block": ["oh/ecfg/hdl/ecfg.v@184:194@HdlIdDef", "   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@183:193", "   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n"], ["oh/ecfg/hdl/ecfg.v@182:192", "   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n"], ["oh/ecfg/hdl/ecfg.v@189:199", "   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n   wire \tecfg_cfgrx_write;\n"], ["oh/ecfg/hdl/ecfg.v@181:191", "   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n"], ["oh/ecfg/hdl/ecfg.v@180:190", "   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n"], ["oh/ecfg/hdl/ecfg.v@188:198", "   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire         ecfg_match;\n   wire \tecfg_regmux;\n   wire [31:0] \tecfg_reg_mux;\n   wire \tecfg_cfgtx_write;\n"], ["oh/ecfg/hdl/ecfg.v@179:189", "   \n   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [10:0] \tecfg_datain_reg;\n   reg [10:0] \tecfg_dataout_reg;\n"]], "Diff Content": {"Delete": [], "Add": [[189, "   reg [7:0] \tecfg_debug_reg;\n"]]}}