state*
__pycache__/
tmp
.Xil
build/
vivado*
dummy
fpga