                         Chronologic VCS (TM)
      Version R-2020.12-SP2-1_Full64 -- Wed Dec  6 04:12:30 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'test/testbench.sv'
Parsing included file 'src/sys_defs.svh'.
Back to file 'test/testbench.sv'.
Parsing design file 'src/top.sv'
Parsing design file 'src/sys_defs.svh'
Parsing design file '../LMS/src/LMS.sv'
Parsing design file '../LMS/memory/verilog/SRAM_128_12.v'
Parsing design file '../Shat/src/Shat.sv'
Parsing design file '../W/src/W.sv'
Parsing design file '../W_top/src/W_top.sv'
Parsing design file '../LPD/src/LPD.sv'
Parsing design file '../QNS/src/mod2.v'
Top Level Modules:
       testbench
No TimeScale specified
Starting vcs inline pass...

5 modules and 0 UDP read.
recompiling module testbench
recompiling module LMS
recompiling module Shat
recompiling module W
recompiling module mod2
All of 5 modules done
make[1]: Entering directory '/home/rsomvan/VSLI_598/eecs598-02-fa-2023/verilog/TOP/csrc'
make[1]: Leaving directory '/home/rsomvan/VSLI_598/eecs598-02-fa-2023/verilog/TOP/csrc'
make[1]: Entering directory '/home/rsomvan/VSLI_598/eecs598-02-fa-2023/verilog/TOP/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/caen/vcs-2020.12-SP2-1/linux64/lib -L/usr/caen/vcs-2020.12-SP2-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _100518_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2020.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /usr/caen/vcs-2020.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/rsomvan/VSLI_598/eecs598-02-fa-2023/verilog/TOP/csrc'
CPU time: .334 seconds to compile + .230 seconds to elab + .150 seconds to link
