#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr  5 14:22:08 2024
# Process ID: 24976
# Current directory: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17916 K:\Z01_ArchiveProj\00_Project\03_DESD\07_LAB2\01_proj\jstkLab2\jstkLab2.xpr
# Log file: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/vivado.log
# Journal file: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.xpr
update_compile_order -fileset sources_1
open_bd_design {K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.srcs/sources_1/bd/jsk_top/jsk_top.bd}
set_property  ip_repo_paths  K:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE/AXI4-Stream_UART [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  K:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
set_property location {2 443 -287} [get_bd_cells AXI4Stream_UART_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "jsk_top" 
endgroup
set_property location {0.5 35 -132} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "jsk_top" 
set_property location {1 87 70} [get_bd_cells clk_wiz_0]
set_property location {1.5 425 95} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout -routing
set_property location {1 123 213} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout -routing
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "jsk_top" 
save_bd_design
