===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 39.0677 seconds

  ----Wall Time----  ----Name----
    4.3459 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.6118 (  9.2%)    Parse modules
    0.6959 (  1.8%)    Verify circuit
   20.5866 ( 52.7%)  'firrtl.circuit' Pipeline
    1.5608 (  4.0%)    'firrtl.module' Pipeline
    1.4677 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0930 (  0.2%)      LowerCHIRRTLPass
    0.1331 (  0.3%)    InferWidths
    0.8995 (  2.3%)    InferResets
    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0873 (  0.2%)    WireDFT
    0.0911 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7895 (  2.0%)    LowerFIRRTLTypes
    8.4543 ( 21.6%)    'firrtl.module' Pipeline
    0.8782 (  2.2%)      ExpandWhens
    0.0253 (  0.1%)      RemoveInvalid
    7.0622 ( 18.1%)      Canonicalizer
    0.4885 (  1.3%)      InferReadWrite
    0.6526 (  1.7%)    Inliner
    1.3105 (  3.4%)    IMConstProp
    0.0839 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0802 (  0.2%)    BlackBoxReader
    0.0801 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.3678 ( 13.7%)    'firrtl.module' Pipeline
    5.3678 ( 13.7%)      Canonicalizer
    0.5151 (  1.3%)    RemoveUnusedPorts
    0.0799 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4787 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.1214 ( 10.5%)  LowerFIRRTLToHW
    0.0789 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.6289 ( 11.8%)  'hw.module' Pipeline
    1.0307 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8585 (  7.3%)    Canonicalizer
    0.7397 (  1.9%)    HWCleanup
    0.9346 (  2.4%)  'hw.module' Pipeline
    0.0880 (  0.2%)    HWLegalizeModules
    0.8465 (  2.2%)    PrettifyVerilog
    4.2236 ( 10.8%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   39.0677 (100.0%)  Total

{
  totalTime: 39.096,
  maxMemory: 740900864
}
