// Seed: 2021429048
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5
);
  wire id_7;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    id_15,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13
);
  always id_3 = id_7;
  supply1 id_16;
  assign id_9 = -1'b0;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_0,
      id_3,
      id_3,
      id_13
  );
  wire id_19;
  assign id_16 = 1 | 1;
endmodule
