<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flgb2104-1-e</Part>
        <TopModelName>array_io</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.581</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>4</Average-caseLatency>
            <Worst-caseLatency>4</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>5</Interval-min>
            <Interval-max>5</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>1165</FF>
            <LUT>2029</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>array_io</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_0_din</name>
            <Object>d_o_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_0_full_n</name>
            <Object>d_o_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_0_write</name>
            <Object>d_o_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_1_din</name>
            <Object>d_o_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_1_full_n</name>
            <Object>d_o_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_1_write</name>
            <Object>d_o_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_2_din</name>
            <Object>d_o_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_2_full_n</name>
            <Object>d_o_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_2_write</name>
            <Object>d_o_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_3_din</name>
            <Object>d_o_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_3_full_n</name>
            <Object>d_o_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_3_write</name>
            <Object>d_o_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_4_din</name>
            <Object>d_o_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_4_full_n</name>
            <Object>d_o_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_4_write</name>
            <Object>d_o_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_5_din</name>
            <Object>d_o_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_5_full_n</name>
            <Object>d_o_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_5_write</name>
            <Object>d_o_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_6_din</name>
            <Object>d_o_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_6_full_n</name>
            <Object>d_o_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_6_write</name>
            <Object>d_o_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_7_din</name>
            <Object>d_o_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_7_full_n</name>
            <Object>d_o_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_o_7_write</name>
            <Object>d_o_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_0_dout</name>
            <Object>d_i_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_0_empty_n</name>
            <Object>d_i_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_0_read</name>
            <Object>d_i_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_1_dout</name>
            <Object>d_i_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_1_empty_n</name>
            <Object>d_i_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_1_read</name>
            <Object>d_i_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_2_dout</name>
            <Object>d_i_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_2_empty_n</name>
            <Object>d_i_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_2_read</name>
            <Object>d_i_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_3_dout</name>
            <Object>d_i_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_3_empty_n</name>
            <Object>d_i_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_3_read</name>
            <Object>d_i_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_4_dout</name>
            <Object>d_i_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_4_empty_n</name>
            <Object>d_i_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_4_read</name>
            <Object>d_i_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_5_dout</name>
            <Object>d_i_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_5_empty_n</name>
            <Object>d_i_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_5_read</name>
            <Object>d_i_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_6_dout</name>
            <Object>d_i_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_6_empty_n</name>
            <Object>d_i_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_6_read</name>
            <Object>d_i_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_7_dout</name>
            <Object>d_i_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_7_empty_n</name>
            <Object>d_i_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>d_i_7_read</name>
            <Object>d_i_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>array_io</ModuleName>
            <BindInstances>add_ln69_fu_180_p2 add_ln69_1_fu_194_p2 add_ln69_2_fu_208_p2 add_ln69_3_fu_222_p2 add_ln69_4_fu_236_p2 add_ln69_5_fu_250_p2 add_ln69_6_fu_264_p2 add_ln69_7_fu_278_p2 add_ln69_8_fu_284_p2 add_ln69_9_fu_289_p2 add_ln69_10_fu_294_p2 add_ln69_11_fu_299_p2 add_ln69_12_fu_304_p2 add_ln69_13_fu_309_p2 add_ln69_14_fu_314_p2 add_ln69_15_fu_319_p2 add_ln69_16_fu_327_p2 add_ln69_17_fu_335_p2 add_ln69_18_fu_343_p2 add_ln69_19_fu_351_p2 add_ln69_20_fu_359_p2 add_ln69_21_fu_367_p2 add_ln69_22_fu_375_p2 add_ln69_23_fu_383_p2 add_ln67_1_fu_392_p2 add_ln67_2_fu_572_p2 add_ln69_24_fu_398_p2 add_ln67_5_fu_408_p2 add_ln67_6_fu_602_p2 add_ln69_25_fu_414_p2 add_ln67_9_fu_424_p2 add_ln67_10_fu_632_p2 add_ln69_26_fu_430_p2 add_ln67_13_fu_440_p2 add_ln67_14_fu_662_p2 add_ln69_27_fu_446_p2 add_ln67_17_fu_456_p2 add_ln67_18_fu_692_p2 add_ln69_28_fu_462_p2 add_ln67_21_fu_472_p2 add_ln67_22_fu_722_p2 add_ln69_29_fu_478_p2 add_ln67_25_fu_488_p2 add_ln67_26_fu_752_p2 add_ln69_30_fu_494_p2 add_ln67_29_fu_504_p2 add_ln67_30_fu_782_p2 add_ln69_31_fu_510_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>array_io</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.581</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1165</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2029</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_180_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_194_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_208_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_222_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_236_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_250_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_6_fu_264_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_7_fu_278_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_8_fu_284_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_9_fu_289_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_294_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_11_fu_299_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_12_fu_304_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_13_fu_309_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_14_fu_314_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_15_fu_319_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_16_fu_327_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_17_fu_335_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_18_fu_343_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_19_fu_351_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_20_fu_359_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_21_fu_367_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_22_fu_375_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_23_fu_383_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_392_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_572_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_24_fu_398_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_5_fu_408_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_6_fu_602_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_25_fu_414_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_9_fu_424_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_10_fu_632_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_26_fu_430_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_13_fu_440_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_14_fu_662_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_27_fu_446_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_17_fu_456_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_18_fu_692_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_28_fu_462_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_21_fu_472_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_22_fu_722_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_29_fu_478_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_25_fu_488_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_26_fu_752_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_30_fu_494_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_29_fu_504_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_30_fu_782_p2" SOURCE="array_io.c:67" URAM="0" VARIABLE="add_ln67_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_31_fu_510_p2" SOURCE="array_io.c:69" URAM="0" VARIABLE="add_ln69_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="d_o" index="0" direction="out" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="d_o_0" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_1" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_3" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_4" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_5" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_6" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="d_o_7" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="d_i" index="1" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="d_i_0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_1" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_2" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_3" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_4" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_5" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_6" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="d_i_7" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="d_o_0" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_0_">
            <portMaps>
                <portMap portMapName="d_o_0_din">WR_DATA</portMap>
                <portMap portMapName="d_o_0_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_0_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_0_din</port>
                <port>d_o_0_full_n</port>
                <port>d_o_0_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_1" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_1_">
            <portMaps>
                <portMap portMapName="d_o_1_din">WR_DATA</portMap>
                <portMap portMapName="d_o_1_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_1_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_1_din</port>
                <port>d_o_1_full_n</port>
                <port>d_o_1_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_2" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_2_">
            <portMaps>
                <portMap portMapName="d_o_2_din">WR_DATA</portMap>
                <portMap portMapName="d_o_2_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_2_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_2_din</port>
                <port>d_o_2_full_n</port>
                <port>d_o_2_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_3" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_3_">
            <portMaps>
                <portMap portMapName="d_o_3_din">WR_DATA</portMap>
                <portMap portMapName="d_o_3_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_3_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_3_din</port>
                <port>d_o_3_full_n</port>
                <port>d_o_3_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_4" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_4_">
            <portMaps>
                <portMap portMapName="d_o_4_din">WR_DATA</portMap>
                <portMap portMapName="d_o_4_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_4_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_4_din</port>
                <port>d_o_4_full_n</port>
                <port>d_o_4_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_5" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_5_">
            <portMaps>
                <portMap portMapName="d_o_5_din">WR_DATA</portMap>
                <portMap portMapName="d_o_5_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_5_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_5_din</port>
                <port>d_o_5_full_n</port>
                <port>d_o_5_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_6" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_6_">
            <portMaps>
                <portMap portMapName="d_o_6_din">WR_DATA</portMap>
                <portMap portMapName="d_o_6_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_6_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_6_din</port>
                <port>d_o_6_full_n</port>
                <port>d_o_6_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_o_7" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="16" portPrefix="d_o_7_">
            <portMaps>
                <portMap portMapName="d_o_7_din">WR_DATA</portMap>
                <portMap portMapName="d_o_7_full_n">FULL_N</portMap>
                <portMap portMapName="d_o_7_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>d_o_7_din</port>
                <port>d_o_7_full_n</port>
                <port>d_o_7_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_0" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_0_">
            <portMaps>
                <portMap portMapName="d_i_0_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_0_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_0_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_0_dout</port>
                <port>d_i_0_empty_n</port>
                <port>d_i_0_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_1" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_1_">
            <portMaps>
                <portMap portMapName="d_i_1_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_1_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_1_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_1_dout</port>
                <port>d_i_1_empty_n</port>
                <port>d_i_1_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_2" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_2_">
            <portMaps>
                <portMap portMapName="d_i_2_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_2_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_2_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_2_dout</port>
                <port>d_i_2_empty_n</port>
                <port>d_i_2_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_3" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_3_">
            <portMaps>
                <portMap portMapName="d_i_3_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_3_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_3_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_3_dout</port>
                <port>d_i_3_empty_n</port>
                <port>d_i_3_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_4" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_4_">
            <portMaps>
                <portMap portMapName="d_i_4_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_4_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_4_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_4_dout</port>
                <port>d_i_4_empty_n</port>
                <port>d_i_4_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_5" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_5_">
            <portMaps>
                <portMap portMapName="d_i_5_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_5_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_5_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_5_dout</port>
                <port>d_i_5_empty_n</port>
                <port>d_i_5_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_6" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_6_">
            <portMaps>
                <portMap portMapName="d_i_6_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_6_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_6_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_6_dout</port>
                <port>d_i_6_empty_n</port>
                <port>d_i_6_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="d_i_7" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="16" portPrefix="d_i_7_">
            <portMaps>
                <portMap portMapName="d_i_7_dout">RD_DATA</portMap>
                <portMap portMapName="d_i_7_empty_n">EMPTY_N</portMap>
                <portMap portMapName="d_i_7_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>d_i_7_dout</port>
                <port>d_i_7_empty_n</port>
                <port>d_i_7_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="d_i"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="d_i_0">16, </column>
                    <column name="d_i_1">16, </column>
                    <column name="d_i_2">16, </column>
                    <column name="d_i_3">16, </column>
                    <column name="d_i_4">16, </column>
                    <column name="d_i_5">16, </column>
                    <column name="d_i_6">16, </column>
                    <column name="d_i_7">16, </column>
                    <column name="d_o_0">16, </column>
                    <column name="d_o_1">16, </column>
                    <column name="d_o_2">16, </column>
                    <column name="d_o_3">16, </column>
                    <column name="d_o_4">16, </column>
                    <column name="d_o_5">16, </column>
                    <column name="d_o_6">16, </column>
                    <column name="d_o_7">16, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="d_o">out, short*</column>
                    <column name="d_i">in, short*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="d_o">d_o_0, interface, , </column>
                    <column name="d_o">d_o_1, interface, , </column>
                    <column name="d_o">d_o_2, interface, , </column>
                    <column name="d_o">d_o_3, interface, , </column>
                    <column name="d_o">d_o_4, interface, , </column>
                    <column name="d_o">d_o_5, interface, , </column>
                    <column name="d_o">d_o_6, interface, , </column>
                    <column name="d_o">d_o_7, interface, , </column>
                    <column name="d_i">d_i_0, interface, , </column>
                    <column name="d_i">d_i_1, interface, , </column>
                    <column name="d_i">d_i_2, interface, , </column>
                    <column name="d_i">d_i_3, interface, , </column>
                    <column name="d_i">d_i_4, interface, , </column>
                    <column name="d_i">d_i_5, interface, , </column>
                    <column name="d_i">d_i_6, interface, , </column>
                    <column name="d_i">d_i_7, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="array_io_prj/solution7/directives.tcl:10" status="valid" parentFunction="array_io" variable="d_i" isDirective="1" options="variable=d_i cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="array_io_prj/solution7/directives.tcl:9" status="valid" parentFunction="array_io" variable="d_o" isDirective="1" options="variable=d_o cyclic factor=8 dim=1"/>
        <Pragma type="interface" location="array_io_prj/solution7/directives.tcl:11" status="valid" parentFunction="array_io" variable="d_i" isDirective="1" options="ap_fifo port=d_i"/>
        <Pragma type="interface" location="array_io_prj/solution7/directives.tcl:8" status="valid" parentFunction="array_io" variable="d_o" isDirective="1" options="ap_fifo port=d_o"/>
        <Pragma type="unroll" location="array_io_prj/solution7/directives.tcl:7" status="valid" parentFunction="array_io" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

