// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_dense_1_HH_
#define _dut_dense_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_sitofp_32ns_32_6.h"
#include "dut_fcmp_32ns_32ns_1_1.h"
#include "dut_mux_16to1_sel32_1_1.h"
#include "dut_dense_1_b_fc1.h"
#include "dut_dense_1_w_fc1.h"

namespace ap_rtl {

struct dut_dense_1 : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<1> > input_r_q0;
    sc_out< sc_lv<9> > input1_address0;
    sc_out< sc_logic > input1_ce0;
    sc_in< sc_lv<1> > input1_q0;
    sc_out< sc_lv<9> > input2_address0;
    sc_out< sc_logic > input2_ce0;
    sc_in< sc_lv<1> > input2_q0;
    sc_out< sc_lv<9> > input3_address0;
    sc_out< sc_logic > input3_ce0;
    sc_in< sc_lv<1> > input3_q0;
    sc_out< sc_lv<9> > input4_address0;
    sc_out< sc_logic > input4_ce0;
    sc_in< sc_lv<1> > input4_q0;
    sc_out< sc_lv<9> > input5_address0;
    sc_out< sc_logic > input5_ce0;
    sc_in< sc_lv<1> > input5_q0;
    sc_out< sc_lv<9> > input6_address0;
    sc_out< sc_logic > input6_ce0;
    sc_in< sc_lv<1> > input6_q0;
    sc_out< sc_lv<9> > input7_address0;
    sc_out< sc_logic > input7_ce0;
    sc_in< sc_lv<1> > input7_q0;
    sc_out< sc_lv<9> > input8_address0;
    sc_out< sc_logic > input8_ce0;
    sc_in< sc_lv<1> > input8_q0;
    sc_out< sc_lv<9> > input9_address0;
    sc_out< sc_logic > input9_ce0;
    sc_in< sc_lv<1> > input9_q0;
    sc_out< sc_lv<9> > input10_address0;
    sc_out< sc_logic > input10_ce0;
    sc_in< sc_lv<1> > input10_q0;
    sc_out< sc_lv<9> > input11_address0;
    sc_out< sc_logic > input11_ce0;
    sc_in< sc_lv<1> > input11_q0;
    sc_out< sc_lv<9> > input12_address0;
    sc_out< sc_logic > input12_ce0;
    sc_in< sc_lv<1> > input12_q0;
    sc_out< sc_lv<9> > input13_address0;
    sc_out< sc_logic > input13_ce0;
    sc_in< sc_lv<1> > input13_q0;
    sc_out< sc_lv<9> > input14_address0;
    sc_out< sc_logic > input14_ce0;
    sc_in< sc_lv<1> > input14_q0;
    sc_out< sc_lv<9> > input15_address0;
    sc_out< sc_logic > input15_ce0;
    sc_in< sc_lv<1> > input15_q0;
    sc_out< sc_lv<9> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<1> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    dut_dense_1(sc_module_name name);
    SC_HAS_PROCESS(dut_dense_1);

    ~dut_dense_1();

    sc_trace_file* mVcdFile;

    dut_dense_1_b_fc1* b_fc1_U;
    dut_dense_1_w_fc1* w_fc1_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U176;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U177;
    dut_sitofp_32ns_32_6<1,6,32,32>* dut_sitofp_32ns_32_6_U178;
    dut_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dut_fcmp_32ns_32ns_1_1_U179;
    dut_mux_16to1_sel32_1_1<1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,32,1>* dut_mux_16to1_sel32_1_1_U180;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_26;
    sc_signal< sc_lv<8> > b_fc1_address0;
    sc_signal< sc_logic > b_fc1_ce0;
    sc_signal< sc_lv<32> > b_fc1_q0;
    sc_signal< sc_lv<17> > w_fc1_address0;
    sc_signal< sc_logic > w_fc1_ce0;
    sc_signal< sc_lv<1> > w_fc1_q0;
    sc_signal< sc_lv<32> > one_out_reg_355;
    sc_signal< sc_lv<10> > m_reg_367;
    sc_signal< sc_lv<20> > phi_mul_reg_378;
    sc_signal< sc_lv<32> > grp_fu_389_p2;
    sc_signal< sc_lv<32> > reg_409;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_4;
    sc_signal< bool > ap_sig_161;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_lv<1> > ifzero_reg_762;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter4;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_3;
    sc_signal< bool > ap_sig_189;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter5;
    sc_signal< sc_lv<9> > n_1_fu_421_p2;
    sc_signal< sc_lv<9> > n_1_reg_633;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_204;
    sc_signal< sc_lv<1> > exitcond1_fu_415_p2;
    sc_signal< sc_lv<9> > output_addr_reg_643;
    sc_signal< sc_lv<17> > n_cast4_fu_433_p1;
    sc_signal< sc_lv<17> > n_cast4_reg_648;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_220;
    sc_signal< sc_lv<32> > b_fc1_load_reg_653;
    sc_signal< sc_lv<1> > exitcond_fu_437_p2;
    sc_signal< sc_lv<1> > exitcond_reg_658;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_658_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_658_pp0_iter2;
    sc_signal< sc_lv<10> > m_3_fu_443_p2;
    sc_signal< sc_lv<10> > m_3_reg_662;
    sc_signal< sc_lv<20> > next_mul_fu_466_p2;
    sc_signal< sc_lv<20> > next_mul_reg_667;
    sc_signal< sc_lv<1> > tmp_25_reg_672;
    sc_signal< sc_lv<1> > ifzero_fu_525_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_762_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_11_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_11_reg_766;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_5;
    sc_signal< bool > ap_sig_293;
    sc_signal< sc_lv<32> > grp_fu_401_p1;
    sc_signal< sc_lv<32> > tmp_13_reg_776;
    sc_signal< sc_lv<32> > one_out_1_reg_781;
    sc_signal< sc_lv<32> > grp_fu_395_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_787;
    sc_signal< sc_lv<32> > one_out_2_reg_792;
    sc_signal< sc_lv<1> > tmp_18_fu_624_p2;
    sc_signal< sc_lv<1> > tmp_18_reg_797;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_7;
    sc_signal< bool > ap_sig_325;
    sc_signal< sc_lv<9> > n_reg_343;
    sc_signal< sc_logic > ap_sig_cseq_ST_st37_fsm_8;
    sc_signal< bool > ap_sig_342;
    sc_signal< sc_lv<32> > one_out_phi_fu_359_p4;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_6;
    sc_signal< bool > ap_sig_350;
    sc_signal< sc_lv<10> > m_phi_fu_371_p4;
    sc_signal< sc_lv<20> > phi_mul_phi_fu_382_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_427_p1;
    sc_signal< sc_lv<64> > newIndex8_fu_500_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_520_p1;
    sc_signal< sc_lv<32> > grp_fu_389_p0;
    sc_signal< sc_lv<32> > grp_fu_389_p1;
    sc_signal< sc_lv<32> > grp_fu_395_p0;
    sc_signal< sc_lv<32> > grp_fu_395_p1;
    sc_signal< sc_lv<32> > grp_fu_401_p0;
    sc_signal< sc_lv<9> > tmp_22_fu_449_p1;
    sc_signal< sc_lv<17> > tmp_9_fu_453_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_480_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_486_p2;
    sc_signal< sc_lv<10> > newIndex_fu_492_p3;
    sc_signal< sc_lv<17> > w_index_fu_461_p2;
    sc_signal< sc_lv<32> > tmp_15_fu_534_p17;
    sc_signal< sc_lv<1> > tmp_15_fu_534_p18;
    sc_signal< sc_lv<1> > tmp1_fu_572_p2;
    sc_signal< sc_lv<32> > biased_to_int_fu_588_p1;
    sc_signal< sc_lv<8> > tmp_fu_592_p4;
    sc_signal< sc_lv<23> > tmp_26_fu_602_p1;
    sc_signal< sc_lv<1> > notrhs_fu_612_p2;
    sc_signal< sc_lv<1> > notlhs_fu_606_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_618_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_404_p2;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_st1_fsm_0;
    static const sc_lv<9> ap_ST_st2_fsm_1;
    static const sc_lv<9> ap_ST_st3_fsm_2;
    static const sc_lv<9> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<9> ap_ST_pp0_stg1_fsm_4;
    static const sc_lv<9> ap_ST_pp0_stg2_fsm_5;
    static const sc_lv<9> ap_ST_pp0_stg3_fsm_6;
    static const sc_lv<9> ap_ST_pp0_stg4_fsm_7;
    static const sc_lv<9> ap_ST_st37_fsm_8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_C4000000;
    static const sc_lv<32> ap_const_lv32_40000000;
    static const sc_lv<32> ap_const_lv32_3D800000;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<20> ap_const_lv20_653;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<10> ap_const_lv10_144;
    static const sc_lv<10> ap_const_lv10_2BC;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_161();
    void thread_ap_sig_189();
    void thread_ap_sig_204();
    void thread_ap_sig_220();
    void thread_ap_sig_26();
    void thread_ap_sig_293();
    void thread_ap_sig_325();
    void thread_ap_sig_342();
    void thread_ap_sig_350();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_4();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_5();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_6();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_7();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st37_fsm_8();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_b_fc1_address0();
    void thread_b_fc1_ce0();
    void thread_biased_to_int_fu_588_p1();
    void thread_exitcond1_fu_415_p2();
    void thread_exitcond_fu_437_p2();
    void thread_grp_fu_389_p0();
    void thread_grp_fu_389_p1();
    void thread_grp_fu_395_p0();
    void thread_grp_fu_395_p1();
    void thread_grp_fu_401_p0();
    void thread_ifzero_fu_525_p2();
    void thread_input10_address0();
    void thread_input10_ce0();
    void thread_input11_address0();
    void thread_input11_ce0();
    void thread_input12_address0();
    void thread_input12_ce0();
    void thread_input13_address0();
    void thread_input13_ce0();
    void thread_input14_address0();
    void thread_input14_ce0();
    void thread_input15_address0();
    void thread_input15_ce0();
    void thread_input1_address0();
    void thread_input1_ce0();
    void thread_input2_address0();
    void thread_input2_ce0();
    void thread_input3_address0();
    void thread_input3_ce0();
    void thread_input4_address0();
    void thread_input4_ce0();
    void thread_input5_address0();
    void thread_input5_ce0();
    void thread_input6_address0();
    void thread_input6_ce0();
    void thread_input7_address0();
    void thread_input7_ce0();
    void thread_input8_address0();
    void thread_input8_ce0();
    void thread_input9_address0();
    void thread_input9_ce0();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_m_3_fu_443_p2();
    void thread_m_phi_fu_371_p4();
    void thread_n_1_fu_421_p2();
    void thread_n_cast4_fu_433_p1();
    void thread_newIndex8_fu_500_p1();
    void thread_newIndex_fu_492_p3();
    void thread_next_mul_fu_466_p2();
    void thread_notlhs_fu_606_p2();
    void thread_notrhs_fu_612_p2();
    void thread_one_out_phi_fu_359_p4();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_phi_mul_phi_fu_382_p4();
    void thread_tmp1_fu_572_p2();
    void thread_tmp_10_fu_520_p1();
    void thread_tmp_11_fu_578_p2();
    void thread_tmp_15_fu_534_p17();
    void thread_tmp_16_fu_618_p2();
    void thread_tmp_18_fu_624_p2();
    void thread_tmp_22_fu_449_p1();
    void thread_tmp_26_fu_602_p1();
    void thread_tmp_4_fu_427_p1();
    void thread_tmp_6_fu_480_p2();
    void thread_tmp_7_fu_486_p2();
    void thread_tmp_9_fu_453_p3();
    void thread_tmp_fu_592_p4();
    void thread_w_fc1_address0();
    void thread_w_fc1_ce0();
    void thread_w_index_fu_461_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
