// Seed: 1201014692
module module_0 (
    input supply1 id_0,
    output supply0 id_1
    , id_24,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19,
    output wire id_20,
    input wand id_21,
    input tri id_22
);
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7
);
  wire id_9;
  module_0(
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_5,
      id_6,
      id_6,
      id_0,
      id_4,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_7,
      id_4,
      id_4,
      id_6,
      id_2,
      id_4,
      id_3
  );
endmodule
