<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › exynos › exynos_mipi_dsi_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>exynos_mipi_dsi_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/driver/video/exynos/exynos_mipi_dsi_regs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Register definition file for Samsung MIPI-DSIM driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2012 Samsung Electronics Co., Ltd</span>
<span class="cm"> *</span>
<span class="cm"> * InKi Dae &lt;inki.dae@samsung.com&gt;</span>
<span class="cm"> * Donghwa Lee &lt;dh09.lee@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef _EXYNOS_MIPI_DSI_REGS_H</span>
<span class="cp">#define _EXYNOS_MIPI_DSI_REGS_H</span>

<span class="cp">#define EXYNOS_DSIM_STATUS		0x0	</span><span class="cm">/* Status register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_SWRST		0x4	</span><span class="cm">/* Software reset register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_CLKCTRL		0x8	</span><span class="cm">/* Clock control register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_TIMEOUT		0xc	</span><span class="cm">/* Time out register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_CONFIG		0x10	</span><span class="cm">/* Configuration register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_ESCMODE		0x14	</span><span class="cm">/* Escape mode register */</span><span class="cp"></span>

<span class="cm">/* Main display image resolution register */</span>
<span class="cp">#define EXYNOS_DSIM_MDRESOL		0x18</span>
<span class="cp">#define EXYNOS_DSIM_MVPORCH		0x1c	</span><span class="cm">/* Main display Vporch register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_MHPORCH		0x20	</span><span class="cm">/* Main display Hporch register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_MSYNC		0x24	</span><span class="cm">/* Main display sync area register */</span><span class="cp"></span>

<span class="cm">/* Sub display image resolution register */</span>
<span class="cp">#define EXYNOS_DSIM_SDRESOL		0x28</span>
<span class="cp">#define EXYNOS_DSIM_INTSRC		0x2c	</span><span class="cm">/* Interrupt source register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_INTMSK		0x30	</span><span class="cm">/* Interrupt mask register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_PKTHDR		0x34	</span><span class="cm">/* Packet Header FIFO register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_PAYLOAD		0x38	</span><span class="cm">/* Payload FIFO register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_RXFIFO		0x3c	</span><span class="cm">/* Read FIFO register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_FIFOTHLD		0x40	</span><span class="cm">/* FIFO threshold level register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_FIFOCTRL		0x44	</span><span class="cm">/* FIFO status and control register */</span><span class="cp"></span>

<span class="cm">/* FIFO memory AC characteristic register */</span>
<span class="cp">#define EXYNOS_DSIM_PLLCTRL		0x4c	</span><span class="cm">/* PLL control register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_PLLTMR		0x50	</span><span class="cm">/* PLL timer register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_PHYACCHR		0x54	</span><span class="cm">/* D-PHY AC characteristic register */</span><span class="cp"></span>
<span class="cp">#define EXYNOS_DSIM_PHYACCHR1		0x58	</span><span class="cm">/* D-PHY AC characteristic register1 */</span><span class="cp"></span>

<span class="cm">/* DSIM_STATUS */</span>
<span class="cp">#define DSIM_STOP_STATE_DAT(x)		(((x) &amp; 0xf) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_STOP_STATE_CLK		(1 &lt;&lt; 8)</span>
<span class="cp">#define DSIM_TX_READY_HS_CLK		(1 &lt;&lt; 10)</span>

<span class="cm">/* DSIM_SWRST */</span>
<span class="cp">#define DSIM_FUNCRST			(1 &lt;&lt; 16)</span>
<span class="cp">#define DSIM_SWRST			(1 &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_TIMEOUT */</span>
<span class="cp">#define DSIM_LPDR_TOUT_SHIFT(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_BTA_TOUT_SHIFT(x)		((x) &lt;&lt; 16)</span>

<span class="cm">/* EXYNOS_DSIM_CLKCTRL */</span>
<span class="cp">#define DSIM_LANE_ESC_CLKEN(x)		(((x) &amp; 0x1f) &lt;&lt; 19)</span>
<span class="cp">#define DSIM_BYTE_CLKEN_SHIFT(x)	((x) &lt;&lt; 24)</span>
<span class="cp">#define DSIM_BYTE_CLK_SRC_SHIFT(x)	((x) &lt;&lt;	25)</span>
<span class="cp">#define DSIM_PLL_BYPASS_SHIFT(x)	((x) &lt;&lt;	27)</span>
<span class="cp">#define DSIM_ESC_CLKEN_SHIFT(x)		((x) &lt;&lt; 28)</span>
<span class="cp">#define DSIM_TX_REQUEST_HSCLK_SHIFT(x)	((x) &lt;&lt; 31)</span>

<span class="cm">/* EXYNOS_DSIM_CONFIG */</span>
<span class="cp">#define DSIM_LANE_ENx(x)		(((x) &amp; 0x1f) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_NUM_OF_DATALANE_SHIFT(x)	((x) &lt;&lt; 5)</span>
<span class="cp">#define DSIM_HSA_MODE_SHIFT(x)		((x) &lt;&lt; 20)</span>
<span class="cp">#define DSIM_HBP_MODE_SHIFT(x)		((x) &lt;&lt; 21)</span>
<span class="cp">#define DSIM_HFP_MODE_SHIFT(x)		((x) &lt;&lt; 22)</span>
<span class="cp">#define DSIM_HSE_MODE_SHIFT(x)		((x) &lt;&lt; 23)</span>
<span class="cp">#define DSIM_AUTO_MODE_SHIFT(x)		((x) &lt;&lt; 24)</span>
<span class="cp">#define DSIM_EOT_DISABLE(x)		((x) &lt;&lt; 28)</span>
<span class="cp">#define DSIM_AUTO_FLUSH(x)		((x) &lt;&lt; 29)</span>

<span class="cp">#define DSIM_NUM_OF_DATA_LANE(x)	((x) &lt;&lt; DSIM_NUM_OF_DATALANE_SHIFT)</span>

<span class="cm">/* EXYNOS_DSIM_ESCMODE */</span>
<span class="cp">#define DSIM_TX_LPDT_LP			(1 &lt;&lt; 6)</span>
<span class="cp">#define DSIM_CMD_LPDT_LP		(1 &lt;&lt; 7)</span>
<span class="cp">#define DSIM_FORCE_STOP_STATE_SHIFT(x)	((x) &lt;&lt; 20)</span>
<span class="cp">#define DSIM_STOP_STATE_CNT_SHIFT(x)	((x) &lt;&lt; 21)</span>

<span class="cm">/* EXYNOS_DSIM_MDRESOL */</span>
<span class="cp">#define DSIM_MAIN_STAND_BY		(1 &lt;&lt; 31)</span>
<span class="cp">#define DSIM_MAIN_VRESOL(x)		(((x) &amp; 0x7ff) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_MAIN_HRESOL(x)		(((x) &amp; 0X7ff) &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_MVPORCH */</span>
<span class="cp">#define DSIM_CMD_ALLOW_SHIFT(x)		((x) &lt;&lt; 28)</span>
<span class="cp">#define DSIM_STABLE_VFP_SHIFT(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_MAIN_VBP_SHIFT(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_CMD_ALLOW_MASK		(0xf &lt;&lt; 28)</span>
<span class="cp">#define DSIM_STABLE_VFP_MASK		(0x7ff &lt;&lt; 16)</span>
<span class="cp">#define DSIM_MAIN_VBP_MASK		(0x7ff &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_MHPORCH */</span>
<span class="cp">#define DSIM_MAIN_HFP_SHIFT(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_MAIN_HBP_SHIFT(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_MAIN_HFP_MASK		((0xffff) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_MAIN_HBP_MASK		((0xffff) &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_MSYNC */</span>
<span class="cp">#define DSIM_MAIN_VSA_SHIFT(x)		((x) &lt;&lt; 22)</span>
<span class="cp">#define DSIM_MAIN_HSA_SHIFT(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_MAIN_VSA_MASK		((0x3ff) &lt;&lt; 22)</span>
<span class="cp">#define DSIM_MAIN_HSA_MASK		((0xffff) &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_SDRESOL */</span>
<span class="cp">#define DSIM_SUB_STANDY_SHIFT(x)	((x) &lt;&lt; 31)</span>
<span class="cp">#define DSIM_SUB_VRESOL_SHIFT(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_SUB_HRESOL_SHIFT(x)	((x) &lt;&lt; 0)</span>
<span class="cp">#define DSIM_SUB_STANDY_MASK		((0x1) &lt;&lt; 31)</span>
<span class="cp">#define DSIM_SUB_VRESOL_MASK		((0x7ff) &lt;&lt; 16)</span>
<span class="cp">#define DSIM_SUB_HRESOL_MASK		((0x7ff) &lt;&lt; 0)</span>

<span class="cm">/* EXYNOS_DSIM_INTSRC */</span>
<span class="cp">#define INTSRC_PLL_STABLE		(1 &lt;&lt; 31)</span>
<span class="cp">#define INTSRC_SW_RST_RELEASE		(1 &lt;&lt; 30)</span>
<span class="cp">#define INTSRC_SFR_FIFO_EMPTY		(1 &lt;&lt; 29)</span>
<span class="cp">#define INTSRC_FRAME_DONE		(1 &lt;&lt; 24)</span>
<span class="cp">#define INTSRC_RX_DATA_DONE		(1 &lt;&lt; 18)</span>

<span class="cm">/* EXYNOS_DSIM_INTMSK */</span>
<span class="cp">#define INTMSK_FIFO_EMPTY		(1 &lt;&lt; 29)</span>
<span class="cp">#define INTMSK_BTA			(1 &lt;&lt; 25)</span>
<span class="cp">#define INTMSK_FRAME_DONE		(1 &lt;&lt; 24)</span>
<span class="cp">#define INTMSK_RX_TIMEOUT		(1 &lt;&lt; 21)</span>
<span class="cp">#define INTMSK_BTA_TIMEOUT		(1 &lt;&lt; 20)</span>
<span class="cp">#define INTMSK_RX_DONE			(1 &lt;&lt; 18)</span>
<span class="cp">#define INTMSK_RX_TE			(1 &lt;&lt; 17)</span>
<span class="cp">#define INTMSK_RX_ACK			(1 &lt;&lt; 16)</span>
<span class="cp">#define INTMSK_RX_ECC_ERR		(1 &lt;&lt; 15)</span>
<span class="cp">#define INTMSK_RX_CRC_ERR		(1 &lt;&lt; 14)</span>

<span class="cm">/* EXYNOS_DSIM_FIFOCTRL */</span>
<span class="cp">#define SFR_HEADER_EMPTY		(1 &lt;&lt; 22)</span>

<span class="cm">/* EXYNOS_DSIM_PHYACCHR */</span>
<span class="cp">#define DSIM_AFC_CTL(x)			(((x) &amp; 0x7) &lt;&lt; 5)</span>

<span class="cm">/* EXYNOS_DSIM_PLLCTRL */</span>
<span class="cp">#define DSIM_PLL_EN_SHIFT(x)		((x) &lt;&lt; 23)</span>
<span class="cp">#define DSIM_FREQ_BAND_SHIFT(x)		((x) &lt;&lt; 24)</span>

<span class="cp">#endif </span><span class="cm">/* _EXYNOS_MIPI_DSI_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
