// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module snax_simbacore_cluster_xdma_ReqRspManager(	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  input         clock,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
                reset,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  output        io_reqRspIO_req_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_addr,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_bits_write,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [3:0]  io_reqRspIO_req_bits_strb,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_rsp_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_reqRspIO_rsp_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_reqRspIO_rsp_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_readWriteRegIO_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_readWriteRegIO_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_readWriteRegIO_bits_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_1,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_2,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_3,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_4,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_5,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_6,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_7,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_8,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_9,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_10,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_11,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_12,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_13,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_14,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_15,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_16,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_17,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_18,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_19,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_20,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_21,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_22,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_23,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_24,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_25,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_26,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_27,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_28,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_29,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_30,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_31,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_32,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_33,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_34,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_35,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_36,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_37,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_38,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_39,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_40,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_41,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_42,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_43,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_44,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_45,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_46,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_47,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_48,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_49,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_50,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_51,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_52,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_53,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_54,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_55,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_56,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_57,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_58,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_readOnlyReg_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_1,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_2,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_3,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_4,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_5,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_6	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
);

  wire               io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  reg  [31:0]        regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_26;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_35;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_44;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_45;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_46;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_47;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_48;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_49;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_50;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_51;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_52;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_53;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_54;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_55;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_56;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_57;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_58;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]        regs_59;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  wire               _writeReg_T = io_reqRspIO_req_ready_0 & io_reqRspIO_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  wire               readReg = _writeReg_T & ~io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:{40,43}
  wire               writeReg = _writeReg_T & io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40
  wire               _check_acc_status_T =
    io_reqRspIO_req_valid & io_reqRspIO_req_bits_write;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40
  wire               _io_readWriteRegIO_valid_T = io_reqRspIO_req_bits_addr == 32'h3B;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:86:32
  wire [31:0]        remainingMask =
    {{8{io_reqRspIO_req_bits_strb[3]}},
     {8{io_reqRspIO_req_bits_strb[2]}},
     {8{io_reqRspIO_req_bits_strb[1]}},
     {8{io_reqRspIO_req_bits_strb[0]}}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:89:12, :103:40
  wire [32:0]        _GEN = {1'h0, io_reqRspIO_req_bits_addr};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :127:46
  wire               _GEN_0 = _GEN < 33'h3C;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :129:29
  reg                readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
  reg  [31:0]        readRegBuffer;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30
  `ifndef SYNTHESIS	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
    always @(posedge clock) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      if (writeReg & ~_GEN_0 & ~reset & (|remainingMask)) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40, :103:40, :129:{29,50}, :132:15, :133:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $error("Assertion failed: csr write address overflow! Address: %d, Max: 59, Config: %d\n    at ReqRspManager.scala:132 assert(\n",
                 _GEN, io_reqRspIO_req_bits_data);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :132:15
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      end
      if (readReg & ~reset & io_reqRspIO_req_bits_addr > 32'h85) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :132:15, :166:11, :167:33
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $error("Assertion failed: csr read address overflow! Max allowed address is 66\n    at ReqRspManager.scala:166 assert(\n");	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [127:0][31:0] _GEN_1 =
    {{regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {io_readOnlyReg_6},
     {io_readOnlyReg_5},
     {io_readOnlyReg_4},
     {io_readOnlyReg_3},
     {io_readOnlyReg_2},
     {io_readOnlyReg_1},
     {io_readOnlyReg_0},
     {regs_59},
     {regs_58},
     {regs_57},
     {regs_56},
     {regs_55},
     {regs_54},
     {regs_53},
     {regs_52},
     {regs_51},
     {regs_50},
     {regs_49},
     {regs_48},
     {regs_47},
     {regs_46},
     {regs_45},
     {regs_44},
     {regs_43},
     {regs_42},
     {regs_41},
     {regs_40},
     {regs_39},
     {regs_38},
     {regs_37},
     {regs_36},
     {regs_35},
     {regs_34},
     {regs_33},
     {regs_32},
     {regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :170:33
  wire [31:0]        _GEN_2 = _GEN_1[io_reqRspIO_req_bits_addr[6:0]];	// <stdin>:316:43, src/main/scala/snax/reqRspManager/ReqRspManager.scala:170:33
  wire               io_reqRspIO_rsp_valid_0 = readReg | readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :144:28, :165:17, :171:33, :172:27
  assign io_reqRspIO_req_ready_0 =
    ~readRegBusy
    & (~(_check_acc_status_T & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
         & io_reqRspIO_req_bits_data[0] | _check_acc_status_T & _io_readWriteRegIO_valid_T
         & io_reqRspIO_req_bits_strb[0] & io_reqRspIO_req_bits_data[0])
       | io_readWriteRegIO_ready);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40, :86:32, :89:{12,78}, :91:30, :97:78, :144:28, :197:21, :198:27, :199:24, :200:27, :201:32, :202:27, :204:27
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      regs_0 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_32 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_33 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_34 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_35 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_36 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_37 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_38 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_39 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_40 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_41 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_42 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_43 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_44 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_45 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_46 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_47 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_48 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_49 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_50 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_51 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_52 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_53 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_54 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_55 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_56 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_57 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_58 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_59 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      readRegBusy <= 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
      readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
    else begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [63:0][31:0] _GEN_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:55
      automatic logic [31:0]       _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:64
      _GEN_3 =
        {{regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_59},
         {regs_58},
         {regs_57},
         {regs_56},
         {regs_55},
         {regs_54},
         {regs_53},
         {regs_52},
         {regs_51},
         {regs_50},
         {regs_49},
         {regs_48},
         {regs_47},
         {regs_46},
         {regs_45},
         {regs_44},
         {regs_43},
         {regs_42},
         {regs_41},
         {regs_40},
         {regs_39},
         {regs_38},
         {regs_37},
         {regs_36},
         {regs_35},
         {regs_34},
         {regs_33},
         {regs_32},
         {regs_31},
         {regs_30},
         {regs_29},
         {regs_28},
         {regs_27},
         {regs_26},
         {regs_25},
         {regs_24},
         {regs_23},
         {regs_22},
         {regs_21},
         {regs_20},
         {regs_19},
         {regs_18},
         {regs_17},
         {regs_16},
         {regs_15},
         {regs_14},
         {regs_13},
         {regs_12},
         {regs_11},
         {regs_10},
         {regs_9},
         {regs_8},
         {regs_7},
         {regs_6},
         {regs_5},
         {regs_4},
         {regs_3},
         {regs_2},
         {regs_1},
         {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:55
      _regs_T_6 =
        _GEN_3[io_reqRspIO_req_bits_addr[5:0]] & ~remainingMask
        | io_reqRspIO_req_bits_data & remainingMask;	// <stdin>:148:26, src/main/scala/snax/reqRspManager/ReqRspManager.scala:103:40, :130:{55,57,64,76}
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h0)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_0 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_1 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_2 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h3)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_3 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h4)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_4 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h5)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_5 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h6)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_6 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h7)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_7 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h8)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_8 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h9)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_9 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hA)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_10 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hB)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_11 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hC)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_12 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hD)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_13 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hE)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_14 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hF)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_15 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h10)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_16 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h11)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_17 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h12)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_18 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h13)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_19 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h14)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_20 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h15)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_21 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h16)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_22 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h17)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_23 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h18)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_24 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h19)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_25 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1A)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_26 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1B)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_27 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1C)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_28 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1D)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_29 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1E)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_30 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1F)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_31 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h20)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_32 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h21)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_33 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h22)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_34 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h23)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_35 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h24)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_36 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h25)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_37 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h26)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_38 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h27)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_39 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h28)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_40 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h29)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_41 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2A)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_42 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2B)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_43 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2C)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_44 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2D)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_45 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2E)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_46 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2F)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_47 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h30)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_48 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h31)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_49 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h32)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_50 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h33)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_51 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h34)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_52 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h35)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_53 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h36)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_54 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h37)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_55 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h38)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_56 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h39)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_57 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h3A)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_58 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h3B)	// <stdin>:145:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_59 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      readRegBusy <= io_reqRspIO_rsp_valid_0 & ~io_reqRspIO_rsp_ready;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28, :145:{40,43}, :165:17, :171:33, :172:27
      if (readReg)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40
        readRegBuffer <= _GEN_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30, :170:33
      else if (readRegBusy) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
      end
      else	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
        readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [31:0] _RANDOM[0:61];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        for (logic [5:0] i = 6'h0; i < 6'h3E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        end	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = _RANDOM[6'h0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_1 = _RANDOM[6'h1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_2 = _RANDOM[6'h2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_3 = _RANDOM[6'h3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_4 = _RANDOM[6'h4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_5 = _RANDOM[6'h5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_6 = _RANDOM[6'h6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_7 = _RANDOM[6'h7];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_8 = _RANDOM[6'h8];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_9 = _RANDOM[6'h9];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_10 = _RANDOM[6'hA];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_11 = _RANDOM[6'hB];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_12 = _RANDOM[6'hC];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_13 = _RANDOM[6'hD];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_14 = _RANDOM[6'hE];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_15 = _RANDOM[6'hF];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_16 = _RANDOM[6'h10];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_17 = _RANDOM[6'h11];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_18 = _RANDOM[6'h12];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_19 = _RANDOM[6'h13];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_20 = _RANDOM[6'h14];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_21 = _RANDOM[6'h15];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_22 = _RANDOM[6'h16];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_23 = _RANDOM[6'h17];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_24 = _RANDOM[6'h18];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_25 = _RANDOM[6'h19];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_26 = _RANDOM[6'h1A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_27 = _RANDOM[6'h1B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_28 = _RANDOM[6'h1C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_29 = _RANDOM[6'h1D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_30 = _RANDOM[6'h1E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_31 = _RANDOM[6'h1F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_32 = _RANDOM[6'h20];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_33 = _RANDOM[6'h21];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_34 = _RANDOM[6'h22];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_35 = _RANDOM[6'h23];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_36 = _RANDOM[6'h24];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_37 = _RANDOM[6'h25];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_38 = _RANDOM[6'h26];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_39 = _RANDOM[6'h27];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_40 = _RANDOM[6'h28];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_41 = _RANDOM[6'h29];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_42 = _RANDOM[6'h2A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_43 = _RANDOM[6'h2B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_44 = _RANDOM[6'h2C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_45 = _RANDOM[6'h2D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_46 = _RANDOM[6'h2E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_47 = _RANDOM[6'h2F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_48 = _RANDOM[6'h30];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_49 = _RANDOM[6'h31];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_50 = _RANDOM[6'h32];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_51 = _RANDOM[6'h33];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_52 = _RANDOM[6'h34];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_53 = _RANDOM[6'h35];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_54 = _RANDOM[6'h36];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_55 = _RANDOM[6'h37];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_56 = _RANDOM[6'h38];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_57 = _RANDOM[6'h39];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_58 = _RANDOM[6'h3A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_59 = _RANDOM[6'h3B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        readRegBusy = _RANDOM[6'h3C][0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28
        readRegBuffer = {_RANDOM[6'h3C][31:1], _RANDOM[6'h3D][0]};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28, :148:30
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_1 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_2 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_3 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_4 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_5 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_6 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_7 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_8 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_9 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_10 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_11 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_12 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_13 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_14 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_15 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_16 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_17 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_18 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_19 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_20 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_21 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_22 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_23 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_24 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_25 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_26 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_27 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_28 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_29 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_30 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_31 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_32 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_33 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_34 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_35 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_36 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_37 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_38 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_39 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_40 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_41 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_42 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_43 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_44 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_45 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_46 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_47 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_48 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_49 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_50 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_51 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_52 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_53 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_54 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_55 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_56 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_57 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_58 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_59 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        readRegBusy = 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
        readRegBuffer = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_reqRspIO_req_ready = io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :197:21, :198:27, :199:24
  assign io_reqRspIO_rsp_valid = io_reqRspIO_rsp_valid_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :165:17, :171:33, :172:27
  assign io_reqRspIO_rsp_bits_data =
    readReg ? _GEN_2 : readRegBusy ? readRegBuffer : 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:29, :82:40, :144:28, :148:30, :165:17, :170:33, :172:27, :173:31, :177:31
  assign io_readWriteRegIO_valid =
    writeReg & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
    & io_reqRspIO_req_bits_data[0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :83:40, :86:32, :89:12, :91:30, :189:78
  assign io_readWriteRegIO_bits_0 = regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_1 = regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_2 = regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_3 = regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_4 = regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_5 = regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_6 = regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_7 = regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_8 = regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_9 = regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_10 = regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_11 = regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_12 = regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_13 = regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_14 = regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_15 = regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_16 = regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_17 = regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_18 = regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_19 = regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_20 = regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_21 = regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_22 = regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_23 = regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_24 = regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_25 = regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_26 = regs_26;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_27 = regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_28 = regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_29 = regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_30 = regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_31 = regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_32 = regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_33 = regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_34 = regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_35 = regs_35;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_36 = regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_37 = regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_38 = regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_39 = regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_40 = regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_41 = regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_42 = regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_43 = regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_44 = regs_44;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_45 = regs_45;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_46 = regs_46;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_47 = regs_47;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_48 = regs_48;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_49 = regs_49;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_50 = regs_50;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_51 = regs_51;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_52 = regs_52;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_53 = regs_53;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_54 = regs_54;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_55 = regs_55;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_56 = regs_56;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_57 = regs_57;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_58 = regs_58;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
endmodule

module snax_simbacore_cluster_xdmaCtrl_localTaskIDCounter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
  input        clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
               reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
               io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
  output [7:0] io_value	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg [7:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
    if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      value <= 8'h0;	// src/main/scala/snax/utils/Counter.scala:24:26
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= value + 8'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :33:45
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
        value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
        value = 8'h0;	// src/main/scala/snax/utils/Counter.scala:24:26
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:324:9, :336:9, :566:47, :575:9
endmodule

module snax_simbacore_cluster_xdma_ctrl_remoteCfgDemux(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  output        io_in_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_in_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [3:0]  io_in_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [47:0] io_in_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [18:0] io_in_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_spatialStride,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [7:0]  io_in_bits_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [3:0]  io_out_0_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [47:0] io_out_0_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [18:0] io_out_0_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_spatialStride,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [7:0]  io_out_0_bits_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [3:0]  io_out_1_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [47:0] io_out_1_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [18:0] io_out_1_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_spatialStride,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [7:0]  io_out_1_bits_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_sel	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
);

  assign io_in_ready = io_sel ? io_out_1_ready : ~io_sel & io_out_0_ready;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:15:15, :19:{17,26}, :21:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_valid = ~io_sel & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:{17,26}, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_spatialStride = io_in_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalBounds_0 = io_in_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalBounds_1 = io_in_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalBounds_2 = io_in_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalBounds_3 = io_in_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalBounds_4 = io_in_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalStrides_0 = io_in_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalStrides_1 = io_in_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalStrides_2 = io_in_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalStrides_3 = io_in_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_temporalStrides_4 = io_in_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_0_bits_enabledChannel = io_in_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_valid = io_sel & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:26, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_spatialStride = io_in_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalBounds_0 = io_in_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalBounds_1 = io_in_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalBounds_2 = io_in_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalBounds_3 = io_in_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalBounds_4 = io_in_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalStrides_0 = io_in_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalStrides_1 = io_in_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalStrides_2 = io_in_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalStrides_3 = io_in_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_temporalStrides_4 = io_in_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_enabledChannel = io_in_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
  assign io_out_1_bits_enabledByte = io_in_bits_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:361:9
endmodule

module BasicCounter(	// src/main/scala/snax/utils/Counter.scala:13:7
  input        clock,	// src/main/scala/snax/utils/Counter.scala:13:7
               reset,	// src/main/scala/snax/utils/Counter.scala:13:7
               io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
               io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [3:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output [3:0] io_value,	// src/main/scala/snax/utils/Counter.scala:14:21
  output       io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [3:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [3:0] _io_lastVal_T = io_ceil - 4'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:13:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:13:7
      value <= 4'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 4'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 4'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 4'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:13:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:13:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:13:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:13:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:13:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:13:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:13:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:13:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:13:7
        value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/snax/utils/Counter.scala:13:7, :24:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:13:7
        value = 4'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:13:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:13:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:13:7, :24:26
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:13:7, :24:26, :30:42, :39:{26,64}
endmodule

module XDMAInterClusterCfgIODeserializer(	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
  input          clock,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
                 reset,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
  output         io_cfgIn_ready,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  input          io_cfgIn_valid,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  input  [511:0] io_cfgIn_bits,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  input          io_cfgOut_ready,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output         io_cfgOut_valid,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output [3:0]   io_cfgOut_bits_taskID,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output         io_cfgOut_bits_isWriterSide,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output [47:0]  io_cfgOut_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output [18:0]  io_cfgOut_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_spatialStride,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
  output [7:0]   io_cfgOut_bits_enabledChannel,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
                 io_cfgOut_bits_enabledByte	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
);

  wire [3:0]   _frameCounter_io_value;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:330:28
  wire         _frameCounter_io_lastVal;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:330:28
  reg  [506:0] frameBody_0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:32
  reg  [3:0]   frameIndex;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29
  reg          isWriterSide;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29
  reg  [1:0]   currentState;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63
  wire         _GEN = currentState == 2'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :350:24
  wire         _GEN_0 = io_cfgIn_bits[4:1] == 4'h1;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:356:{27,34}
  wire         _GEN_1 = currentState == 2'h1;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :350:24, :362:32
  wire         _GEN_2 = _GEN | _GEN_1;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:347:25, :350:24, :352:28, :367:28
  wire         _GEN_3 = currentState == 2'h2;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :345:41, :350:24
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
    if (reset) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      frameBody_0 <= 507'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:{32,40}
      frameIndex <= 4'h2;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29
      isWriterSide <= 1'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29
      currentState <= 2'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63
    end
    else begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      automatic logic _GEN_4 = _GEN & io_cfgIn_valid;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29, :350:24, :352:28, :354:24
      if (_GEN) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:350:24
        if (io_cfgIn_valid) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:320:14
          frameBody_0 <= io_cfgIn_bits[511:5];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:32, :355:40
          if (_GEN_0)	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:356:34
            currentState <= 2'h2;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :345:41
          else if (|(io_cfgIn_bits[4:2]))	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:359:40
            currentState <= 2'h1;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :362:32
        end
      end
      else if (_GEN_1) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:350:24
        if (io_cfgIn_valid & _frameCounter_io_value == 4'h0)	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:32, :330:28, :367:28, :371:{36,50}, :372:44
          frameBody_0 <= io_cfgIn_bits[511:5];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:32, :372:60
        if (io_cfgIn_valid & _frameCounter_io_lastVal)	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:330:28, :339:13, :367:28, :375:39, :376:21
          currentState <= 2'h2;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :345:41
      end
      else if (_GEN_3 & io_cfgOut_ready) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:339:13, :350:24, :382:29, :383:19
        frameBody_0 <= 507'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:{32,40}
        currentState <= 2'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63
      end
      if (~_GEN_4 | _GEN_0 | ~(|(io_cfgIn_bits[4:2]))) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29, :332:29, :350:24, :352:28, :354:24, :356:{34,43}, :359:{40,47}
      end
      else	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29, :350:24, :352:28, :356:43
        frameIndex <= io_cfgIn_bits[4:1];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29, :356:27
      if (_GEN_4)	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29, :350:24, :352:28, :354:24
        isWriterSide <= io_cfgIn_bits[0];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29, :354:40
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      automatic logic [31:0] _RANDOM[0:16];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
        end	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
        frameBody_0 =
          {_RANDOM[5'h0],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF][26:0]};	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32
        frameIndex = _RANDOM[5'hF][30:27];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :329:29
        isWriterSide = _RANDOM[5'hF][31];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :332:29
        currentState = _RANDOM[5'h10][1:0];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :338:63
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
        frameBody_0 = 507'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:327:{32,40}
        frameIndex = 4'h2;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29
        isWriterSide = 1'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:332:29
        currentState = 2'h0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BasicCounter frameCounter (	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:330:28
    .clock      (clock),
    .reset      (reset),
    .io_tick
      (_GEN
         ? io_cfgIn_valid & ~_GEN_0 & (|(io_cfgIn_bits[4:2]))
         : _GEN_1 & io_cfgIn_valid),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:346:25, :350:24, :352:28, :356:{34,43}, :359:{40,47}, :367:28
    .io_reset   (currentState == 2'h2),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:338:63, :345:41
    .io_ceil    (frameIndex),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:329:29
    .io_value   (_frameCounter_io_value),
    .io_lastVal (_frameCounter_io_lastVal)
  );
  assign io_cfgIn_ready = _GEN_2 & io_cfgIn_valid;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :347:25, :350:24, :352:28, :367:28
  assign io_cfgOut_valid = ~_GEN_2 & _GEN_3;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :347:25, :348:25, :350:24, :352:28, :367:28
  assign io_cfgOut_bits_taskID = frameBody_0[3:0];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :394:41
  assign io_cfgOut_bits_isWriterSide = isWriterSide;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :332:29
  assign io_cfgOut_bits_readerPtr = frameBody_0[51:4];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :397:44
  assign io_cfgOut_bits_writerPtr_0 = frameBody_0[99:52];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :408:23
  assign io_cfgOut_bits_writerPtr_1 = frameBody_0[147:100];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :408:23, :412:34
  assign io_cfgOut_bits_axiTransferBeatSize = frameBody_0[166:148];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :419:54
  assign io_cfgOut_bits_spatialStride = frameBody_0[185:167];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :428:48
  assign io_cfgOut_bits_temporalBounds_0 = frameBody_0[204:186];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :438:23
  assign io_cfgOut_bits_temporalBounds_1 = frameBody_0[223:205];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :438:23, :442:34
  assign io_cfgOut_bits_temporalBounds_2 = frameBody_0[242:224];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :438:23, :442:34
  assign io_cfgOut_bits_temporalBounds_3 = frameBody_0[261:243];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :438:23, :442:34
  assign io_cfgOut_bits_temporalBounds_4 = frameBody_0[280:262];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :438:23, :442:34
  assign io_cfgOut_bits_temporalStrides_0 = frameBody_0[299:281];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :449:23
  assign io_cfgOut_bits_temporalStrides_1 = frameBody_0[318:300];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :449:23, :453:34
  assign io_cfgOut_bits_temporalStrides_2 = frameBody_0[337:319];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :449:23, :453:34
  assign io_cfgOut_bits_temporalStrides_3 = frameBody_0[356:338];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :449:23, :453:34
  assign io_cfgOut_bits_temporalStrides_4 = frameBody_0[375:357];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :449:23, :453:34
  assign io_cfgOut_bits_enabledChannel = frameBody_0[383:376];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :453:34, :459:49
  assign io_cfgOut_bits_enabledByte = frameBody_0[391:384];	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:319:7, :327:32, :395:32, :401:32, :412:34, :423:32, :432:32, :442:34, :453:34, :463:32, :468:46
endmodule

module snax_simbacore_cluster_xdma_ctrl_remoteCfgMux(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_0_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_0_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_spatialStride,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_1_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_1_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_spatialStride,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_enabledByte,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_isWriterSide,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [47:0] io_out_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [18:0] io_out_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_spatialStride,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_enabledByte	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :153:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:154:31, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_taskID = io_in_0_valid ? io_in_0_bits_taskID : io_in_1_bits_taskID;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_isWriterSide = ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_readerPtr =
    io_in_0_valid ? io_in_0_bits_readerPtr : io_in_1_bits_readerPtr;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_writerPtr_0 =
    io_in_0_valid ? io_in_0_bits_writerPtr_0 : io_in_1_bits_writerPtr_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_writerPtr_1 =
    io_in_0_valid ? io_in_0_bits_writerPtr_1 : io_in_1_bits_writerPtr_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_axiTransferBeatSize =
    io_in_0_valid ? io_in_0_bits_axiTransferBeatSize : io_in_1_bits_axiTransferBeatSize;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_spatialStride =
    io_in_0_valid ? io_in_0_bits_spatialStride : io_in_1_bits_spatialStride;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalBounds_0 =
    io_in_0_valid ? io_in_0_bits_temporalBounds_0 : io_in_1_bits_temporalBounds_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalBounds_1 =
    io_in_0_valid ? io_in_0_bits_temporalBounds_1 : io_in_1_bits_temporalBounds_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalBounds_2 =
    io_in_0_valid ? io_in_0_bits_temporalBounds_2 : io_in_1_bits_temporalBounds_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalBounds_3 =
    io_in_0_valid ? io_in_0_bits_temporalBounds_3 : io_in_1_bits_temporalBounds_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalBounds_4 =
    io_in_0_valid ? io_in_0_bits_temporalBounds_4 : io_in_1_bits_temporalBounds_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalStrides_0 =
    io_in_0_valid ? io_in_0_bits_temporalStrides_0 : io_in_1_bits_temporalStrides_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalStrides_1 =
    io_in_0_valid ? io_in_0_bits_temporalStrides_1 : io_in_1_bits_temporalStrides_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalStrides_2 =
    io_in_0_valid ? io_in_0_bits_temporalStrides_2 : io_in_1_bits_temporalStrides_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalStrides_3 =
    io_in_0_valid ? io_in_0_bits_temporalStrides_3 : io_in_1_bits_temporalStrides_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_temporalStrides_4 =
    io_in_0_valid ? io_in_0_bits_temporalStrides_4 : io_in_1_bits_temporalStrides_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_enabledChannel =
    io_in_0_valid ? io_in_0_bits_enabledChannel : io_in_1_bits_enabledChannel;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
  assign io_out_bits_enabledByte = io_in_0_valid ? 8'h0 : io_in_1_bits_enabledByte;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:378:9
endmodule

module width_down_converter_W_512_D_1(	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:306:9
  output         io_in_ready,	// src/main/scala/snax/utils/WidthConverter.scala:37:14
  input          io_in_valid,	// src/main/scala/snax/utils/WidthConverter.scala:37:14
  input  [511:0] io_in_bits_0,	// src/main/scala/snax/utils/WidthConverter.scala:37:14
  input          io_out_ready,	// src/main/scala/snax/utils/WidthConverter.scala:37:14
  output         io_out_valid,	// src/main/scala/snax/utils/WidthConverter.scala:37:14
  output [511:0] io_out_bits	// src/main/scala/snax/utils/WidthConverter.scala:37:14
);

  assign io_in_ready = io_out_ready;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:306:9
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:306:9
  assign io_out_bits = io_in_bits_0;	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:306:9
endmodule

module XDMAInterClusterCfgIOSerializer(	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:264:7
  output         io_cfgIn_ready,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input          io_cfgIn_valid,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input  [3:0]   io_cfgIn_bits_taskID,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input          io_cfgIn_bits_isWriterSide,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input  [47:0]  io_cfgIn_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input  [18:0]  io_cfgIn_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_spatialStride,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input  [7:0]   io_cfgIn_bits_enabledChannel,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
                 io_cfgIn_bits_enabledByte,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  input          io_cfgOut_ready,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  output         io_cfgOut_valid,	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
  output [511:0] io_cfgOut_bits	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:265:14
);

  width_down_converter_W_512_D_1 widthConverter (	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:305:30
    .io_in_ready  (io_cfgIn_ready),
    .io_in_valid  (io_cfgIn_valid),
    .io_in_bits_0
      ({115'h0,
        io_cfgIn_bits_enabledByte,
        io_cfgIn_bits_enabledChannel,
        io_cfgIn_bits_temporalStrides_4,
        io_cfgIn_bits_temporalStrides_3,
        io_cfgIn_bits_temporalStrides_2,
        io_cfgIn_bits_temporalStrides_1,
        io_cfgIn_bits_temporalStrides_0,
        io_cfgIn_bits_temporalBounds_4,
        io_cfgIn_bits_temporalBounds_3,
        io_cfgIn_bits_temporalBounds_2,
        io_cfgIn_bits_temporalBounds_1,
        io_cfgIn_bits_temporalBounds_0,
        io_cfgIn_bits_spatialStride,
        io_cfgIn_bits_axiTransferBeatSize,
        io_cfgIn_bits_writerPtr_1,
        io_cfgIn_bits_writerPtr_0,
        io_cfgIn_bits_readerPtr,
        io_cfgIn_bits_taskID,
        4'h1,
        io_cfgIn_bits_isWriterSide}),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:283:80, :297:23, :301:20
    .io_out_ready (io_cfgOut_ready),
    .io_out_valid (io_cfgOut_valid),
    .io_out_bits  (io_cfgOut_bits)
  );
endmodule

module snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Arbiter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_0_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_0_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [21:0] io_in_0_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_localLoopback,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_1_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_1_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [21:0] io_in_1_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_origination,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [47:0] io_out_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [18:0] io_out_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [21:0] io_out_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_localLoopback	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :153:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:154:31, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_taskID = io_in_0_valid ? io_in_0_bits_taskID : io_in_1_bits_taskID;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_origination = ~io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_readerPtr =
    io_in_0_valid ? io_in_0_bits_readerPtr : io_in_1_bits_readerPtr;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_writerPtr_0 =
    io_in_0_valid ? io_in_0_bits_writerPtr_0 : io_in_1_bits_writerPtr_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_writerPtr_1 =
    io_in_0_valid ? io_in_0_bits_writerPtr_1 : io_in_1_bits_writerPtr_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_axiTransferBeatSize =
    io_in_0_valid ? io_in_0_bits_axiTransferBeatSize : io_in_1_bits_axiTransferBeatSize;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_ptr =
    io_in_0_valid ? io_in_0_bits_aguCfg_ptr : io_in_1_bits_aguCfg_ptr;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_spatialStrides_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_spatialStrides_0
      : io_in_1_bits_aguCfg_spatialStrides_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalBounds_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_0
      : io_in_1_bits_aguCfg_temporalBounds_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalBounds_1 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_1
      : io_in_1_bits_aguCfg_temporalBounds_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalBounds_2 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_2
      : io_in_1_bits_aguCfg_temporalBounds_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalBounds_3 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_3
      : io_in_1_bits_aguCfg_temporalBounds_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalBounds_4 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_4
      : io_in_1_bits_aguCfg_temporalBounds_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalStrides_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_0
      : io_in_1_bits_aguCfg_temporalStrides_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalStrides_1 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_1
      : io_in_1_bits_aguCfg_temporalStrides_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalStrides_2 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_2
      : io_in_1_bits_aguCfg_temporalStrides_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalStrides_3 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_3
      : io_in_1_bits_aguCfg_temporalStrides_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_aguCfg_temporalStrides_4 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_4
      : io_in_1_bits_aguCfg_temporalStrides_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_readerwriterCfg_enabledChannel =
    io_in_0_valid
      ? io_in_0_bits_readerwriterCfg_enabledChannel
      : io_in_1_bits_readerwriterCfg_enabledChannel;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
  assign io_out_bits_localLoopback = io_in_0_valid & io_in_0_bits_localLoopback;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:36
endmodule

module snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Demux(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  output        io_in_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_in_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [3:0]  io_in_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_in_bits_origination,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [47:0] io_in_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [18:0] io_in_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [21:0] io_in_bits_aguCfg_ptr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_in_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [7:0]  io_in_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_in_bits_localLoopback,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [3:0]  io_out_0_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_0_bits_origination,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [47:0] io_out_0_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [18:0] io_out_0_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [21:0] io_out_0_bits_aguCfg_ptr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_0_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [7:0]  io_out_0_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_0_bits_localLoopback,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [3:0]  io_out_1_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [47:0] io_out_1_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [18:0] io_out_1_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [21:0] io_out_1_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
                io_out_1_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [7:0]  io_out_1_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [1:0]  io_sel	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
);

  wire _GEN = io_sel == 2'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:17
  wire _GEN_0 = io_sel == 2'h1;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:17
  assign io_in_ready = io_sel == 2'h2 | (_GEN_0 ? io_out_1_ready : _GEN & io_out_0_ready);	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:15:15, :19:{17,26}, :21:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_valid = _GEN & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:{17,26}, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_origination = io_in_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_ptr = io_in_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_spatialStrides_0 = io_in_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalBounds_0 = io_in_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalBounds_1 = io_in_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalBounds_2 = io_in_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalBounds_3 = io_in_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalBounds_4 = io_in_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalStrides_0 = io_in_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalStrides_1 = io_in_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalStrides_2 = io_in_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalStrides_3 = io_in_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_aguCfg_temporalStrides_4 = io_in_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_readerwriterCfg_enabledChannel =
    io_in_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_0_bits_localLoopback = io_in_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_valid = _GEN_0 & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:{17,26}, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_spatialStrides_0 = io_in_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalBounds_0 = io_in_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalBounds_1 = io_in_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalBounds_2 = io_in_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalBounds_3 = io_in_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalBounds_4 = io_in_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalStrides_0 = io_in_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalStrides_1 = io_in_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalStrides_2 = io_in_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalStrides_3 = io_in_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_aguCfg_temporalStrides_4 = io_in_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
  assign io_out_1_bits_readerwriterCfg_enabledChannel =
    io_in_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:75:9
endmodule

module FullCutHalfBandwidth_W_1114_T_XDMACfgIO(	// src/main/scala/snax/utils/CustomOperators.scala:130:13
  input         clock,	// src/main/scala/snax/utils/CustomOperators.scala:130:13
                reset,	// src/main/scala/snax/utils/CustomOperators.scala:130:13
  output        io_enq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [3:0]  io_enq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [47:0] io_enq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [18:0] io_enq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [21:0] io_enq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [7:0]  io_enq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_localLoopback,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [3:0]  io_deq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [47:0] io_deq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [18:0] io_deq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [21:0] io_deq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [7:0]  io_deq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_localLoopback	// src/main/scala/snax/utils/CustomOperators.scala:58:22
);

  reg [3:0]  ram_0_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        ram_0_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [18:0] ram_0_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [7:0]  ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        ram_0_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      ram_0_taskID <= 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_origination <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :59:27
      ram_0_readerPtr <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_0 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_1 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_axiTransferBeatSize <= 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_ptr <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_spatialStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerwriterCfg_enabledChannel <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_localLoopback <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :59:27
      maybe_full <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :62:27
    end
    else begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~maybe_full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27, :89:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        ram_0_taskID <= io_enq_bits_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_origination <= io_enq_bits_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerPtr <= io_enq_bits_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_0 <= io_enq_bits_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_1 <= io_enq_bits_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_axiTransferBeatSize <= io_enq_bits_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_ptr <= io_enq_bits_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_spatialStrides_0 <= io_enq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_0 <= io_enq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_1 <= io_enq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_2 <= io_enq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_3 <= io_enq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_4 <= io_enq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_0 <= io_enq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_1 <= io_enq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_2 <= io_enq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_3 <= io_enq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_4 <= io_enq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerwriterCfg_enabledChannel <=
          io_enq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_localLoopback <= io_enq_bits_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
      end
      if (~(do_enq == (io_deq_ready & maybe_full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27, :79:{15,27}, :80:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      automatic logic [31:0] _RANDOM[0:34];	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        for (logic [5:0] i = 6'h0; i < 6'h23; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        end	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        ram_0_taskID = _RANDOM[6'h0][3:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_origination = _RANDOM[6'h0][4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_readerPtr = {_RANDOM[6'h0][31:5], _RANDOM[6'h1][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_writerPtr_0 = {_RANDOM[6'h1][31:21], _RANDOM[6'h2], _RANDOM[6'h3][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_writerPtr_1 = {_RANDOM[6'h3][31:5], _RANDOM[6'h4][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_axiTransferBeatSize = {_RANDOM[6'h19][31:21], _RANDOM[6'h1A][7:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_ptr = _RANDOM[6'h1A][29:8];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_spatialStrides_0 = {_RANDOM[6'h1A][31:30], _RANDOM[6'h1B][19:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_0 = {_RANDOM[6'h1B][31:20], _RANDOM[6'h1C][9:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_1 = _RANDOM[6'h1C][31:10];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_2 = _RANDOM[6'h1D][21:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_3 = {_RANDOM[6'h1D][31:22], _RANDOM[6'h1E][11:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_4 = {_RANDOM[6'h1E][31:12], _RANDOM[6'h1F][1:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_0 = _RANDOM[6'h1F][23:2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_1 = {_RANDOM[6'h1F][31:24], _RANDOM[6'h20][13:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_2 = {_RANDOM[6'h20][31:14], _RANDOM[6'h21][3:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_3 = _RANDOM[6'h21][25:4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_4 = {_RANDOM[6'h21][31:26], _RANDOM[6'h22][15:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_readerwriterCfg_enabledChannel = _RANDOM[6'h22][23:16];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_localLoopback = _RANDOM[6'h22][24];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        maybe_full = _RANDOM[6'h22][26];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :62:27, :130:13
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        ram_0_taskID = 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_origination = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :59:27
        ram_0_readerPtr = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_0 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_1 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_axiTransferBeatSize = 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_ptr = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_spatialStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerwriterCfg_enabledChannel = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_localLoopback = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :59:27
        maybe_full = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:58:22, :62:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :89:19, :130:13
  assign io_deq_valid = maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :130:13
  assign io_deq_bits_taskID = ram_0_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_origination = ram_0_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_readerPtr = ram_0_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_writerPtr_0 = ram_0_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_writerPtr_1 = ram_0_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_axiTransferBeatSize = ram_0_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_ptr = ram_0_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_spatialStrides_0 = ram_0_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_0 = ram_0_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_1 = ram_0_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_2 = ram_0_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_3 = ram_0_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_4 = ram_0_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_0 = ram_0_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_1 = ram_0_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_2 = ram_0_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_3 = ram_0_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_4 = ram_0_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_readerwriterCfg_enabledChannel =
    ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_localLoopback = ram_0_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
endmodule

module snax_simbacore_cluster_xdma_ctrl_srcConfigRouter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:49:7
  input         clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:49:7
                reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:49:7
  input  [47:0] io_clusterBaseAddress,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_from_remote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input         io_from_remote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [3:0]  io_from_remote_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [47:0] io_from_remote_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [18:0] io_from_remote_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [21:0] io_from_remote_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_remote_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [7:0]  io_from_remote_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_from_local_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input         io_from_local_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [3:0]  io_from_local_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [47:0] io_from_local_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [18:0] io_from_local_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [21:0] io_from_local_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_from_local_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input  [7:0]  io_from_local_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input         io_from_local_bits_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_to_remote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [3:0]  io_to_remote_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [47:0] io_to_remote_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [18:0] io_to_remote_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [21:0] io_to_remote_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_remote_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [7:0]  io_to_remote_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  input         io_to_local_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_to_local_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [3:0]  io_to_local_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_to_local_bits_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [47:0] io_to_local_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [18:0] io_to_local_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [21:0] io_to_local_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
                io_to_local_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output [7:0]  io_to_local_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
  output        io_to_local_bits_localLoopback	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:55:14
);

  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [3:0]  _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [18:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire [7:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
  wire        _outputCfgDemux_io_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:74:30
  wire        _inputCfgArbiter_io_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [3:0]  _inputCfgArbiter_io_out_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire        _inputCfgArbiter_io_out_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [47:0] _inputCfgArbiter_io_out_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [18:0] _inputCfgArbiter_io_out_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire [7:0]  _inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  wire        _inputCfgArbiter_io_out_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
  snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Arbiter inputCfgArbiter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_in_0_ready                               (io_from_local_ready),
    .io_in_0_valid                               (io_from_local_valid),
    .io_in_0_bits_taskID                         (io_from_local_bits_taskID),
    .io_in_0_bits_readerPtr                      (io_from_local_bits_readerPtr),
    .io_in_0_bits_writerPtr_0                    (io_from_local_bits_writerPtr_0),
    .io_in_0_bits_writerPtr_1                    (io_from_local_bits_writerPtr_1),
    .io_in_0_bits_axiTransferBeatSize            (io_from_local_bits_axiTransferBeatSize),
    .io_in_0_bits_aguCfg_ptr                     (io_from_local_bits_aguCfg_ptr),
    .io_in_0_bits_aguCfg_spatialStrides_0
      (io_from_local_bits_aguCfg_spatialStrides_0),
    .io_in_0_bits_aguCfg_temporalBounds_0
      (io_from_local_bits_aguCfg_temporalBounds_0),
    .io_in_0_bits_aguCfg_temporalBounds_1
      (io_from_local_bits_aguCfg_temporalBounds_1),
    .io_in_0_bits_aguCfg_temporalBounds_2
      (io_from_local_bits_aguCfg_temporalBounds_2),
    .io_in_0_bits_aguCfg_temporalBounds_3
      (io_from_local_bits_aguCfg_temporalBounds_3),
    .io_in_0_bits_aguCfg_temporalBounds_4
      (io_from_local_bits_aguCfg_temporalBounds_4),
    .io_in_0_bits_aguCfg_temporalStrides_0
      (io_from_local_bits_aguCfg_temporalStrides_0),
    .io_in_0_bits_aguCfg_temporalStrides_1
      (io_from_local_bits_aguCfg_temporalStrides_1),
    .io_in_0_bits_aguCfg_temporalStrides_2
      (io_from_local_bits_aguCfg_temporalStrides_2),
    .io_in_0_bits_aguCfg_temporalStrides_3
      (io_from_local_bits_aguCfg_temporalStrides_3),
    .io_in_0_bits_aguCfg_temporalStrides_4
      (io_from_local_bits_aguCfg_temporalStrides_4),
    .io_in_0_bits_readerwriterCfg_enabledChannel
      (io_from_local_bits_readerwriterCfg_enabledChannel),
    .io_in_0_bits_localLoopback                  (io_from_local_bits_localLoopback),
    .io_in_1_ready                               (io_from_remote_ready),
    .io_in_1_valid                               (io_from_remote_valid),
    .io_in_1_bits_taskID                         (io_from_remote_bits_taskID),
    .io_in_1_bits_readerPtr                      (io_from_remote_bits_readerPtr),
    .io_in_1_bits_writerPtr_0                    (io_from_remote_bits_writerPtr_0),
    .io_in_1_bits_writerPtr_1                    (io_from_remote_bits_writerPtr_1),
    .io_in_1_bits_axiTransferBeatSize
      (io_from_remote_bits_axiTransferBeatSize),
    .io_in_1_bits_aguCfg_ptr                     (io_from_remote_bits_aguCfg_ptr),
    .io_in_1_bits_aguCfg_spatialStrides_0
      (io_from_remote_bits_aguCfg_spatialStrides_0),
    .io_in_1_bits_aguCfg_temporalBounds_0
      (io_from_remote_bits_aguCfg_temporalBounds_0),
    .io_in_1_bits_aguCfg_temporalBounds_1
      (io_from_remote_bits_aguCfg_temporalBounds_1),
    .io_in_1_bits_aguCfg_temporalBounds_2
      (io_from_remote_bits_aguCfg_temporalBounds_2),
    .io_in_1_bits_aguCfg_temporalBounds_3
      (io_from_remote_bits_aguCfg_temporalBounds_3),
    .io_in_1_bits_aguCfg_temporalBounds_4
      (io_from_remote_bits_aguCfg_temporalBounds_4),
    .io_in_1_bits_aguCfg_temporalStrides_0
      (io_from_remote_bits_aguCfg_temporalStrides_0),
    .io_in_1_bits_aguCfg_temporalStrides_1
      (io_from_remote_bits_aguCfg_temporalStrides_1),
    .io_in_1_bits_aguCfg_temporalStrides_2
      (io_from_remote_bits_aguCfg_temporalStrides_2),
    .io_in_1_bits_aguCfg_temporalStrides_3
      (io_from_remote_bits_aguCfg_temporalStrides_3),
    .io_in_1_bits_aguCfg_temporalStrides_4
      (io_from_remote_bits_aguCfg_temporalStrides_4),
    .io_in_1_bits_readerwriterCfg_enabledChannel
      (io_from_remote_bits_readerwriterCfg_enabledChannel),
    .io_out_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_out_valid                                (_inputCfgArbiter_io_out_valid),
    .io_out_bits_taskID                          (_inputCfgArbiter_io_out_bits_taskID),
    .io_out_bits_origination
      (_inputCfgArbiter_io_out_bits_origination),
    .io_out_bits_readerPtr                       (_inputCfgArbiter_io_out_bits_readerPtr),
    .io_out_bits_writerPtr_0
      (_inputCfgArbiter_io_out_bits_writerPtr_0),
    .io_out_bits_writerPtr_1
      (_inputCfgArbiter_io_out_bits_writerPtr_1),
    .io_out_bits_axiTransferBeatSize
      (_inputCfgArbiter_io_out_bits_axiTransferBeatSize),
    .io_out_bits_aguCfg_ptr
      (_inputCfgArbiter_io_out_bits_aguCfg_ptr),
    .io_out_bits_aguCfg_spatialStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0),
    .io_out_bits_aguCfg_temporalBounds_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0),
    .io_out_bits_aguCfg_temporalBounds_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1),
    .io_out_bits_aguCfg_temporalBounds_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2),
    .io_out_bits_aguCfg_temporalBounds_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3),
    .io_out_bits_aguCfg_temporalBounds_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4),
    .io_out_bits_aguCfg_temporalStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0),
    .io_out_bits_aguCfg_temporalStrides_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1),
    .io_out_bits_aguCfg_temporalStrides_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2),
    .io_out_bits_aguCfg_temporalStrides_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3),
    .io_out_bits_aguCfg_temporalStrides_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4),
    .io_out_bits_readerwriterCfg_enabledChannel
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel),
    .io_out_bits_localLoopback
      (_inputCfgArbiter_io_out_bits_localLoopback)
  );
  snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Demux outputCfgDemux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:74:30
    .io_in_ready                                  (_outputCfgDemux_io_in_ready),
    .io_in_valid
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_taskID
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_origination
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_writerPtr_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_readerwriterCfg_enabledChannel
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_in_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .io_out_0_ready                               (io_to_local_ready),
    .io_out_0_valid                               (io_to_local_valid),
    .io_out_0_bits_taskID                         (io_to_local_bits_taskID),
    .io_out_0_bits_origination                    (io_to_local_bits_origination),
    .io_out_0_bits_readerPtr                      (io_to_local_bits_readerPtr),
    .io_out_0_bits_writerPtr_0                    (io_to_local_bits_writerPtr_0),
    .io_out_0_bits_writerPtr_1                    (io_to_local_bits_writerPtr_1),
    .io_out_0_bits_axiTransferBeatSize            (io_to_local_bits_axiTransferBeatSize),
    .io_out_0_bits_aguCfg_ptr                     (io_to_local_bits_aguCfg_ptr),
    .io_out_0_bits_aguCfg_spatialStrides_0
      (io_to_local_bits_aguCfg_spatialStrides_0),
    .io_out_0_bits_aguCfg_temporalBounds_0
      (io_to_local_bits_aguCfg_temporalBounds_0),
    .io_out_0_bits_aguCfg_temporalBounds_1
      (io_to_local_bits_aguCfg_temporalBounds_1),
    .io_out_0_bits_aguCfg_temporalBounds_2
      (io_to_local_bits_aguCfg_temporalBounds_2),
    .io_out_0_bits_aguCfg_temporalBounds_3
      (io_to_local_bits_aguCfg_temporalBounds_3),
    .io_out_0_bits_aguCfg_temporalBounds_4
      (io_to_local_bits_aguCfg_temporalBounds_4),
    .io_out_0_bits_aguCfg_temporalStrides_0
      (io_to_local_bits_aguCfg_temporalStrides_0),
    .io_out_0_bits_aguCfg_temporalStrides_1
      (io_to_local_bits_aguCfg_temporalStrides_1),
    .io_out_0_bits_aguCfg_temporalStrides_2
      (io_to_local_bits_aguCfg_temporalStrides_2),
    .io_out_0_bits_aguCfg_temporalStrides_3
      (io_to_local_bits_aguCfg_temporalStrides_3),
    .io_out_0_bits_aguCfg_temporalStrides_4
      (io_to_local_bits_aguCfg_temporalStrides_4),
    .io_out_0_bits_readerwriterCfg_enabledChannel
      (io_to_local_bits_readerwriterCfg_enabledChannel),
    .io_out_0_bits_localLoopback                  (io_to_local_bits_localLoopback),
    .io_out_1_ready                               (io_to_remote_ready),
    .io_out_1_valid                               (io_to_remote_valid),
    .io_out_1_bits_taskID                         (io_to_remote_bits_taskID),
    .io_out_1_bits_readerPtr                      (io_to_remote_bits_readerPtr),
    .io_out_1_bits_writerPtr_0                    (io_to_remote_bits_writerPtr_0),
    .io_out_1_bits_writerPtr_1                    (io_to_remote_bits_writerPtr_1),
    .io_out_1_bits_axiTransferBeatSize            (io_to_remote_bits_axiTransferBeatSize),
    .io_out_1_bits_aguCfg_spatialStrides_0
      (io_to_remote_bits_aguCfg_spatialStrides_0),
    .io_out_1_bits_aguCfg_temporalBounds_0
      (io_to_remote_bits_aguCfg_temporalBounds_0),
    .io_out_1_bits_aguCfg_temporalBounds_1
      (io_to_remote_bits_aguCfg_temporalBounds_1),
    .io_out_1_bits_aguCfg_temporalBounds_2
      (io_to_remote_bits_aguCfg_temporalBounds_2),
    .io_out_1_bits_aguCfg_temporalBounds_3
      (io_to_remote_bits_aguCfg_temporalBounds_3),
    .io_out_1_bits_aguCfg_temporalBounds_4
      (io_to_remote_bits_aguCfg_temporalBounds_4),
    .io_out_1_bits_aguCfg_temporalStrides_0
      (io_to_remote_bits_aguCfg_temporalStrides_0),
    .io_out_1_bits_aguCfg_temporalStrides_1
      (io_to_remote_bits_aguCfg_temporalStrides_1),
    .io_out_1_bits_aguCfg_temporalStrides_2
      (io_to_remote_bits_aguCfg_temporalStrides_2),
    .io_out_1_bits_aguCfg_temporalStrides_3
      (io_to_remote_bits_aguCfg_temporalStrides_3),
    .io_out_1_bits_aguCfg_temporalStrides_4
      (io_to_remote_bits_aguCfg_temporalStrides_4),
    .io_out_1_bits_readerwriterCfg_enabledChannel
      (io_to_remote_bits_readerwriterCfg_enabledChannel),
    .io_sel
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr[47:20] == io_clusterBaseAddress[47:20]
         ? 2'h0
         : _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr == 48'h0
             ? 2'h2
             : 2'h1)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26, :87:40, :90:7, :91:26, :97:5, :98:12, :99:{50,59}, :100:12, :102:12
  );
  FullCutHalfBandwidth_W_1114_T_XDMACfgIO snax_simbacore_cluster_xdma_fullCutHalfBandwidth (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:80:26
    .clock                                      (clock),
    .reset                                      (reset),
    .io_enq_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready),
    .io_enq_valid                               (_inputCfgArbiter_io_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_taskID                         (_inputCfgArbiter_io_out_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_origination
      (_inputCfgArbiter_io_out_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_readerPtr                      (_inputCfgArbiter_io_out_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_writerPtr_0
      (_inputCfgArbiter_io_out_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_writerPtr_1
      (_inputCfgArbiter_io_out_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_axiTransferBeatSize
      (_inputCfgArbiter_io_out_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_ptr                     (_inputCfgArbiter_io_out_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_spatialStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalBounds_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalBounds_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalBounds_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalBounds_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalBounds_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalStrides_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalStrides_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalStrides_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_aguCfg_temporalStrides_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_readerwriterCfg_enabledChannel
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_enq_bits_localLoopback
      (_inputCfgArbiter_io_out_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:67:31
    .io_deq_ready                               (_outputCfgDemux_io_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:74:30
    .io_deq_valid
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid),
    .io_deq_bits_taskID
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_taskID),
    .io_deq_bits_origination
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_origination),
    .io_deq_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr),
    .io_deq_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0),
    .io_deq_bits_writerPtr_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_1),
    .io_deq_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize),
    .io_deq_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr),
    .io_deq_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0),
    .io_deq_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0),
    .io_deq_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1),
    .io_deq_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2),
    .io_deq_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3),
    .io_deq_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4),
    .io_deq_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0),
    .io_deq_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1),
    .io_deq_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2),
    .io_deq_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3),
    .io_deq_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4),
    .io_deq_bits_readerwriterCfg_enabledChannel
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerwriterCfg_enabledChannel),
    .io_deq_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback)
  );
endmodule

module snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Arbiter_1(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_origination,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_0_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_writerPtr_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_0_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [21:0] io_in_0_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_0_bits_readerwriterCfg_enabledByte,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_localLoopback,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_1_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_writerPtr_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_1_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [21:0] io_in_1_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_1_bits_readerwriterCfg_enabledByte,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_localLoopback,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_2_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_2_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [47:0] io_in_2_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [18:0] io_in_2_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [21:0] io_in_2_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [7:0]  io_in_2_bits_readerwriterCfg_enabledByte,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_taskID,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_origination,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [47:0] io_out_bits_readerPtr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_writerPtr_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [18:0] io_out_bits_axiTransferBeatSize,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [21:0] io_out_bits_aguCfg_ptr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_spatialStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalBounds_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_aguCfg_temporalStrides_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [7:0]  io_out_bits_readerwriterCfg_enabledByte,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_readerwriterCfg_enabledChannel,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_localLoopback	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  wire _io_out_valid_T = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign io_in_0_ready = io_out_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :153:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_in_2_ready = ~_io_out_valid_T & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :153:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_valid = _io_out_valid_T | io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :154:31, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_taskID =
    io_in_0_valid
      ? io_in_0_bits_taskID
      : io_in_1_valid ? io_in_1_bits_taskID : io_in_2_bits_taskID;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_origination =
    io_in_0_valid ? io_in_0_bits_origination : ~io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_readerPtr =
    io_in_0_valid
      ? io_in_0_bits_readerPtr
      : io_in_1_valid ? io_in_1_bits_readerPtr : io_in_2_bits_readerPtr;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_0 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_0
      : io_in_1_valid ? io_in_1_bits_writerPtr_0 : io_in_2_bits_writerPtr_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_1 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_1
      : io_in_1_valid ? io_in_1_bits_writerPtr_1 : io_in_2_bits_writerPtr_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_2 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_2
      : io_in_1_valid ? io_in_1_bits_writerPtr_2 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_3 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_3
      : io_in_1_valid ? io_in_1_bits_writerPtr_3 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_4 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_4
      : io_in_1_valid ? io_in_1_bits_writerPtr_4 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_5 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_5
      : io_in_1_valid ? io_in_1_bits_writerPtr_5 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_6 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_6
      : io_in_1_valid ? io_in_1_bits_writerPtr_6 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_7 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_7
      : io_in_1_valid ? io_in_1_bits_writerPtr_7 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_8 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_8
      : io_in_1_valid ? io_in_1_bits_writerPtr_8 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_9 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_9
      : io_in_1_valid ? io_in_1_bits_writerPtr_9 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_10 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_10
      : io_in_1_valid ? io_in_1_bits_writerPtr_10 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_11 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_11
      : io_in_1_valid ? io_in_1_bits_writerPtr_11 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_12 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_12
      : io_in_1_valid ? io_in_1_bits_writerPtr_12 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_13 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_13
      : io_in_1_valid ? io_in_1_bits_writerPtr_13 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_14 =
    io_in_0_valid
      ? io_in_0_bits_writerPtr_14
      : io_in_1_valid ? io_in_1_bits_writerPtr_14 : 48'h0;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_writerPtr_15 =
    io_in_0_valid | ~io_in_1_valid ? 48'h0 : io_in_1_bits_writerPtr_15;	// src/main/scala/chisel3/util/Arbiter.scala:140:14, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_axiTransferBeatSize =
    io_in_0_valid
      ? io_in_0_bits_axiTransferBeatSize
      : io_in_1_valid
          ? io_in_1_bits_axiTransferBeatSize
          : io_in_2_bits_axiTransferBeatSize;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_ptr =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_ptr
      : io_in_1_valid ? io_in_1_bits_aguCfg_ptr : io_in_2_bits_aguCfg_ptr;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_spatialStrides_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_spatialStrides_0
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_spatialStrides_0
          : io_in_2_bits_aguCfg_spatialStrides_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalBounds_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_0
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalBounds_0
          : io_in_2_bits_aguCfg_temporalBounds_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalBounds_1 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_1
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalBounds_1
          : io_in_2_bits_aguCfg_temporalBounds_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalBounds_2 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_2
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalBounds_2
          : io_in_2_bits_aguCfg_temporalBounds_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalBounds_3 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_3
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalBounds_3
          : io_in_2_bits_aguCfg_temporalBounds_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalBounds_4 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalBounds_4
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalBounds_4
          : io_in_2_bits_aguCfg_temporalBounds_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalStrides_0 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_0
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalStrides_0
          : io_in_2_bits_aguCfg_temporalStrides_0;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalStrides_1 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_1
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalStrides_1
          : io_in_2_bits_aguCfg_temporalStrides_1;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalStrides_2 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_2
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalStrides_2
          : io_in_2_bits_aguCfg_temporalStrides_2;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalStrides_3 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_3
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalStrides_3
          : io_in_2_bits_aguCfg_temporalStrides_3;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_aguCfg_temporalStrides_4 =
    io_in_0_valid
      ? io_in_0_bits_aguCfg_temporalStrides_4
      : io_in_1_valid
          ? io_in_1_bits_aguCfg_temporalStrides_4
          : io_in_2_bits_aguCfg_temporalStrides_4;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_readerwriterCfg_enabledByte =
    io_in_0_valid
      ? io_in_0_bits_readerwriterCfg_enabledByte
      : io_in_1_valid
          ? io_in_1_bits_readerwriterCfg_enabledByte
          : io_in_2_bits_readerwriterCfg_enabledByte;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_readerwriterCfg_enabledChannel =
    io_in_0_valid
      ? io_in_0_bits_readerwriterCfg_enabledChannel
      : io_in_1_valid
          ? io_in_1_bits_readerwriterCfg_enabledChannel
          : io_in_2_bits_readerwriterCfg_enabledChannel;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
  assign io_out_bits_localLoopback =
    io_in_0_valid
      ? io_in_0_bits_localLoopback
      : io_in_1_valid & io_in_1_bits_localLoopback;	// src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:36
endmodule

module FullCutFullBandwidth_W_1122_T_XDMACfgIO(	// src/main/scala/snax/utils/CustomOperators.scala:145:13
  input         clock,	// src/main/scala/snax/utils/CustomOperators.scala:145:13
                reset,	// src/main/scala/snax/utils/CustomOperators.scala:145:13
  output        io_enq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [3:0]  io_enq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [47:0] io_enq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_5,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_6,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_7,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_8,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_9,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_10,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_11,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_12,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_13,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_14,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_15,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [18:0] io_enq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [21:0] io_enq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [7:0]  io_enq_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_localLoopback,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [3:0]  io_deq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [47:0] io_deq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_5,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_6,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_7,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_8,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_9,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_10,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_11,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_12,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_13,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_14,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_15,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [18:0] io_deq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [21:0] io_deq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [7:0]  io_deq_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_localLoopback	// src/main/scala/snax/utils/CustomOperators.scala:58:22
);

  reg  [3:0]  ram_0_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg         ram_0_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_5;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_6;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_7;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_8;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_9;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_10;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_11;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_12;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_13;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_14;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_0_writerPtr_15;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [18:0] ram_0_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_0_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [7:0]  ram_0_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [7:0]  ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg         ram_0_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [3:0]  ram_1_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg         ram_1_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_5;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_6;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_7;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_8;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_9;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_10;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_11;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_12;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_13;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_14;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [47:0] ram_1_writerPtr_15;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [18:0] ram_1_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [21:0] ram_1_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [7:0]  ram_1_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg  [7:0]  ram_1_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg         ram_1_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:63:34
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :63:34, :64:{30,33}
  wire        full = ptr_match & maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :63:34, :65:30
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:145:13
    if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      ram_0_taskID <= 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_origination <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerPtr <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_0 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_1 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_2 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_3 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_4 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_5 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_6 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_7 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_8 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_9 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_10 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_11 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_12 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_13 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_14 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_15 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_axiTransferBeatSize <= 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_ptr <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_spatialStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerwriterCfg_enabledByte <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerwriterCfg_enabledChannel <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_localLoopback <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_taskID <= 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_origination <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_readerPtr <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_0 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_1 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_2 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_3 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_4 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_5 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_6 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_7 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_8 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_9 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_10 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_11 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_12 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_13 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_14 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_writerPtr_15 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_axiTransferBeatSize <= 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_ptr <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_spatialStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalBounds_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalBounds_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalBounds_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalBounds_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalBounds_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalStrides_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalStrides_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalStrides_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_aguCfg_temporalStrides_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_readerwriterCfg_enabledByte <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_readerwriterCfg_enabledChannel <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_1_localLoopback <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:66
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:66
      maybe_full <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:66, :62:27
    end
    else begin	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:64:30, :88:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:65:30, :89:19
      if (do_enq & ~wrap) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:59:27, :72:16, :73:24
        ram_0_taskID <= io_enq_bits_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_origination <= io_enq_bits_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerPtr <= io_enq_bits_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_0 <= io_enq_bits_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_1 <= io_enq_bits_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_2 <= io_enq_bits_writerPtr_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_3 <= io_enq_bits_writerPtr_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_4 <= io_enq_bits_writerPtr_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_5 <= io_enq_bits_writerPtr_5;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_6 <= io_enq_bits_writerPtr_6;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_7 <= io_enq_bits_writerPtr_7;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_8 <= io_enq_bits_writerPtr_8;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_9 <= io_enq_bits_writerPtr_9;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_10 <= io_enq_bits_writerPtr_10;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_11 <= io_enq_bits_writerPtr_11;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_12 <= io_enq_bits_writerPtr_12;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_13 <= io_enq_bits_writerPtr_13;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_14 <= io_enq_bits_writerPtr_14;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_15 <= io_enq_bits_writerPtr_15;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_axiTransferBeatSize <= io_enq_bits_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_ptr <= io_enq_bits_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_spatialStrides_0 <= io_enq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_0 <= io_enq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_1 <= io_enq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_2 <= io_enq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_3 <= io_enq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_4 <= io_enq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_0 <= io_enq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_1 <= io_enq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_2 <= io_enq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_3 <= io_enq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_4 <= io_enq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerwriterCfg_enabledByte <= io_enq_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerwriterCfg_enabledChannel <=
          io_enq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_localLoopback <= io_enq_bits_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
      end
      if (do_enq & wrap) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:59:27, :72:16, :73:24
        ram_1_taskID <= io_enq_bits_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_origination <= io_enq_bits_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_readerPtr <= io_enq_bits_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_0 <= io_enq_bits_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_1 <= io_enq_bits_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_2 <= io_enq_bits_writerPtr_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_3 <= io_enq_bits_writerPtr_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_4 <= io_enq_bits_writerPtr_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_5 <= io_enq_bits_writerPtr_5;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_6 <= io_enq_bits_writerPtr_6;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_7 <= io_enq_bits_writerPtr_7;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_8 <= io_enq_bits_writerPtr_8;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_9 <= io_enq_bits_writerPtr_9;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_10 <= io_enq_bits_writerPtr_10;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_11 <= io_enq_bits_writerPtr_11;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_12 <= io_enq_bits_writerPtr_12;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_13 <= io_enq_bits_writerPtr_13;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_14 <= io_enq_bits_writerPtr_14;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_writerPtr_15 <= io_enq_bits_writerPtr_15;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_axiTransferBeatSize <= io_enq_bits_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_ptr <= io_enq_bits_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_spatialStrides_0 <= io_enq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalBounds_0 <= io_enq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalBounds_1 <= io_enq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalBounds_2 <= io_enq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalBounds_3 <= io_enq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalBounds_4 <= io_enq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalStrides_0 <= io_enq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalStrides_1 <= io_enq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalStrides_2 <= io_enq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalStrides_3 <= io_enq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_aguCfg_temporalStrides_4 <= io_enq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_readerwriterCfg_enabledByte <= io_enq_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_readerwriterCfg_enabledChannel <=
          io_enq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_1_localLoopback <= io_enq_bits_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
      end
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27, :79:{15,27}, :80:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/CustomOperators.scala:145:13
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:145:13
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      automatic logic [31:0] _RANDOM[0:70];	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:145:13
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/CustomOperators.scala:145:13
        for (logic [6:0] i = 7'h0; i < 7'h47; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/utils/CustomOperators.scala:145:13
        end	// src/main/scala/snax/utils/CustomOperators.scala:145:13
        ram_0_taskID = _RANDOM[7'h0][3:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_origination = _RANDOM[7'h0][4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_readerPtr = {_RANDOM[7'h0][31:5], _RANDOM[7'h1][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_0 = {_RANDOM[7'h1][31:21], _RANDOM[7'h2], _RANDOM[7'h3][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_1 = {_RANDOM[7'h3][31:5], _RANDOM[7'h4][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_2 = {_RANDOM[7'h4][31:21], _RANDOM[7'h5], _RANDOM[7'h6][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_3 = {_RANDOM[7'h6][31:5], _RANDOM[7'h7][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_4 = {_RANDOM[7'h7][31:21], _RANDOM[7'h8], _RANDOM[7'h9][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_5 = {_RANDOM[7'h9][31:5], _RANDOM[7'hA][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_6 = {_RANDOM[7'hA][31:21], _RANDOM[7'hB], _RANDOM[7'hC][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_7 = {_RANDOM[7'hC][31:5], _RANDOM[7'hD][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_8 = {_RANDOM[7'hD][31:21], _RANDOM[7'hE], _RANDOM[7'hF][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_9 = {_RANDOM[7'hF][31:5], _RANDOM[7'h10][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_10 = {_RANDOM[7'h10][31:21], _RANDOM[7'h11], _RANDOM[7'h12][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_11 = {_RANDOM[7'h12][31:5], _RANDOM[7'h13][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_12 = {_RANDOM[7'h13][31:21], _RANDOM[7'h14], _RANDOM[7'h15][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_13 = {_RANDOM[7'h15][31:5], _RANDOM[7'h16][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_14 = {_RANDOM[7'h16][31:21], _RANDOM[7'h17], _RANDOM[7'h18][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_writerPtr_15 = {_RANDOM[7'h18][31:5], _RANDOM[7'h19][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_axiTransferBeatSize = {_RANDOM[7'h19][31:21], _RANDOM[7'h1A][7:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_ptr = _RANDOM[7'h1A][29:8];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_spatialStrides_0 = {_RANDOM[7'h1A][31:30], _RANDOM[7'h1B][19:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalBounds_0 = {_RANDOM[7'h1B][31:20], _RANDOM[7'h1C][9:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalBounds_1 = _RANDOM[7'h1C][31:10];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalBounds_2 = _RANDOM[7'h1D][21:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalBounds_3 = {_RANDOM[7'h1D][31:22], _RANDOM[7'h1E][11:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalBounds_4 = {_RANDOM[7'h1E][31:12], _RANDOM[7'h1F][1:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalStrides_0 = _RANDOM[7'h1F][23:2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalStrides_1 = {_RANDOM[7'h1F][31:24], _RANDOM[7'h20][13:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalStrides_2 = {_RANDOM[7'h20][31:14], _RANDOM[7'h21][3:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalStrides_3 = _RANDOM[7'h21][25:4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_aguCfg_temporalStrides_4 = {_RANDOM[7'h21][31:26], _RANDOM[7'h22][15:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_readerwriterCfg_enabledByte = _RANDOM[7'h22][23:16];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_readerwriterCfg_enabledChannel = _RANDOM[7'h22][31:24];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_0_localLoopback = _RANDOM[7'h23][0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_taskID = _RANDOM[7'h23][5:2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_origination = _RANDOM[7'h23][6];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_readerPtr = {_RANDOM[7'h23][31:7], _RANDOM[7'h24][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_0 = {_RANDOM[7'h24][31:23], _RANDOM[7'h25], _RANDOM[7'h26][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_1 = {_RANDOM[7'h26][31:7], _RANDOM[7'h27][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_2 = {_RANDOM[7'h27][31:23], _RANDOM[7'h28], _RANDOM[7'h29][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_3 = {_RANDOM[7'h29][31:7], _RANDOM[7'h2A][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_4 = {_RANDOM[7'h2A][31:23], _RANDOM[7'h2B], _RANDOM[7'h2C][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_5 = {_RANDOM[7'h2C][31:7], _RANDOM[7'h2D][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_6 = {_RANDOM[7'h2D][31:23], _RANDOM[7'h2E], _RANDOM[7'h2F][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_7 = {_RANDOM[7'h2F][31:7], _RANDOM[7'h30][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_8 = {_RANDOM[7'h30][31:23], _RANDOM[7'h31], _RANDOM[7'h32][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_9 = {_RANDOM[7'h32][31:7], _RANDOM[7'h33][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_10 = {_RANDOM[7'h33][31:23], _RANDOM[7'h34], _RANDOM[7'h35][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_11 = {_RANDOM[7'h35][31:7], _RANDOM[7'h36][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_12 = {_RANDOM[7'h36][31:23], _RANDOM[7'h37], _RANDOM[7'h38][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_13 = {_RANDOM[7'h38][31:7], _RANDOM[7'h39][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_14 = {_RANDOM[7'h39][31:23], _RANDOM[7'h3A], _RANDOM[7'h3B][6:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_writerPtr_15 = {_RANDOM[7'h3B][31:7], _RANDOM[7'h3C][22:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_axiTransferBeatSize = {_RANDOM[7'h3C][31:23], _RANDOM[7'h3D][9:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_ptr = _RANDOM[7'h3D][31:10];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_spatialStrides_0 = _RANDOM[7'h3E][21:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalBounds_0 = {_RANDOM[7'h3E][31:22], _RANDOM[7'h3F][11:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalBounds_1 = {_RANDOM[7'h3F][31:12], _RANDOM[7'h40][1:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalBounds_2 = _RANDOM[7'h40][23:2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalBounds_3 = {_RANDOM[7'h40][31:24], _RANDOM[7'h41][13:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalBounds_4 = {_RANDOM[7'h41][31:14], _RANDOM[7'h42][3:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalStrides_0 = _RANDOM[7'h42][25:4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalStrides_1 = {_RANDOM[7'h42][31:26], _RANDOM[7'h43][15:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalStrides_2 = {_RANDOM[7'h43][31:16], _RANDOM[7'h44][5:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalStrides_3 = _RANDOM[7'h44][27:6];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_aguCfg_temporalStrides_4 = {_RANDOM[7'h44][31:28], _RANDOM[7'h45][17:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_readerwriterCfg_enabledByte = _RANDOM[7'h45][25:18];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_readerwriterCfg_enabledChannel =
          {_RANDOM[7'h45][31:26], _RANDOM[7'h46][1:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        ram_1_localLoopback = _RANDOM[7'h46][2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        wrap = _RANDOM[7'h46][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        wrap_1 = _RANDOM[7'h46][5];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :145:13
        maybe_full = _RANDOM[7'h46][6];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :62:27, :145:13
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:145:13
        ram_0_taskID = 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_origination = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerPtr = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_0 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_1 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_2 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_3 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_4 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_5 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_6 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_7 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_8 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_9 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_10 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_11 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_12 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_13 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_14 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_15 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_axiTransferBeatSize = 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_ptr = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_spatialStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerwriterCfg_enabledByte = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerwriterCfg_enabledChannel = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_localLoopback = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_taskID = 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_origination = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_readerPtr = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_0 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_1 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_2 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_3 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_4 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_5 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_6 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_7 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_8 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_9 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_10 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_11 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_12 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_13 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_14 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_writerPtr_15 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_axiTransferBeatSize = 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_ptr = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_spatialStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalBounds_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalBounds_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalBounds_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalBounds_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalBounds_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalStrides_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalStrides_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalStrides_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_aguCfg_temporalStrides_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_readerwriterCfg_enabledByte = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_readerwriterCfg_enabledChannel = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_1_localLoopback = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:66
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:66
        maybe_full = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:66, :62:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:145:13
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:145:13
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/snax/utils/CustomOperators.scala:65:30, :89:19, :145:13
  assign io_deq_valid = ~empty;	// src/main/scala/snax/utils/CustomOperators.scala:64:30, :88:19, :145:13
  assign io_deq_bits_taskID = wrap_1 ? ram_1_taskID : ram_0_taskID;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_origination = wrap_1 ? ram_1_origination : ram_0_origination;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_readerPtr = wrap_1 ? ram_1_readerPtr : ram_0_readerPtr;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_0 = wrap_1 ? ram_1_writerPtr_0 : ram_0_writerPtr_0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_1 = wrap_1 ? ram_1_writerPtr_1 : ram_0_writerPtr_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_2 = wrap_1 ? ram_1_writerPtr_2 : ram_0_writerPtr_2;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_3 = wrap_1 ? ram_1_writerPtr_3 : ram_0_writerPtr_3;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_4 = wrap_1 ? ram_1_writerPtr_4 : ram_0_writerPtr_4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_5 = wrap_1 ? ram_1_writerPtr_5 : ram_0_writerPtr_5;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_6 = wrap_1 ? ram_1_writerPtr_6 : ram_0_writerPtr_6;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_7 = wrap_1 ? ram_1_writerPtr_7 : ram_0_writerPtr_7;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_8 = wrap_1 ? ram_1_writerPtr_8 : ram_0_writerPtr_8;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_9 = wrap_1 ? ram_1_writerPtr_9 : ram_0_writerPtr_9;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_10 = wrap_1 ? ram_1_writerPtr_10 : ram_0_writerPtr_10;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_11 = wrap_1 ? ram_1_writerPtr_11 : ram_0_writerPtr_11;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_12 = wrap_1 ? ram_1_writerPtr_12 : ram_0_writerPtr_12;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_13 = wrap_1 ? ram_1_writerPtr_13 : ram_0_writerPtr_13;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_14 = wrap_1 ? ram_1_writerPtr_14 : ram_0_writerPtr_14;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_writerPtr_15 = wrap_1 ? ram_1_writerPtr_15 : ram_0_writerPtr_15;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_axiTransferBeatSize =
    wrap_1 ? ram_1_axiTransferBeatSize : ram_0_axiTransferBeatSize;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_ptr = wrap_1 ? ram_1_aguCfg_ptr : ram_0_aguCfg_ptr;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_spatialStrides_0 =
    wrap_1 ? ram_1_aguCfg_spatialStrides_0 : ram_0_aguCfg_spatialStrides_0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalBounds_0 =
    wrap_1 ? ram_1_aguCfg_temporalBounds_0 : ram_0_aguCfg_temporalBounds_0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalBounds_1 =
    wrap_1 ? ram_1_aguCfg_temporalBounds_1 : ram_0_aguCfg_temporalBounds_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalBounds_2 =
    wrap_1 ? ram_1_aguCfg_temporalBounds_2 : ram_0_aguCfg_temporalBounds_2;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalBounds_3 =
    wrap_1 ? ram_1_aguCfg_temporalBounds_3 : ram_0_aguCfg_temporalBounds_3;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalBounds_4 =
    wrap_1 ? ram_1_aguCfg_temporalBounds_4 : ram_0_aguCfg_temporalBounds_4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalStrides_0 =
    wrap_1 ? ram_1_aguCfg_temporalStrides_0 : ram_0_aguCfg_temporalStrides_0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalStrides_1 =
    wrap_1 ? ram_1_aguCfg_temporalStrides_1 : ram_0_aguCfg_temporalStrides_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalStrides_2 =
    wrap_1 ? ram_1_aguCfg_temporalStrides_2 : ram_0_aguCfg_temporalStrides_2;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalStrides_3 =
    wrap_1 ? ram_1_aguCfg_temporalStrides_3 : ram_0_aguCfg_temporalStrides_3;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_aguCfg_temporalStrides_4 =
    wrap_1 ? ram_1_aguCfg_temporalStrides_4 : ram_0_aguCfg_temporalStrides_4;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_readerwriterCfg_enabledByte =
    wrap_1 ? ram_1_readerwriterCfg_enabledByte : ram_0_readerwriterCfg_enabledByte;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_readerwriterCfg_enabledChannel =
    wrap_1 ? ram_1_readerwriterCfg_enabledChannel : ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
  assign io_deq_bits_localLoopback = wrap_1 ? ram_1_localLoopback : ram_0_localLoopback;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/CustomOperators.scala:59:27, :91:15, :145:13
endmodule

module snax_simbacore_cluster_xdma_ctrl_DstConfigRouter_Splitter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  input         clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
                reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  output        io_in_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_in_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [3:0]  io_in_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_in_bits_origination,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [47:0] io_in_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_5,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_6,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_7,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_8,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_9,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_10,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_11,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_12,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_13,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_14,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_writerPtr_15,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [18:0] io_in_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [21:0] io_in_bits_aguCfg_ptr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [7:0]  io_in_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_in_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_in_bits_localLoopback,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [3:0]  io_out_0_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_0_bits_origination,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [47:0] io_out_0_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_5,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_6,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_7,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_8,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_9,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_10,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_11,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_12,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_13,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_14,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_writerPtr_15,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [18:0] io_out_0_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [21:0] io_out_0_bits_aguCfg_ptr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [7:0]  io_out_0_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_0_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_0_bits_localLoopback,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [3:0]  io_out_1_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_1_bits_origination,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [47:0] io_out_1_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [18:0] io_out_1_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [21:0] io_out_1_bits_aguCfg_ptr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [7:0]  io_out_1_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_1_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_1_bits_localLoopback,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [3:0]  io_out_2_bits_taskID,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [47:0] io_out_2_bits_readerPtr,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_writerPtr_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_writerPtr_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [18:0] io_out_2_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [21:0] io_out_2_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [7:0]  io_out_2_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_out_2_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input         io_sel_0,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_sel_1,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
                io_sel_2	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
);

  reg  dataTransmitted_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36
  reg  dataTransmitted_1;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36
  reg  dataTransmitted_2;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36
  wire io_out_0_valid_0 = io_sel_0 & io_in_valid & ~dataTransmitted_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:{53,57}
  wire io_out_1_valid_0 = io_sel_1 & io_in_valid & ~dataTransmitted_1;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:{53,57}
  wire io_out_2_valid_0 = io_sel_2 & io_in_valid & ~dataTransmitted_2;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:{53,57}
  wire io_in_ready_0 =
    (io_sel_0 ? io_out_0_ready | dataTransmitted_0 : ~io_sel_0)
    & (io_sel_1 ? io_out_1_ready | dataTransmitted_1 : ~io_sel_1)
    & (io_sel_2 ? io_out_2_ready | dataTransmitted_2 : ~io_sel_2);	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :37:{37,57}, :54:27, :55:{36,59}, :63:51
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
    if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      dataTransmitted_0 <= 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      dataTransmitted_1 <= 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      dataTransmitted_2 <= 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
    end
    else begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      automatic logic _GEN = io_in_ready_0 & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:63:51
      dataTransmitted_0 <=
        ~_GEN & (dataTransmitted_0 | io_out_0_ready & io_out_0_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:53, :66:20, :67:21, :71:{28,50}
      dataTransmitted_1 <=
        ~_GEN & (dataTransmitted_1 | io_out_1_ready & io_out_1_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:53, :66:20, :67:21, :71:{28,50}
      dataTransmitted_2 <=
        ~_GEN & (dataTransmitted_2 | io_out_2_ready & io_out_2_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:53, :66:20, :67:21, :71:{28,50}
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_0 = 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_1 = 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
        dataTransmitted_2 = 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:63:51, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_valid = io_out_0_valid_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:45:53, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_origination = io_in_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_2 = io_in_bits_writerPtr_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_3 = io_in_bits_writerPtr_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_4 = io_in_bits_writerPtr_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_5 = io_in_bits_writerPtr_5;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_6 = io_in_bits_writerPtr_6;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_7 = io_in_bits_writerPtr_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_8 = io_in_bits_writerPtr_8;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_9 = io_in_bits_writerPtr_9;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_10 = io_in_bits_writerPtr_10;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_11 = io_in_bits_writerPtr_11;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_12 = io_in_bits_writerPtr_12;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_13 = io_in_bits_writerPtr_13;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_14 = io_in_bits_writerPtr_14;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_writerPtr_15 = io_in_bits_writerPtr_15;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_ptr = io_in_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_spatialStrides_0 = io_in_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalBounds_0 = io_in_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalBounds_1 = io_in_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalBounds_2 = io_in_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalBounds_3 = io_in_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalBounds_4 = io_in_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalStrides_0 = io_in_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalStrides_1 = io_in_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalStrides_2 = io_in_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalStrides_3 = io_in_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_aguCfg_temporalStrides_4 = io_in_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_readerwriterCfg_enabledByte =
    io_in_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_readerwriterCfg_enabledChannel =
    io_in_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_0_bits_localLoopback = io_in_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_valid = io_out_1_valid_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:45:53, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_origination = io_in_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_ptr = io_in_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_spatialStrides_0 = io_in_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalBounds_0 = io_in_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalBounds_1 = io_in_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalBounds_2 = io_in_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalBounds_3 = io_in_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalBounds_4 = io_in_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalStrides_0 = io_in_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalStrides_1 = io_in_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalStrides_2 = io_in_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalStrides_3 = io_in_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_aguCfg_temporalStrides_4 = io_in_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_readerwriterCfg_enabledByte =
    io_in_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_readerwriterCfg_enabledChannel =
    io_in_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_1_bits_localLoopback = io_in_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_valid = io_out_2_valid_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:45:53, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_taskID = io_in_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_readerPtr = io_in_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_writerPtr_0 = io_in_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_writerPtr_1 = io_in_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_axiTransferBeatSize = io_in_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_spatialStrides_0 = io_in_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalBounds_0 = io_in_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalBounds_1 = io_in_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalBounds_2 = io_in_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalBounds_3 = io_in_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalBounds_4 = io_in_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalStrides_0 = io_in_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalStrides_1 = io_in_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalStrides_2 = io_in_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalStrides_3 = io_in_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_aguCfg_temporalStrides_4 = io_in_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_readerwriterCfg_enabledByte =
    io_in_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
  assign io_out_2_bits_readerwriterCfg_enabledChannel =
    io_in_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:170:9
endmodule

module snax_simbacore_cluster_xdma_ctrl_dstConfigRouter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:114:7
  input         clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:114:7
                reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:114:7
  input  [47:0] io_clusterBaseAddress,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_from_remote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input         io_from_remote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [3:0]  io_from_remote_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [47:0] io_from_remote_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [18:0] io_from_remote_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [21:0] io_from_remote_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [7:0]  io_from_remote_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_remote_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_from_local_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input         io_from_local_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [3:0]  io_from_local_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [47:0] io_from_local_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_5,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_6,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_7,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_8,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_9,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_10,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_11,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_12,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_13,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_14,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_writerPtr_15,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [18:0] io_from_local_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [21:0] io_from_local_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input  [7:0]  io_from_local_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_from_local_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input         io_from_local_bits_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_to_remote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [3:0]  io_to_remote_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [47:0] io_to_remote_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [18:0] io_to_remote_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [21:0] io_to_remote_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [7:0]  io_to_remote_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_remote_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  input         io_to_local_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_to_local_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [3:0]  io_to_local_bits_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_to_local_bits_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [47:0] io_to_local_bits_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [18:0] io_to_local_bits_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [21:0] io_to_local_bits_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output [7:0]  io_to_local_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
                io_to_local_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
  output        io_to_local_bits_localLoopback	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:120:14
);

  wire        _outputCfgSplitter_io_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire        _outputCfgSplitter_io_out_0_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [3:0]  _outputCfgSplitter_io_out_0_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire        _outputCfgSplitter_io_out_0_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_5;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_6;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_8;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_9;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_10;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_11;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_12;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_13;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_14;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [47:0] _outputCfgSplitter_io_out_0_bits_writerPtr_15;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [18:0] _outputCfgSplitter_io_out_0_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [21:0] _outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [7:0]  _outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire [7:0]  _outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire        _outputCfgSplitter_io_out_0_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
  wire        _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_enq_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire        _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [3:0]  _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire        _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_5;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_6;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_8;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_9;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_10;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_11;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_12;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_13;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_14;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_15;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [18:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0] _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [7:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire [7:0]
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire        _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
  wire        _inputCfgArbiter_io_in_0_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire        _inputCfgArbiter_io_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [3:0]  _inputCfgArbiter_io_out_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire        _inputCfgArbiter_io_out_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_5;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_6;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_8;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_9;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_10;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_11;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_12;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_13;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_14;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [47:0] _inputCfgArbiter_io_out_bits_writerPtr_15;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [18:0] _inputCfgArbiter_io_out_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [21:0] _inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [7:0]  _inputCfgArbiter_io_out_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire [7:0]  _inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire        _inputCfgArbiter_io_out_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
  wire        forwardToLocal =
    _snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_0[47:20] == io_clusterBaseAddress[47:20];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26, :150:13, :153:9, :154:26
  snax_simbacore_cluster_xdma_ctrl_SrcConfigRouter_Arbiter_1 inputCfgArbiter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_in_0_ready                               (_inputCfgArbiter_io_in_0_ready),
    .io_in_0_valid                               (_outputCfgSplitter_io_out_0_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_taskID
      (_outputCfgSplitter_io_out_0_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_origination
      (_outputCfgSplitter_io_out_0_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_readerPtr
      (_outputCfgSplitter_io_out_0_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_0
      (_outputCfgSplitter_io_out_0_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_1
      (_outputCfgSplitter_io_out_0_bits_writerPtr_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_2
      (_outputCfgSplitter_io_out_0_bits_writerPtr_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_3
      (_outputCfgSplitter_io_out_0_bits_writerPtr_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_4
      (_outputCfgSplitter_io_out_0_bits_writerPtr_5),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_5
      (_outputCfgSplitter_io_out_0_bits_writerPtr_6),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_6
      (_outputCfgSplitter_io_out_0_bits_writerPtr_7),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_7
      (_outputCfgSplitter_io_out_0_bits_writerPtr_8),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_8
      (_outputCfgSplitter_io_out_0_bits_writerPtr_9),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_9
      (_outputCfgSplitter_io_out_0_bits_writerPtr_10),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_10
      (_outputCfgSplitter_io_out_0_bits_writerPtr_11),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_11
      (_outputCfgSplitter_io_out_0_bits_writerPtr_12),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_12
      (_outputCfgSplitter_io_out_0_bits_writerPtr_13),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_13
      (_outputCfgSplitter_io_out_0_bits_writerPtr_14),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_writerPtr_14
      (_outputCfgSplitter_io_out_0_bits_writerPtr_15),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_axiTransferBeatSize
      (_outputCfgSplitter_io_out_0_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_ptr
      (_outputCfgSplitter_io_out_0_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_spatialStrides_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalBounds_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalBounds_1
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalBounds_2
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalBounds_3
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalBounds_4
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalStrides_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalStrides_1
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalStrides_2
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalStrides_3
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_aguCfg_temporalStrides_4
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_readerwriterCfg_enabledByte
      (_outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_readerwriterCfg_enabledChannel
      (_outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_0_bits_localLoopback
      (_outputCfgSplitter_io_out_0_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_in_1_ready                               (io_from_local_ready),
    .io_in_1_valid                               (io_from_local_valid),
    .io_in_1_bits_taskID                         (io_from_local_bits_taskID),
    .io_in_1_bits_readerPtr                      (io_from_local_bits_readerPtr),
    .io_in_1_bits_writerPtr_0                    (io_from_local_bits_writerPtr_0),
    .io_in_1_bits_writerPtr_1                    (io_from_local_bits_writerPtr_1),
    .io_in_1_bits_writerPtr_2                    (io_from_local_bits_writerPtr_2),
    .io_in_1_bits_writerPtr_3                    (io_from_local_bits_writerPtr_3),
    .io_in_1_bits_writerPtr_4                    (io_from_local_bits_writerPtr_4),
    .io_in_1_bits_writerPtr_5                    (io_from_local_bits_writerPtr_5),
    .io_in_1_bits_writerPtr_6                    (io_from_local_bits_writerPtr_6),
    .io_in_1_bits_writerPtr_7                    (io_from_local_bits_writerPtr_7),
    .io_in_1_bits_writerPtr_8                    (io_from_local_bits_writerPtr_8),
    .io_in_1_bits_writerPtr_9                    (io_from_local_bits_writerPtr_9),
    .io_in_1_bits_writerPtr_10                   (io_from_local_bits_writerPtr_10),
    .io_in_1_bits_writerPtr_11                   (io_from_local_bits_writerPtr_11),
    .io_in_1_bits_writerPtr_12                   (io_from_local_bits_writerPtr_12),
    .io_in_1_bits_writerPtr_13                   (io_from_local_bits_writerPtr_13),
    .io_in_1_bits_writerPtr_14                   (io_from_local_bits_writerPtr_14),
    .io_in_1_bits_writerPtr_15                   (io_from_local_bits_writerPtr_15),
    .io_in_1_bits_axiTransferBeatSize            (io_from_local_bits_axiTransferBeatSize),
    .io_in_1_bits_aguCfg_ptr                     (io_from_local_bits_aguCfg_ptr),
    .io_in_1_bits_aguCfg_spatialStrides_0
      (io_from_local_bits_aguCfg_spatialStrides_0),
    .io_in_1_bits_aguCfg_temporalBounds_0
      (io_from_local_bits_aguCfg_temporalBounds_0),
    .io_in_1_bits_aguCfg_temporalBounds_1
      (io_from_local_bits_aguCfg_temporalBounds_1),
    .io_in_1_bits_aguCfg_temporalBounds_2
      (io_from_local_bits_aguCfg_temporalBounds_2),
    .io_in_1_bits_aguCfg_temporalBounds_3
      (io_from_local_bits_aguCfg_temporalBounds_3),
    .io_in_1_bits_aguCfg_temporalBounds_4
      (io_from_local_bits_aguCfg_temporalBounds_4),
    .io_in_1_bits_aguCfg_temporalStrides_0
      (io_from_local_bits_aguCfg_temporalStrides_0),
    .io_in_1_bits_aguCfg_temporalStrides_1
      (io_from_local_bits_aguCfg_temporalStrides_1),
    .io_in_1_bits_aguCfg_temporalStrides_2
      (io_from_local_bits_aguCfg_temporalStrides_2),
    .io_in_1_bits_aguCfg_temporalStrides_3
      (io_from_local_bits_aguCfg_temporalStrides_3),
    .io_in_1_bits_aguCfg_temporalStrides_4
      (io_from_local_bits_aguCfg_temporalStrides_4),
    .io_in_1_bits_readerwriterCfg_enabledByte
      (io_from_local_bits_readerwriterCfg_enabledByte),
    .io_in_1_bits_readerwriterCfg_enabledChannel
      (io_from_local_bits_readerwriterCfg_enabledChannel),
    .io_in_1_bits_localLoopback                  (io_from_local_bits_localLoopback),
    .io_in_2_ready                               (io_from_remote_ready),
    .io_in_2_valid                               (io_from_remote_valid),
    .io_in_2_bits_taskID                         (io_from_remote_bits_taskID),
    .io_in_2_bits_readerPtr                      (io_from_remote_bits_readerPtr),
    .io_in_2_bits_writerPtr_0                    (io_from_remote_bits_writerPtr_0),
    .io_in_2_bits_writerPtr_1                    (io_from_remote_bits_writerPtr_1),
    .io_in_2_bits_axiTransferBeatSize
      (io_from_remote_bits_axiTransferBeatSize),
    .io_in_2_bits_aguCfg_ptr                     (io_from_remote_bits_aguCfg_ptr),
    .io_in_2_bits_aguCfg_spatialStrides_0
      (io_from_remote_bits_aguCfg_spatialStrides_0),
    .io_in_2_bits_aguCfg_temporalBounds_0
      (io_from_remote_bits_aguCfg_temporalBounds_0),
    .io_in_2_bits_aguCfg_temporalBounds_1
      (io_from_remote_bits_aguCfg_temporalBounds_1),
    .io_in_2_bits_aguCfg_temporalBounds_2
      (io_from_remote_bits_aguCfg_temporalBounds_2),
    .io_in_2_bits_aguCfg_temporalBounds_3
      (io_from_remote_bits_aguCfg_temporalBounds_3),
    .io_in_2_bits_aguCfg_temporalBounds_4
      (io_from_remote_bits_aguCfg_temporalBounds_4),
    .io_in_2_bits_aguCfg_temporalStrides_0
      (io_from_remote_bits_aguCfg_temporalStrides_0),
    .io_in_2_bits_aguCfg_temporalStrides_1
      (io_from_remote_bits_aguCfg_temporalStrides_1),
    .io_in_2_bits_aguCfg_temporalStrides_2
      (io_from_remote_bits_aguCfg_temporalStrides_2),
    .io_in_2_bits_aguCfg_temporalStrides_3
      (io_from_remote_bits_aguCfg_temporalStrides_3),
    .io_in_2_bits_aguCfg_temporalStrides_4
      (io_from_remote_bits_aguCfg_temporalStrides_4),
    .io_in_2_bits_readerwriterCfg_enabledByte
      (io_from_remote_bits_readerwriterCfg_enabledByte),
    .io_in_2_bits_readerwriterCfg_enabledChannel
      (io_from_remote_bits_readerwriterCfg_enabledChannel),
    .io_out_ready
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_enq_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_out_valid                                (_inputCfgArbiter_io_out_valid),
    .io_out_bits_taskID                          (_inputCfgArbiter_io_out_bits_taskID),
    .io_out_bits_origination
      (_inputCfgArbiter_io_out_bits_origination),
    .io_out_bits_readerPtr                       (_inputCfgArbiter_io_out_bits_readerPtr),
    .io_out_bits_writerPtr_0
      (_inputCfgArbiter_io_out_bits_writerPtr_0),
    .io_out_bits_writerPtr_1
      (_inputCfgArbiter_io_out_bits_writerPtr_1),
    .io_out_bits_writerPtr_2
      (_inputCfgArbiter_io_out_bits_writerPtr_2),
    .io_out_bits_writerPtr_3
      (_inputCfgArbiter_io_out_bits_writerPtr_3),
    .io_out_bits_writerPtr_4
      (_inputCfgArbiter_io_out_bits_writerPtr_4),
    .io_out_bits_writerPtr_5
      (_inputCfgArbiter_io_out_bits_writerPtr_5),
    .io_out_bits_writerPtr_6
      (_inputCfgArbiter_io_out_bits_writerPtr_6),
    .io_out_bits_writerPtr_7
      (_inputCfgArbiter_io_out_bits_writerPtr_7),
    .io_out_bits_writerPtr_8
      (_inputCfgArbiter_io_out_bits_writerPtr_8),
    .io_out_bits_writerPtr_9
      (_inputCfgArbiter_io_out_bits_writerPtr_9),
    .io_out_bits_writerPtr_10
      (_inputCfgArbiter_io_out_bits_writerPtr_10),
    .io_out_bits_writerPtr_11
      (_inputCfgArbiter_io_out_bits_writerPtr_11),
    .io_out_bits_writerPtr_12
      (_inputCfgArbiter_io_out_bits_writerPtr_12),
    .io_out_bits_writerPtr_13
      (_inputCfgArbiter_io_out_bits_writerPtr_13),
    .io_out_bits_writerPtr_14
      (_inputCfgArbiter_io_out_bits_writerPtr_14),
    .io_out_bits_writerPtr_15
      (_inputCfgArbiter_io_out_bits_writerPtr_15),
    .io_out_bits_axiTransferBeatSize
      (_inputCfgArbiter_io_out_bits_axiTransferBeatSize),
    .io_out_bits_aguCfg_ptr
      (_inputCfgArbiter_io_out_bits_aguCfg_ptr),
    .io_out_bits_aguCfg_spatialStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0),
    .io_out_bits_aguCfg_temporalBounds_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0),
    .io_out_bits_aguCfg_temporalBounds_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1),
    .io_out_bits_aguCfg_temporalBounds_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2),
    .io_out_bits_aguCfg_temporalBounds_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3),
    .io_out_bits_aguCfg_temporalBounds_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4),
    .io_out_bits_aguCfg_temporalStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0),
    .io_out_bits_aguCfg_temporalStrides_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1),
    .io_out_bits_aguCfg_temporalStrides_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2),
    .io_out_bits_aguCfg_temporalStrides_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3),
    .io_out_bits_aguCfg_temporalStrides_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4),
    .io_out_bits_readerwriterCfg_enabledByte
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledByte),
    .io_out_bits_readerwriterCfg_enabledChannel
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel),
    .io_out_bits_localLoopback
      (_inputCfgArbiter_io_out_bits_localLoopback)
  );
  FullCutFullBandwidth_W_1122_T_XDMACfgIO snax_simbacore_cluster_xdma_fullCutFullBandwidth (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .clock                                      (clock),
    .reset                                      (reset),
    .io_enq_ready
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_enq_ready),
    .io_enq_valid                               (_inputCfgArbiter_io_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_taskID                         (_inputCfgArbiter_io_out_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_origination
      (_inputCfgArbiter_io_out_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_readerPtr                      (_inputCfgArbiter_io_out_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_0
      (_inputCfgArbiter_io_out_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_1
      (_inputCfgArbiter_io_out_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_2
      (_inputCfgArbiter_io_out_bits_writerPtr_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_3
      (_inputCfgArbiter_io_out_bits_writerPtr_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_4
      (_inputCfgArbiter_io_out_bits_writerPtr_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_5
      (_inputCfgArbiter_io_out_bits_writerPtr_5),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_6
      (_inputCfgArbiter_io_out_bits_writerPtr_6),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_7
      (_inputCfgArbiter_io_out_bits_writerPtr_7),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_8
      (_inputCfgArbiter_io_out_bits_writerPtr_8),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_9
      (_inputCfgArbiter_io_out_bits_writerPtr_9),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_10
      (_inputCfgArbiter_io_out_bits_writerPtr_10),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_11
      (_inputCfgArbiter_io_out_bits_writerPtr_11),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_12
      (_inputCfgArbiter_io_out_bits_writerPtr_12),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_13
      (_inputCfgArbiter_io_out_bits_writerPtr_13),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_14
      (_inputCfgArbiter_io_out_bits_writerPtr_14),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_writerPtr_15
      (_inputCfgArbiter_io_out_bits_writerPtr_15),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_axiTransferBeatSize
      (_inputCfgArbiter_io_out_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_ptr                     (_inputCfgArbiter_io_out_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_spatialStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalBounds_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalBounds_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalBounds_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalBounds_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalBounds_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalStrides_0
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalStrides_1
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalStrides_2
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalStrides_3
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_aguCfg_temporalStrides_4
      (_inputCfgArbiter_io_out_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_readerwriterCfg_enabledByte
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_readerwriterCfg_enabledChannel
      (_inputCfgArbiter_io_out_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_enq_bits_localLoopback
      (_inputCfgArbiter_io_out_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_deq_ready                               (_outputCfgSplitter_io_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .io_deq_valid
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_valid),
    .io_deq_bits_taskID
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_taskID),
    .io_deq_bits_origination
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_origination),
    .io_deq_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerPtr),
    .io_deq_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_0),
    .io_deq_bits_writerPtr_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_1),
    .io_deq_bits_writerPtr_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_2),
    .io_deq_bits_writerPtr_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_3),
    .io_deq_bits_writerPtr_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_4),
    .io_deq_bits_writerPtr_5
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_5),
    .io_deq_bits_writerPtr_6
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_6),
    .io_deq_bits_writerPtr_7
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_7),
    .io_deq_bits_writerPtr_8
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_8),
    .io_deq_bits_writerPtr_9
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_9),
    .io_deq_bits_writerPtr_10
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_10),
    .io_deq_bits_writerPtr_11
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_11),
    .io_deq_bits_writerPtr_12
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_12),
    .io_deq_bits_writerPtr_13
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_13),
    .io_deq_bits_writerPtr_14
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_14),
    .io_deq_bits_writerPtr_15
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_15),
    .io_deq_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_axiTransferBeatSize),
    .io_deq_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_ptr),
    .io_deq_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_spatialStrides_0),
    .io_deq_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_0),
    .io_deq_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_1),
    .io_deq_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_2),
    .io_deq_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_3),
    .io_deq_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_4),
    .io_deq_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_0),
    .io_deq_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_1),
    .io_deq_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_2),
    .io_deq_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_3),
    .io_deq_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_4),
    .io_deq_bits_readerwriterCfg_enabledByte
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledByte),
    .io_deq_bits_readerwriterCfg_enabledChannel
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledChannel),
    .io_deq_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_localLoopback)
  );
  snax_simbacore_cluster_xdma_ctrl_DstConfigRouter_Splitter outputCfgSplitter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:169:33
    .clock                                        (clock),
    .reset                                        (reset),
    .io_in_ready                                  (_outputCfgSplitter_io_in_ready),
    .io_in_valid
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_taskID
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_origination
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_5
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_5),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_6
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_6),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_7
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_7),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_8
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_8),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_9
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_9),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_10
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_10),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_11
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_11),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_12
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_12),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_13
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_13),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_14
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_14),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_writerPtr_15
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_15),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_readerwriterCfg_enabledByte
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_readerwriterCfg_enabledChannel
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_in_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26
    .io_out_0_ready                               (_inputCfgArbiter_io_in_0_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:132:31
    .io_out_0_valid                               (_outputCfgSplitter_io_out_0_valid),
    .io_out_0_bits_taskID
      (_outputCfgSplitter_io_out_0_bits_taskID),
    .io_out_0_bits_origination
      (_outputCfgSplitter_io_out_0_bits_origination),
    .io_out_0_bits_writerPtr_0
      (_outputCfgSplitter_io_out_0_bits_writerPtr_0),
    .io_out_0_bits_writerPtr_1
      (_outputCfgSplitter_io_out_0_bits_writerPtr_1),
    .io_out_0_bits_writerPtr_2
      (_outputCfgSplitter_io_out_0_bits_writerPtr_2),
    .io_out_0_bits_writerPtr_3
      (_outputCfgSplitter_io_out_0_bits_writerPtr_3),
    .io_out_0_bits_writerPtr_4
      (_outputCfgSplitter_io_out_0_bits_writerPtr_4),
    .io_out_0_bits_writerPtr_5
      (_outputCfgSplitter_io_out_0_bits_writerPtr_5),
    .io_out_0_bits_writerPtr_6
      (_outputCfgSplitter_io_out_0_bits_writerPtr_6),
    .io_out_0_bits_writerPtr_7
      (_outputCfgSplitter_io_out_0_bits_writerPtr_7),
    .io_out_0_bits_writerPtr_8
      (_outputCfgSplitter_io_out_0_bits_writerPtr_8),
    .io_out_0_bits_writerPtr_9
      (_outputCfgSplitter_io_out_0_bits_writerPtr_9),
    .io_out_0_bits_writerPtr_10
      (_outputCfgSplitter_io_out_0_bits_writerPtr_10),
    .io_out_0_bits_writerPtr_11
      (_outputCfgSplitter_io_out_0_bits_writerPtr_11),
    .io_out_0_bits_writerPtr_12
      (_outputCfgSplitter_io_out_0_bits_writerPtr_12),
    .io_out_0_bits_writerPtr_13
      (_outputCfgSplitter_io_out_0_bits_writerPtr_13),
    .io_out_0_bits_writerPtr_14
      (_outputCfgSplitter_io_out_0_bits_writerPtr_14),
    .io_out_0_bits_writerPtr_15
      (_outputCfgSplitter_io_out_0_bits_writerPtr_15),
    .io_out_0_bits_axiTransferBeatSize
      (_outputCfgSplitter_io_out_0_bits_axiTransferBeatSize),
    .io_out_0_bits_aguCfg_ptr
      (_outputCfgSplitter_io_out_0_bits_aguCfg_ptr),
    .io_out_0_bits_aguCfg_spatialStrides_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_spatialStrides_0),
    .io_out_0_bits_aguCfg_temporalBounds_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_0),
    .io_out_0_bits_aguCfg_temporalBounds_1
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_1),
    .io_out_0_bits_aguCfg_temporalBounds_2
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_2),
    .io_out_0_bits_aguCfg_temporalBounds_3
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_3),
    .io_out_0_bits_aguCfg_temporalBounds_4
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalBounds_4),
    .io_out_0_bits_aguCfg_temporalStrides_0
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_0),
    .io_out_0_bits_aguCfg_temporalStrides_1
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_1),
    .io_out_0_bits_aguCfg_temporalStrides_2
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_2),
    .io_out_0_bits_aguCfg_temporalStrides_3
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_3),
    .io_out_0_bits_aguCfg_temporalStrides_4
      (_outputCfgSplitter_io_out_0_bits_aguCfg_temporalStrides_4),
    .io_out_0_bits_readerwriterCfg_enabledByte
      (_outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledByte),
    .io_out_0_bits_readerwriterCfg_enabledChannel
      (_outputCfgSplitter_io_out_0_bits_readerwriterCfg_enabledChannel),
    .io_out_0_bits_localLoopback
      (_outputCfgSplitter_io_out_0_bits_localLoopback),
    .io_out_1_ready                               (io_to_local_ready),
    .io_out_1_valid                               (io_to_local_valid),
    .io_out_1_bits_taskID                         (io_to_local_bits_taskID),
    .io_out_1_bits_origination                    (io_to_local_bits_origination),
    .io_out_1_bits_readerPtr                      (io_to_local_bits_readerPtr),
    .io_out_1_bits_writerPtr_0                    (io_to_local_bits_writerPtr_0),
    .io_out_1_bits_writerPtr_1                    (io_to_local_bits_writerPtr_1),
    .io_out_1_bits_axiTransferBeatSize            (io_to_local_bits_axiTransferBeatSize),
    .io_out_1_bits_aguCfg_ptr                     (io_to_local_bits_aguCfg_ptr),
    .io_out_1_bits_aguCfg_spatialStrides_0
      (io_to_local_bits_aguCfg_spatialStrides_0),
    .io_out_1_bits_aguCfg_temporalBounds_0
      (io_to_local_bits_aguCfg_temporalBounds_0),
    .io_out_1_bits_aguCfg_temporalBounds_1
      (io_to_local_bits_aguCfg_temporalBounds_1),
    .io_out_1_bits_aguCfg_temporalBounds_2
      (io_to_local_bits_aguCfg_temporalBounds_2),
    .io_out_1_bits_aguCfg_temporalBounds_3
      (io_to_local_bits_aguCfg_temporalBounds_3),
    .io_out_1_bits_aguCfg_temporalBounds_4
      (io_to_local_bits_aguCfg_temporalBounds_4),
    .io_out_1_bits_aguCfg_temporalStrides_0
      (io_to_local_bits_aguCfg_temporalStrides_0),
    .io_out_1_bits_aguCfg_temporalStrides_1
      (io_to_local_bits_aguCfg_temporalStrides_1),
    .io_out_1_bits_aguCfg_temporalStrides_2
      (io_to_local_bits_aguCfg_temporalStrides_2),
    .io_out_1_bits_aguCfg_temporalStrides_3
      (io_to_local_bits_aguCfg_temporalStrides_3),
    .io_out_1_bits_aguCfg_temporalStrides_4
      (io_to_local_bits_aguCfg_temporalStrides_4),
    .io_out_1_bits_readerwriterCfg_enabledByte
      (io_to_local_bits_readerwriterCfg_enabledByte),
    .io_out_1_bits_readerwriterCfg_enabledChannel
      (io_to_local_bits_readerwriterCfg_enabledChannel),
    .io_out_1_bits_localLoopback                  (io_to_local_bits_localLoopback),
    .io_out_2_ready                               (io_to_remote_ready),
    .io_out_2_valid                               (io_to_remote_valid),
    .io_out_2_bits_taskID                         (io_to_remote_bits_taskID),
    .io_out_2_bits_readerPtr                      (io_to_remote_bits_readerPtr),
    .io_out_2_bits_writerPtr_0                    (io_to_remote_bits_writerPtr_0),
    .io_out_2_bits_writerPtr_1                    (io_to_remote_bits_writerPtr_1),
    .io_out_2_bits_axiTransferBeatSize            (io_to_remote_bits_axiTransferBeatSize),
    .io_out_2_bits_aguCfg_spatialStrides_0
      (io_to_remote_bits_aguCfg_spatialStrides_0),
    .io_out_2_bits_aguCfg_temporalBounds_0
      (io_to_remote_bits_aguCfg_temporalBounds_0),
    .io_out_2_bits_aguCfg_temporalBounds_1
      (io_to_remote_bits_aguCfg_temporalBounds_1),
    .io_out_2_bits_aguCfg_temporalBounds_2
      (io_to_remote_bits_aguCfg_temporalBounds_2),
    .io_out_2_bits_aguCfg_temporalBounds_3
      (io_to_remote_bits_aguCfg_temporalBounds_3),
    .io_out_2_bits_aguCfg_temporalBounds_4
      (io_to_remote_bits_aguCfg_temporalBounds_4),
    .io_out_2_bits_aguCfg_temporalStrides_0
      (io_to_remote_bits_aguCfg_temporalStrides_0),
    .io_out_2_bits_aguCfg_temporalStrides_1
      (io_to_remote_bits_aguCfg_temporalStrides_1),
    .io_out_2_bits_aguCfg_temporalStrides_2
      (io_to_remote_bits_aguCfg_temporalStrides_2),
    .io_out_2_bits_aguCfg_temporalStrides_3
      (io_to_remote_bits_aguCfg_temporalStrides_3),
    .io_out_2_bits_aguCfg_temporalStrides_4
      (io_to_remote_bits_aguCfg_temporalStrides_4),
    .io_out_2_bits_readerwriterCfg_enabledByte
      (io_to_remote_bits_readerwriterCfg_enabledByte),
    .io_out_2_bits_readerwriterCfg_enabledChannel
      (io_to_remote_bits_readerwriterCfg_enabledChannel),
    .io_sel_0
      ((|_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_1)
       & ~_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26, :163:{9,49}, :165:5
    .io_sel_1                                     (forwardToLocal),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:153:9
    .io_sel_2
      (~forwardToLocal
       & (|_snax_simbacore_cluster_xdma_fullCutFullBandwidth_io_deq_bits_writerPtr_0))	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:141:26, :153:9, :167:{25,41,74}
  );
endmodule

module FullCutHalfBandwidth_W_1122_T_XDMACfgIO(	// src/main/scala/snax/utils/CustomOperators.scala:130:13
  input         clock,	// src/main/scala/snax/utils/CustomOperators.scala:130:13
                reset,	// src/main/scala/snax/utils/CustomOperators.scala:130:13
  output        io_enq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [3:0]  io_enq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [47:0] io_enq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [18:0] io_enq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [21:0] io_enq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input  [7:0]  io_enq_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  input         io_enq_bits_localLoopback,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_enq_bits_remoteLoopback,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_ready,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_valid,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [3:0]  io_deq_bits_taskID,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_origination,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [47:0] io_deq_bits_readerPtr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_writerPtr_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [18:0] io_deq_bits_axiTransferBeatSize,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [21:0] io_deq_bits_aguCfg_ptr,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_spatialStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalBounds_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_0,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_1,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_2,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_3,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_aguCfg_temporalStrides_4,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output [7:0]  io_deq_bits_readerwriterCfg_enabledByte,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_readerwriterCfg_enabledChannel,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
  output        io_deq_bits_localLoopback,	// src/main/scala/snax/utils/CustomOperators.scala:58:22
                io_deq_bits_remoteLoopback	// src/main/scala/snax/utils/CustomOperators.scala:58:22
);

  reg [3:0]  ram_0_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        ram_0_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [47:0] ram_0_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [18:0] ram_0_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [21:0] ram_0_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [7:0]  ram_0_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg [7:0]  ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        ram_0_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        ram_0_remoteLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
  reg        maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      ram_0_taskID <= 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_origination <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerPtr <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_0 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_writerPtr_1 <= 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_axiTransferBeatSize <= 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_ptr <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_spatialStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalBounds_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_0 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_1 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_2 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_3 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_aguCfg_temporalStrides_4 <= 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerwriterCfg_enabledByte <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_readerwriterCfg_enabledChannel <= 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_localLoopback <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      ram_0_remoteLoopback <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
      maybe_full <= 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:66, :62:27
    end
    else begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~maybe_full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27, :89:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        ram_0_taskID <= io_enq_bits_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_origination <= io_enq_bits_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerPtr <= io_enq_bits_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_0 <= io_enq_bits_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_writerPtr_1 <= io_enq_bits_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_axiTransferBeatSize <= io_enq_bits_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_ptr <= io_enq_bits_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_spatialStrides_0 <= io_enq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_0 <= io_enq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_1 <= io_enq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_2 <= io_enq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_3 <= io_enq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalBounds_4 <= io_enq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_0 <= io_enq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_1 <= io_enq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_2 <= io_enq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_3 <= io_enq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_aguCfg_temporalStrides_4 <= io_enq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerwriterCfg_enabledByte <= io_enq_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_readerwriterCfg_enabledChannel <=
          io_enq_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_localLoopback <= io_enq_bits_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
        ram_0_remoteLoopback <= io_enq_bits_remoteLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27
      end
      if (~(do_enq == (io_deq_ready & maybe_full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27, :79:{15,27}, :80:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/CustomOperators.scala:62:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      automatic logic [31:0] _RANDOM[0:35];	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        for (logic [5:0] i = 6'h0; i < 6'h24; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        end	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        ram_0_taskID = _RANDOM[6'h0][3:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_origination = _RANDOM[6'h0][4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_readerPtr = {_RANDOM[6'h0][31:5], _RANDOM[6'h1][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_writerPtr_0 = {_RANDOM[6'h1][31:21], _RANDOM[6'h2], _RANDOM[6'h3][4:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_writerPtr_1 = {_RANDOM[6'h3][31:5], _RANDOM[6'h4][20:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_axiTransferBeatSize = {_RANDOM[6'h19][31:21], _RANDOM[6'h1A][7:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_ptr = _RANDOM[6'h1A][29:8];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_spatialStrides_0 = {_RANDOM[6'h1A][31:30], _RANDOM[6'h1B][19:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_0 = {_RANDOM[6'h1B][31:20], _RANDOM[6'h1C][9:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_1 = _RANDOM[6'h1C][31:10];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_2 = _RANDOM[6'h1D][21:0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_3 = {_RANDOM[6'h1D][31:22], _RANDOM[6'h1E][11:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalBounds_4 = {_RANDOM[6'h1E][31:12], _RANDOM[6'h1F][1:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_0 = _RANDOM[6'h1F][23:2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_1 = {_RANDOM[6'h1F][31:24], _RANDOM[6'h20][13:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_2 = {_RANDOM[6'h20][31:14], _RANDOM[6'h21][3:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_3 = _RANDOM[6'h21][25:4];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_aguCfg_temporalStrides_4 = {_RANDOM[6'h21][31:26], _RANDOM[6'h22][15:0]};	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_readerwriterCfg_enabledByte = _RANDOM[6'h22][23:16];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_readerwriterCfg_enabledChannel = _RANDOM[6'h22][31:24];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_localLoopback = _RANDOM[6'h23][0];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        ram_0_remoteLoopback = _RANDOM[6'h23][1];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
        maybe_full = _RANDOM[6'h23][2];	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :62:27, :130:13
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/CustomOperators.scala:130:13
        ram_0_taskID = 4'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_origination = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerPtr = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_0 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_writerPtr_1 = 48'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_axiTransferBeatSize = 19'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_ptr = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_spatialStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalBounds_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_0 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_1 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_2 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_3 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_aguCfg_temporalStrides_4 = 22'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerwriterCfg_enabledByte = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_readerwriterCfg_enabledChannel = 8'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_localLoopback = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        ram_0_remoteLoopback = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:{27,66}
        maybe_full = 1'h0;	// src/main/scala/snax/utils/CustomOperators.scala:59:66, :62:27
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/CustomOperators.scala:130:13
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :89:19, :130:13
  assign io_deq_valid = maybe_full;	// src/main/scala/snax/utils/CustomOperators.scala:62:27, :130:13
  assign io_deq_bits_taskID = ram_0_taskID;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_origination = ram_0_origination;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_readerPtr = ram_0_readerPtr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_writerPtr_0 = ram_0_writerPtr_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_writerPtr_1 = ram_0_writerPtr_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_axiTransferBeatSize = ram_0_axiTransferBeatSize;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_ptr = ram_0_aguCfg_ptr;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_spatialStrides_0 = ram_0_aguCfg_spatialStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_0 = ram_0_aguCfg_temporalBounds_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_1 = ram_0_aguCfg_temporalBounds_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_2 = ram_0_aguCfg_temporalBounds_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_3 = ram_0_aguCfg_temporalBounds_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalBounds_4 = ram_0_aguCfg_temporalBounds_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_0 = ram_0_aguCfg_temporalStrides_0;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_1 = ram_0_aguCfg_temporalStrides_1;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_2 = ram_0_aguCfg_temporalStrides_2;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_3 = ram_0_aguCfg_temporalStrides_3;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_aguCfg_temporalStrides_4 = ram_0_aguCfg_temporalStrides_4;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_readerwriterCfg_enabledByte = ram_0_readerwriterCfg_enabledByte;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_readerwriterCfg_enabledChannel =
    ram_0_readerwriterCfg_enabledChannel;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_localLoopback = ram_0_localLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
  assign io_deq_bits_remoteLoopback = ram_0_remoteLoopback;	// src/main/scala/snax/utils/CustomOperators.scala:59:27, :130:13
endmodule

module snax_simbacore_cluster_xdma_ctrl_perfCounterTask(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
  input         clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
                reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  output [31:0] io_value	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg [31:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
    if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      value <= 32'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :33:10
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 32'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :33:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= value + 32'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :33:45
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
        value = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
        value = 32'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :33:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:36, :623:38, :655:38
endmodule

module snax_simbacore_cluster_xdma_ctrl(	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
  input          clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
                 reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
  input  [47:0]  io_clusterBaseAddress,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [3:0]   io_localXDMACfg_readerCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_localXDMACfg_readerCfg_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [47:0]  io_localXDMACfg_readerCfg_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [18:0]  io_localXDMACfg_readerCfg_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [19:0]  io_localXDMACfg_readerCfg_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [7:0]   io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_localXDMACfg_readerCfg_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [3:0]   io_localXDMACfg_writerCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_localXDMACfg_writerCfg_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [47:0]  io_localXDMACfg_writerCfg_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [18:0]  io_localXDMACfg_writerCfg_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [19:0]  io_localXDMACfg_writerCfg_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [7:0]   io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_localXDMACfg_writerCfg_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerCfg_remoteLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_readerStart,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerStart,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_localXDMACfg_readerBusy,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
                 io_localXDMACfg_writerBusy,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_remoteXDMACfg_fromRemote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_remoteXDMACfg_fromRemote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input  [511:0] io_remoteXDMACfg_fromRemote_bits,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_remoteXDMACfg_toRemote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_remoteXDMACfg_toRemote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [511:0] io_remoteXDMACfg_toRemote_bits,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_csrIO_req_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_csrIO_req_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input  [31:0]  io_csrIO_req_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_csrIO_req_bits_write,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input  [31:0]  io_csrIO_req_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input  [3:0]   io_csrIO_req_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_csrIO_rsp_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output         io_csrIO_rsp_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  output [31:0]  io_csrIO_rsp_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
  input          io_remoteTaskFinished	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:207:14
);

  wire [31:0] _perfCounterWriter_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:655:33
  wire [31:0] _perfCounterReader_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:623:33
  wire [31:0] _perfCounterTask_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:31
  wire [7:0]  _remoteFinishedTaskIDCounter_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:574:43
  wire [7:0]  _localFinishedTaskIDCounter_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:566:42
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_enq_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [18:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [47:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [18:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0] _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire [21:0]
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire        _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
  wire        _dstCfgRouter_io_from_remote_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _dstCfgRouter_io_from_local_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _dstCfgRouter_io_to_remote_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [3:0]  _dstCfgRouter_io_to_remote_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_remote_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_remote_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_remote_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [18:0] _dstCfgRouter_io_to_remote_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [7:0]  _dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [7:0]  _dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _dstCfgRouter_io_to_local_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [3:0]  _dstCfgRouter_io_to_local_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _dstCfgRouter_io_to_local_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_local_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_local_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [47:0] _dstCfgRouter_io_to_local_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [18:0] _dstCfgRouter_io_to_local_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [21:0] _dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [7:0]  _dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire [7:0]  _dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _dstCfgRouter_io_to_local_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
  wire        _srcCfgRouter_io_from_remote_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _srcCfgRouter_io_from_local_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _srcCfgRouter_io_to_remote_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [3:0]  _srcCfgRouter_io_to_remote_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_remote_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_remote_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_remote_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [18:0] _srcCfgRouter_io_to_remote_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [7:0]  _srcCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _srcCfgRouter_io_to_local_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [3:0]  _srcCfgRouter_io_to_local_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _srcCfgRouter_io_to_local_bits_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_local_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_local_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [47:0] _srcCfgRouter_io_to_local_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [18:0] _srcCfgRouter_io_to_local_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [21:0] _srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire [7:0]  _srcCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _srcCfgRouter_io_to_local_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
  wire        _interClusterCfgSerializer_io_cfgIn_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:386:41
  wire        _cfgToRemoteMux_io_in_0_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire        _cfgToRemoteMux_io_in_1_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire        _cfgToRemoteMux_io_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [3:0]  _cfgToRemoteMux_io_out_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire        _cfgToRemoteMux_io_out_bits_isWriterSide;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [47:0] _cfgToRemoteMux_io_out_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [47:0] _cfgToRemoteMux_io_out_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [47:0] _cfgToRemoteMux_io_out_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [18:0] _cfgToRemoteMux_io_out_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [7:0]  _cfgToRemoteMux_io_out_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire [7:0]  _cfgToRemoteMux_io_out_bits_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
  wire        _interClusterCfgDeserializer_io_cfgOut_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [3:0]  _interClusterCfgDeserializer_io_cfgOut_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire        _interClusterCfgDeserializer_io_cfgOut_bits_isWriterSide;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [47:0] _interClusterCfgDeserializer_io_cfgOut_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [47:0] _interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [47:0] _interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [18:0] _interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [7:0]  _interClusterCfgDeserializer_io_cfgOut_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire [7:0]  _interClusterCfgDeserializer_io_cfgOut_bits_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  wire        _cfgFromRemoteDemux_io_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire        _cfgFromRemoteDemux_io_out_0_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [3:0]  _cfgFromRemoteDemux_io_out_0_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_0_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_0_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_0_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_0_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [7:0]  _cfgFromRemoteDemux_io_out_0_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire        _cfgFromRemoteDemux_io_out_1_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [3:0]  _cfgFromRemoteDemux_io_out_1_bits_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_1_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_1_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [47:0] _cfgFromRemoteDemux_io_out_1_bits_writerPtr_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_spatialStride;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [18:0] _cfgFromRemoteDemux_io_out_1_bits_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [7:0]  _cfgFromRemoteDemux_io_out_1_bits_enabledChannel;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [7:0]  _cfgFromRemoteDemux_io_out_1_bits_enabledByte;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
  wire [7:0]  _remoteSubmittedTaskIDCounter_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:335:44
  wire [7:0]  _localSubmittedTaskIDCounter_io_value;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:323:43
  wire        _csrManager_io_readWriteRegIO_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_3;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_4;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_5;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_6;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_8;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_9;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_10;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_11;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_12;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_13;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_14;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_15;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_16;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_17;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_18;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_19;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_20;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_21;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_22;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_23;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_24;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_25;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_26;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_27;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_28;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_29;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_30;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_31;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_32;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_33;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_34;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_35;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_36;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_37;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_38;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_39;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_40;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_41;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_42;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_43;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_44;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_45;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_46;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_47;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_48;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_49;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_50;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_51;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_52;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_53;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_54;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_55;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_56;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_57;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [31:0] _csrManager_io_readWriteRegIO_bits_58;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
  wire [47:0] preRoute_dst_local_bits_readerPtr =
    {_csrManager_io_readWriteRegIO_bits_1[15:0], _csrManager_io_readWriteRegIO_bits_0};	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:60:15
  wire [47:0] preRoute_dst_local_bits_writerPtr_0 =
    {_csrManager_io_readWriteRegIO_bits_3[15:0], _csrManager_io_readWriteRegIO_bits_2};	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
  wire [47:0] preRoute_dst_local_bits_writerPtr_1 =
    {_csrManager_io_readWriteRegIO_bits_5[15:0], _csrManager_io_readWriteRegIO_bits_4};	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
  wire        localLoopback =
    {_csrManager_io_readWriteRegIO_bits_1[15:0],
     _csrManager_io_readWriteRegIO_bits_0[31:20]} == {_csrManager_io_readWriteRegIO_bits_3[15:0],
                                                      _csrManager_io_readWriteRegIO_bits_2[31:20]};	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, :292:38, :295:7, :297:13, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:60:15, :63:9
  wire [18:0] _axiTransferBeatSize_T_6 =
    _csrManager_io_readWriteRegIO_bits_47[18:0]
    * _csrManager_io_readWriteRegIO_bits_48[18:0]
    * _csrManager_io_readWriteRegIO_bits_49[18:0]
    * _csrManager_io_readWriteRegIO_bits_50[18:0]
    * _csrManager_io_readWriteRegIO_bits_51[18:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, :312:8
  wire        _csrManager_io_readWriteRegIO_ready_T =
    _srcCfgRouter_io_from_local_ready & _dstCfgRouter_io_from_local_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:318:66, :395:28, :421:28
  wire        preRoute_dst_local_valid =
    _csrManager_io_readWriteRegIO_ready_T & _csrManager_io_readWriteRegIO_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, :318:66
  wire [3:0]  _taskID_T_1 =
    (localLoopback
       ? _localSubmittedTaskIDCounter_io_value[3:0]
       : _remoteSubmittedTaskIDCounter_io_value[3:0]) + 4'h1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:295:7, :323:43, :335:44, :351:19, :355:5
  reg  [1:0]  currentStateSrc;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32
  reg  [1:0]  currentStateDst;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:472:32
  wire        _GEN = currentStateSrc == 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :489:27
  wire        _GEN_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr == _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23, :478:23, :495:77
  wire        _GEN_1 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0 == _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23, :478:23, :496:27
  wire        _GEN_2 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid
    & ~(_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_valid
        & _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback)
    & (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback
       & _GEN_0 & _GEN_1
       | ~_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback);	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23, :478:23, :493:{33,55,94}, :495:{77,110}, :496:{27,64}, :498:47
  wire        _GEN_3 = currentStateSrc == 2'h1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :489:27, :502:37
  wire        _GEN_4 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize == 19'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:312:8, :477:23, :507:51
  wire        _GEN_5 = currentStateSrc == 2'h2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :489:27, :512:22
  wire [1:0]  nextStateSrc =
    _GEN
      ? (_GEN_2 ? 2'h1 : currentStateSrc)
      : _GEN_3
          ? (_GEN_4 ? 2'h0 : io_localXDMACfg_readerBusy ? 2'h2 : currentStateSrc)
          : _GEN_5 & ~io_localXDMACfg_readerBusy ? 2'h0 : currentStateSrc;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:467:29, :471:32, :485:31, :489:27, :493:94, :500:9, :502:37, :507:{51,60}, :509:29, :511:46, :512:22, :516:{12,41}, :517:29
  wire        _GEN_6 = currentStateDst == 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :472:32, :524:27
  wire        _GEN_7 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_valid
    & (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback
       & _GEN_0 & _GEN_1
       | ~_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback
       & ~_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback
       | _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback
       & _GEN);	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23, :489:27, :495:77, :496:27, :528:29, :530:110, :533:{47,59,96,109}, :535:59
  wire        _GEN_8 = currentStateDst == 2'h1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:472:32, :502:37, :524:27
  wire        _GEN_9 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_axiTransferBeatSize == 19'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:312:8, :478:23, :544:51
  wire        _GEN_10 = currentStateDst == 2'h2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:472:32, :512:22, :524:27
  wire [1:0]  nextStateDst =
    _GEN_6
      ? (_GEN_7 ? 2'h1 : currentStateDst)
      : _GEN_8
          ? (_GEN_9 ? 2'h0 : io_localXDMACfg_writerBusy ? 2'h2 : currentStateDst)
          : _GEN_10 & ~io_localXDMACfg_writerBusy ? 2'h0 : currentStateDst;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:468:29, :471:32, :472:32, :486:31, :502:37, :512:22, :524:27, :528:29, :537:9, :539:37, :544:{51,60}, :546:29, :548:46, :549:22, :553:{12,41}, :554:29
  wire        currentCfgDst_ready =
    ~_GEN_6 & (_GEN_8 ? _GEN_9 : _GEN_10 & ~io_localXDMACfg_writerBusy);	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:484:31, :524:27, :544:{51,60}, :553:{12,41}
  wire        _localFinishedTaskIDCounter_io_tick_T =
    currentCfgDst_ready
    & _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23, :484:31, :524:27
  reg         pctCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32
  wire        _GEN_11 =
    _localFinishedTaskIDCounter_io_tick_T
    & _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback
    | io_remoteTaskFinished;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23, :615:{32,69}
  reg         pcrCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32
  reg         pcwCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
    if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      currentStateSrc <= 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32
      currentStateDst <= 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :472:32
      pctCurrentState <= 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :596:32
      pcrCurrentState <= 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :628:32
      pcwCurrentState <= 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :660:32
    end
    else begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      currentStateSrc <= nextStateSrc;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:467:29, :471:32
      currentStateDst <= nextStateDst;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:468:29, :472:32
      if (pctCurrentState)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32
        pctCurrentState <= ~(pctCurrentState & _GEN_11) & pctCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32, :598:19, :606:27, :615:{69,95}, :617:33
      else	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32
        pctCurrentState <= preRoute_dst_local_valid | pctCurrentState;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32, :598:19, :608:47, :610:34
      if (pcrCurrentState)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32
        pcrCurrentState <=
          ~(pcrCurrentState & ~io_localXDMACfg_readerBusy) & pcrCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:516:12, :628:32, :630:19, :638:27, :647:41, :649:35
      else	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32
        pcrCurrentState <= io_localXDMACfg_readerBusy | pcrCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32, :630:19, :640:40, :642:36
      if (pcwCurrentState)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32
        pcwCurrentState <=
          ~(pcwCurrentState & ~io_localXDMACfg_writerBusy) & pcwCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:553:12, :660:32, :662:19, :670:27, :679:41, :681:35
      else	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32
        pcwCurrentState <= io_localXDMACfg_writerBusy | pcwCurrentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32, :662:19, :672:40, :674:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
        currentStateSrc = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :471:32
        currentStateDst = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :471:32, :472:32
        pctCurrentState = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :471:32, :596:32
        pcrCurrentState = _RANDOM[/*Zero width*/ 1'b0][5];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :471:32, :628:32
        pcwCurrentState = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :471:32, :660:32
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
        currentStateSrc = 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32
        currentStateDst = 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:471:32, :472:32
        pctCurrentState = 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :596:32
        pcrCurrentState = 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :628:32
        pcwCurrentState = 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :660:32
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore_cluster_xdma_ReqRspManager csrManager (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .clock                      (clock),
    .reset                      (reset),
    .io_reqRspIO_req_ready      (io_csrIO_req_ready),
    .io_reqRspIO_req_valid      (io_csrIO_req_valid),
    .io_reqRspIO_req_bits_addr  (io_csrIO_req_bits_addr),
    .io_reqRspIO_req_bits_write (io_csrIO_req_bits_write),
    .io_reqRspIO_req_bits_data  (io_csrIO_req_bits_data),
    .io_reqRspIO_req_bits_strb  (io_csrIO_req_bits_strb),
    .io_reqRspIO_rsp_ready      (io_csrIO_rsp_ready),
    .io_reqRspIO_rsp_valid      (io_csrIO_rsp_valid),
    .io_reqRspIO_rsp_bits_data  (io_csrIO_rsp_bits_data),
    .io_readWriteRegIO_ready    (_csrManager_io_readWriteRegIO_ready_T),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:318:66
    .io_readWriteRegIO_valid    (_csrManager_io_readWriteRegIO_valid),
    .io_readWriteRegIO_bits_0   (_csrManager_io_readWriteRegIO_bits_0),
    .io_readWriteRegIO_bits_1   (_csrManager_io_readWriteRegIO_bits_1),
    .io_readWriteRegIO_bits_2   (_csrManager_io_readWriteRegIO_bits_2),
    .io_readWriteRegIO_bits_3   (_csrManager_io_readWriteRegIO_bits_3),
    .io_readWriteRegIO_bits_4   (_csrManager_io_readWriteRegIO_bits_4),
    .io_readWriteRegIO_bits_5   (_csrManager_io_readWriteRegIO_bits_5),
    .io_readWriteRegIO_bits_6   (_csrManager_io_readWriteRegIO_bits_6),
    .io_readWriteRegIO_bits_7   (_csrManager_io_readWriteRegIO_bits_7),
    .io_readWriteRegIO_bits_8   (_csrManager_io_readWriteRegIO_bits_8),
    .io_readWriteRegIO_bits_9   (_csrManager_io_readWriteRegIO_bits_9),
    .io_readWriteRegIO_bits_10  (_csrManager_io_readWriteRegIO_bits_10),
    .io_readWriteRegIO_bits_11  (_csrManager_io_readWriteRegIO_bits_11),
    .io_readWriteRegIO_bits_12  (_csrManager_io_readWriteRegIO_bits_12),
    .io_readWriteRegIO_bits_13  (_csrManager_io_readWriteRegIO_bits_13),
    .io_readWriteRegIO_bits_14  (_csrManager_io_readWriteRegIO_bits_14),
    .io_readWriteRegIO_bits_15  (_csrManager_io_readWriteRegIO_bits_15),
    .io_readWriteRegIO_bits_16  (_csrManager_io_readWriteRegIO_bits_16),
    .io_readWriteRegIO_bits_17  (_csrManager_io_readWriteRegIO_bits_17),
    .io_readWriteRegIO_bits_18  (_csrManager_io_readWriteRegIO_bits_18),
    .io_readWriteRegIO_bits_19  (_csrManager_io_readWriteRegIO_bits_19),
    .io_readWriteRegIO_bits_20  (_csrManager_io_readWriteRegIO_bits_20),
    .io_readWriteRegIO_bits_21  (_csrManager_io_readWriteRegIO_bits_21),
    .io_readWriteRegIO_bits_22  (_csrManager_io_readWriteRegIO_bits_22),
    .io_readWriteRegIO_bits_23  (_csrManager_io_readWriteRegIO_bits_23),
    .io_readWriteRegIO_bits_24  (_csrManager_io_readWriteRegIO_bits_24),
    .io_readWriteRegIO_bits_25  (_csrManager_io_readWriteRegIO_bits_25),
    .io_readWriteRegIO_bits_26  (_csrManager_io_readWriteRegIO_bits_26),
    .io_readWriteRegIO_bits_27  (_csrManager_io_readWriteRegIO_bits_27),
    .io_readWriteRegIO_bits_28  (_csrManager_io_readWriteRegIO_bits_28),
    .io_readWriteRegIO_bits_29  (_csrManager_io_readWriteRegIO_bits_29),
    .io_readWriteRegIO_bits_30  (_csrManager_io_readWriteRegIO_bits_30),
    .io_readWriteRegIO_bits_31  (_csrManager_io_readWriteRegIO_bits_31),
    .io_readWriteRegIO_bits_32  (_csrManager_io_readWriteRegIO_bits_32),
    .io_readWriteRegIO_bits_33  (_csrManager_io_readWriteRegIO_bits_33),
    .io_readWriteRegIO_bits_34  (_csrManager_io_readWriteRegIO_bits_34),
    .io_readWriteRegIO_bits_35  (_csrManager_io_readWriteRegIO_bits_35),
    .io_readWriteRegIO_bits_36  (_csrManager_io_readWriteRegIO_bits_36),
    .io_readWriteRegIO_bits_37  (_csrManager_io_readWriteRegIO_bits_37),
    .io_readWriteRegIO_bits_38  (_csrManager_io_readWriteRegIO_bits_38),
    .io_readWriteRegIO_bits_39  (_csrManager_io_readWriteRegIO_bits_39),
    .io_readWriteRegIO_bits_40  (_csrManager_io_readWriteRegIO_bits_40),
    .io_readWriteRegIO_bits_41  (_csrManager_io_readWriteRegIO_bits_41),
    .io_readWriteRegIO_bits_42  (_csrManager_io_readWriteRegIO_bits_42),
    .io_readWriteRegIO_bits_43  (_csrManager_io_readWriteRegIO_bits_43),
    .io_readWriteRegIO_bits_44  (_csrManager_io_readWriteRegIO_bits_44),
    .io_readWriteRegIO_bits_45  (_csrManager_io_readWriteRegIO_bits_45),
    .io_readWriteRegIO_bits_46  (_csrManager_io_readWriteRegIO_bits_46),
    .io_readWriteRegIO_bits_47  (_csrManager_io_readWriteRegIO_bits_47),
    .io_readWriteRegIO_bits_48  (_csrManager_io_readWriteRegIO_bits_48),
    .io_readWriteRegIO_bits_49  (_csrManager_io_readWriteRegIO_bits_49),
    .io_readWriteRegIO_bits_50  (_csrManager_io_readWriteRegIO_bits_50),
    .io_readWriteRegIO_bits_51  (_csrManager_io_readWriteRegIO_bits_51),
    .io_readWriteRegIO_bits_52  (_csrManager_io_readWriteRegIO_bits_52),
    .io_readWriteRegIO_bits_53  (_csrManager_io_readWriteRegIO_bits_53),
    .io_readWriteRegIO_bits_54  (_csrManager_io_readWriteRegIO_bits_54),
    .io_readWriteRegIO_bits_55  (_csrManager_io_readWriteRegIO_bits_55),
    .io_readWriteRegIO_bits_56  (_csrManager_io_readWriteRegIO_bits_56),
    .io_readWriteRegIO_bits_57  (_csrManager_io_readWriteRegIO_bits_57),
    .io_readWriteRegIO_bits_58  (_csrManager_io_readWriteRegIO_bits_58),
    .io_readOnlyReg_0           ({24'h0, _localSubmittedTaskIDCounter_io_value}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:323:43, :347:32
    .io_readOnlyReg_1           ({24'h0, _remoteSubmittedTaskIDCounter_io_value}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:335:44, :347:32, :348:32
    .io_readOnlyReg_2           ({24'h0, _localFinishedTaskIDCounter_io_value}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:347:32, :566:42, :585:32
    .io_readOnlyReg_3           ({24'h0, _remoteFinishedTaskIDCounter_io_value}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:347:32, :574:43, :586:32
    .io_readOnlyReg_4           (_perfCounterTask_io_value),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:31
    .io_readOnlyReg_5           (_perfCounterReader_io_value),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:623:33
    .io_readOnlyReg_6           (_perfCounterWriter_io_value)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:655:33
  );
  snax_simbacore_cluster_xdmaCtrl_localTaskIDCounter localSubmittedTaskIDCounter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:323:43
    .clock    (clock),
    .reset    (reset),
    .io_tick  (localLoopback & preRoute_dst_local_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:295:7, :332:57
    .io_value (_localSubmittedTaskIDCounter_io_value)
  );
  snax_simbacore_cluster_xdmaCtrl_localTaskIDCounter remoteSubmittedTaskIDCounter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:335:44
    .clock    (clock),
    .reset    (reset),
    .io_tick  (~localLoopback & preRoute_dst_local_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:295:7, :344:{45,61}
    .io_value (_remoteSubmittedTaskIDCounter_io_value)
  );
  snax_simbacore_cluster_xdma_ctrl_remoteCfgDemux cfgFromRemoteDemux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_in_ready                       (_cfgFromRemoteDemux_io_in_ready),
    .io_in_valid                       (_interClusterCfgDeserializer_io_cfgOut_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_taskID
      (_interClusterCfgDeserializer_io_cfgOut_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_readerPtr
      (_interClusterCfgDeserializer_io_cfgOut_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_writerPtr_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_writerPtr_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_axiTransferBeatSize
      (_interClusterCfgDeserializer_io_cfgOut_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_spatialStride
      (_interClusterCfgDeserializer_io_cfgOut_bits_spatialStride),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalBounds_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalBounds_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalBounds_2
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalBounds_3
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalBounds_4
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalStrides_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalStrides_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalStrides_2
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalStrides_3
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_temporalStrides_4
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_enabledChannel
      (_interClusterCfgDeserializer_io_cfgOut_bits_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_in_bits_enabledByte
      (_interClusterCfgDeserializer_io_cfgOut_bits_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .io_out_0_ready                    (_srcCfgRouter_io_from_remote_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_out_0_valid                    (_cfgFromRemoteDemux_io_out_0_valid),
    .io_out_0_bits_taskID              (_cfgFromRemoteDemux_io_out_0_bits_taskID),
    .io_out_0_bits_readerPtr           (_cfgFromRemoteDemux_io_out_0_bits_readerPtr),
    .io_out_0_bits_writerPtr_0         (_cfgFromRemoteDemux_io_out_0_bits_writerPtr_0),
    .io_out_0_bits_writerPtr_1         (_cfgFromRemoteDemux_io_out_0_bits_writerPtr_1),
    .io_out_0_bits_axiTransferBeatSize
      (_cfgFromRemoteDemux_io_out_0_bits_axiTransferBeatSize),
    .io_out_0_bits_spatialStride       (_cfgFromRemoteDemux_io_out_0_bits_spatialStride),
    .io_out_0_bits_temporalBounds_0
      (_cfgFromRemoteDemux_io_out_0_bits_temporalBounds_0),
    .io_out_0_bits_temporalBounds_1
      (_cfgFromRemoteDemux_io_out_0_bits_temporalBounds_1),
    .io_out_0_bits_temporalBounds_2
      (_cfgFromRemoteDemux_io_out_0_bits_temporalBounds_2),
    .io_out_0_bits_temporalBounds_3
      (_cfgFromRemoteDemux_io_out_0_bits_temporalBounds_3),
    .io_out_0_bits_temporalBounds_4
      (_cfgFromRemoteDemux_io_out_0_bits_temporalBounds_4),
    .io_out_0_bits_temporalStrides_0
      (_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_0),
    .io_out_0_bits_temporalStrides_1
      (_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_1),
    .io_out_0_bits_temporalStrides_2
      (_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_2),
    .io_out_0_bits_temporalStrides_3
      (_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_3),
    .io_out_0_bits_temporalStrides_4
      (_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_4),
    .io_out_0_bits_enabledChannel      (_cfgFromRemoteDemux_io_out_0_bits_enabledChannel),
    .io_out_1_ready                    (_dstCfgRouter_io_from_remote_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_out_1_valid                    (_cfgFromRemoteDemux_io_out_1_valid),
    .io_out_1_bits_taskID              (_cfgFromRemoteDemux_io_out_1_bits_taskID),
    .io_out_1_bits_readerPtr           (_cfgFromRemoteDemux_io_out_1_bits_readerPtr),
    .io_out_1_bits_writerPtr_0         (_cfgFromRemoteDemux_io_out_1_bits_writerPtr_0),
    .io_out_1_bits_writerPtr_1         (_cfgFromRemoteDemux_io_out_1_bits_writerPtr_1),
    .io_out_1_bits_axiTransferBeatSize
      (_cfgFromRemoteDemux_io_out_1_bits_axiTransferBeatSize),
    .io_out_1_bits_spatialStride       (_cfgFromRemoteDemux_io_out_1_bits_spatialStride),
    .io_out_1_bits_temporalBounds_0
      (_cfgFromRemoteDemux_io_out_1_bits_temporalBounds_0),
    .io_out_1_bits_temporalBounds_1
      (_cfgFromRemoteDemux_io_out_1_bits_temporalBounds_1),
    .io_out_1_bits_temporalBounds_2
      (_cfgFromRemoteDemux_io_out_1_bits_temporalBounds_2),
    .io_out_1_bits_temporalBounds_3
      (_cfgFromRemoteDemux_io_out_1_bits_temporalBounds_3),
    .io_out_1_bits_temporalBounds_4
      (_cfgFromRemoteDemux_io_out_1_bits_temporalBounds_4),
    .io_out_1_bits_temporalStrides_0
      (_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_0),
    .io_out_1_bits_temporalStrides_1
      (_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_1),
    .io_out_1_bits_temporalStrides_2
      (_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_2),
    .io_out_1_bits_temporalStrides_3
      (_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_3),
    .io_out_1_bits_temporalStrides_4
      (_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_4),
    .io_out_1_bits_enabledChannel      (_cfgFromRemoteDemux_io_out_1_bits_enabledChannel),
    .io_out_1_bits_enabledByte         (_cfgFromRemoteDemux_io_out_1_bits_enabledByte),
    .io_sel
      (_interClusterCfgDeserializer_io_cfgOut_bits_isWriterSide)	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
  );
  XDMAInterClusterCfgIODeserializer interClusterCfgDeserializer (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:369:43
    .clock                              (clock),
    .reset                              (reset),
    .io_cfgIn_ready                     (io_remoteXDMACfg_fromRemote_ready),
    .io_cfgIn_valid                     (io_remoteXDMACfg_fromRemote_valid),
    .io_cfgIn_bits                      (io_remoteXDMACfg_fromRemote_bits),
    .io_cfgOut_ready                    (_cfgFromRemoteDemux_io_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_cfgOut_valid                    (_interClusterCfgDeserializer_io_cfgOut_valid),
    .io_cfgOut_bits_taskID
      (_interClusterCfgDeserializer_io_cfgOut_bits_taskID),
    .io_cfgOut_bits_isWriterSide
      (_interClusterCfgDeserializer_io_cfgOut_bits_isWriterSide),
    .io_cfgOut_bits_readerPtr
      (_interClusterCfgDeserializer_io_cfgOut_bits_readerPtr),
    .io_cfgOut_bits_writerPtr_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_0),
    .io_cfgOut_bits_writerPtr_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_writerPtr_1),
    .io_cfgOut_bits_axiTransferBeatSize
      (_interClusterCfgDeserializer_io_cfgOut_bits_axiTransferBeatSize),
    .io_cfgOut_bits_spatialStride
      (_interClusterCfgDeserializer_io_cfgOut_bits_spatialStride),
    .io_cfgOut_bits_temporalBounds_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_0),
    .io_cfgOut_bits_temporalBounds_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_1),
    .io_cfgOut_bits_temporalBounds_2
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_2),
    .io_cfgOut_bits_temporalBounds_3
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_3),
    .io_cfgOut_bits_temporalBounds_4
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalBounds_4),
    .io_cfgOut_bits_temporalStrides_0
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_0),
    .io_cfgOut_bits_temporalStrides_1
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_1),
    .io_cfgOut_bits_temporalStrides_2
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_2),
    .io_cfgOut_bits_temporalStrides_3
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_3),
    .io_cfgOut_bits_temporalStrides_4
      (_interClusterCfgDeserializer_io_cfgOut_bits_temporalStrides_4),
    .io_cfgOut_bits_enabledChannel
      (_interClusterCfgDeserializer_io_cfgOut_bits_enabledChannel),
    .io_cfgOut_bits_enabledByte
      (_interClusterCfgDeserializer_io_cfgOut_bits_enabledByte)
  );
  snax_simbacore_cluster_xdma_ctrl_remoteCfgMux cfgToRemoteMux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_in_0_ready                    (_cfgToRemoteMux_io_in_0_ready),
    .io_in_0_valid                    (_srcCfgRouter_io_to_remote_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_taskID              (_srcCfgRouter_io_to_remote_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_readerPtr           (_srcCfgRouter_io_to_remote_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_writerPtr_0         (_srcCfgRouter_io_to_remote_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_writerPtr_1         (_srcCfgRouter_io_to_remote_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_axiTransferBeatSize
      (_srcCfgRouter_io_to_remote_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_0_bits_spatialStride
      (_srcCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:192:13
    .io_in_0_bits_temporalBounds_0
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_0_bits_temporalBounds_1
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_0_bits_temporalBounds_2
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_0_bits_temporalBounds_3
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_0_bits_temporalBounds_4
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_0_bits_temporalStrides_0
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_0_bits_temporalStrides_1
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_0_bits_temporalStrides_2
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_0_bits_temporalStrides_3
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_0_bits_temporalStrides_4
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_0_bits_enabledChannel
      (_srcCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_in_1_ready                    (_cfgToRemoteMux_io_in_1_ready),
    .io_in_1_valid                    (_dstCfgRouter_io_to_remote_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_taskID              (_dstCfgRouter_io_to_remote_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_readerPtr           (_dstCfgRouter_io_to_remote_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_writerPtr_0         (_dstCfgRouter_io_to_remote_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_writerPtr_1         (_dstCfgRouter_io_to_remote_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_axiTransferBeatSize
      (_dstCfgRouter_io_to_remote_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_spatialStride
      (_dstCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:192:13
    .io_in_1_bits_temporalBounds_0
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_1_bits_temporalBounds_1
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_1_bits_temporalBounds_2
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_1_bits_temporalBounds_3
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_1_bits_temporalBounds_4
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4[18:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:202:30
    .io_in_1_bits_temporalStrides_0
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_1_bits_temporalStrides_1
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_1_bits_temporalStrides_2
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_1_bits_temporalStrides_3
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_1_bits_temporalStrides_4
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4[21:3]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:197:14
    .io_in_1_bits_enabledChannel
      (_dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_in_1_bits_enabledByte
      (_dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_out_ready                     (_interClusterCfgSerializer_io_cfgIn_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:386:41
    .io_out_valid                     (_cfgToRemoteMux_io_out_valid),
    .io_out_bits_taskID               (_cfgToRemoteMux_io_out_bits_taskID),
    .io_out_bits_isWriterSide         (_cfgToRemoteMux_io_out_bits_isWriterSide),
    .io_out_bits_readerPtr            (_cfgToRemoteMux_io_out_bits_readerPtr),
    .io_out_bits_writerPtr_0          (_cfgToRemoteMux_io_out_bits_writerPtr_0),
    .io_out_bits_writerPtr_1          (_cfgToRemoteMux_io_out_bits_writerPtr_1),
    .io_out_bits_axiTransferBeatSize  (_cfgToRemoteMux_io_out_bits_axiTransferBeatSize),
    .io_out_bits_spatialStride        (_cfgToRemoteMux_io_out_bits_spatialStride),
    .io_out_bits_temporalBounds_0     (_cfgToRemoteMux_io_out_bits_temporalBounds_0),
    .io_out_bits_temporalBounds_1     (_cfgToRemoteMux_io_out_bits_temporalBounds_1),
    .io_out_bits_temporalBounds_2     (_cfgToRemoteMux_io_out_bits_temporalBounds_2),
    .io_out_bits_temporalBounds_3     (_cfgToRemoteMux_io_out_bits_temporalBounds_3),
    .io_out_bits_temporalBounds_4     (_cfgToRemoteMux_io_out_bits_temporalBounds_4),
    .io_out_bits_temporalStrides_0    (_cfgToRemoteMux_io_out_bits_temporalStrides_0),
    .io_out_bits_temporalStrides_1    (_cfgToRemoteMux_io_out_bits_temporalStrides_1),
    .io_out_bits_temporalStrides_2    (_cfgToRemoteMux_io_out_bits_temporalStrides_2),
    .io_out_bits_temporalStrides_3    (_cfgToRemoteMux_io_out_bits_temporalStrides_3),
    .io_out_bits_temporalStrides_4    (_cfgToRemoteMux_io_out_bits_temporalStrides_4),
    .io_out_bits_enabledChannel       (_cfgToRemoteMux_io_out_bits_enabledChannel),
    .io_out_bits_enabledByte          (_cfgToRemoteMux_io_out_bits_enabledByte)
  );
  XDMAInterClusterCfgIOSerializer interClusterCfgSerializer (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:386:41
    .io_cfgIn_ready                    (_interClusterCfgSerializer_io_cfgIn_ready),
    .io_cfgIn_valid                    (_cfgToRemoteMux_io_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_taskID              (_cfgToRemoteMux_io_out_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_isWriterSide        (_cfgToRemoteMux_io_out_bits_isWriterSide),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_readerPtr           (_cfgToRemoteMux_io_out_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_writerPtr_0         (_cfgToRemoteMux_io_out_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_writerPtr_1         (_cfgToRemoteMux_io_out_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_axiTransferBeatSize (_cfgToRemoteMux_io_out_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_spatialStride       (_cfgToRemoteMux_io_out_bits_spatialStride),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalBounds_0    (_cfgToRemoteMux_io_out_bits_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalBounds_1    (_cfgToRemoteMux_io_out_bits_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalBounds_2    (_cfgToRemoteMux_io_out_bits_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalBounds_3    (_cfgToRemoteMux_io_out_bits_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalBounds_4    (_cfgToRemoteMux_io_out_bits_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalStrides_0   (_cfgToRemoteMux_io_out_bits_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalStrides_1   (_cfgToRemoteMux_io_out_bits_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalStrides_2   (_cfgToRemoteMux_io_out_bits_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalStrides_3   (_cfgToRemoteMux_io_out_bits_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_temporalStrides_4   (_cfgToRemoteMux_io_out_bits_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_enabledChannel      (_cfgToRemoteMux_io_out_bits_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgIn_bits_enabledByte         (_cfgToRemoteMux_io_out_bits_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_cfgOut_ready                   (io_remoteXDMACfg_toRemote_ready),
    .io_cfgOut_valid                   (io_remoteXDMACfg_toRemote_valid),
    .io_cfgOut_bits                    (io_remoteXDMACfg_toRemote_bits)
  );
  snax_simbacore_cluster_xdma_ctrl_srcConfigRouter srcCfgRouter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .clock                                              (clock),
    .reset                                              (reset),
    .io_clusterBaseAddress                              (io_clusterBaseAddress),
    .io_from_remote_ready
      (_srcCfgRouter_io_from_remote_ready),
    .io_from_remote_valid
      (_cfgFromRemoteDemux_io_out_0_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_taskID
      (_cfgFromRemoteDemux_io_out_0_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_readerPtr
      (_cfgFromRemoteDemux_io_out_0_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_writerPtr_0
      (_cfgFromRemoteDemux_io_out_0_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_writerPtr_1
      (_cfgFromRemoteDemux_io_out_0_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_axiTransferBeatSize
      (_cfgFromRemoteDemux_io_out_0_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_aguCfg_ptr
      (_cfgFromRemoteDemux_io_out_0_bits_readerPtr[21:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:218:60
    .io_from_remote_bits_aguCfg_spatialStrides_0
      ({_cfgFromRemoteDemux_io_out_0_bits_spatialStride, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77
    .io_from_remote_bits_aguCfg_temporalBounds_0
      ({3'h0, _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_1
      ({3'h0, _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_1}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_2
      ({3'h0, _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_2}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_3
      ({3'h0, _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_3}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_4
      ({3'h0, _cfgFromRemoteDemux_io_out_0_bits_temporalBounds_4}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalStrides_0
      ({_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_0, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_1
      ({_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_1, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_2
      ({_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_2, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_3
      ({_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_3, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_4
      ({_cfgFromRemoteDemux_io_out_0_bits_temporalStrides_4, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_readerwriterCfg_enabledChannel
      (_cfgFromRemoteDemux_io_out_0_bits_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_local_ready
      (_srcCfgRouter_io_from_local_ready),
    .io_from_local_valid                                (preRoute_dst_local_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_from_local_bits_taskID                          (_taskID_T_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:355:5
    .io_from_local_bits_readerPtr
      (preRoute_dst_local_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:60:15
    .io_from_local_bits_writerPtr_0
      (preRoute_dst_local_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_1
      (preRoute_dst_local_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_axiTransferBeatSize             (_axiTransferBeatSize_T_6),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:312:8
    .io_from_local_bits_aguCfg_ptr
      (_csrManager_io_readWriteRegIO_bits_0[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:31:9, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_spatialStrides_0
      (_csrManager_io_readWriteRegIO_bits_34[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:35:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_0
      (_csrManager_io_readWriteRegIO_bits_35[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_1
      (_csrManager_io_readWriteRegIO_bits_36[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_2
      (_csrManager_io_readWriteRegIO_bits_37[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_3
      (_csrManager_io_readWriteRegIO_bits_38[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_4
      (_csrManager_io_readWriteRegIO_bits_39[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_0
      (_csrManager_io_readWriteRegIO_bits_40[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_1
      (_csrManager_io_readWriteRegIO_bits_41[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_2
      (_csrManager_io_readWriteRegIO_bits_42[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_3
      (_csrManager_io_readWriteRegIO_bits_43[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_4
      (_csrManager_io_readWriteRegIO_bits_44[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_readerwriterCfg_enabledChannel
      (_csrManager_io_readWriteRegIO_bits_45[7:0]),	// src/main/scala/snax/readerWriter/ReaderWriterIO.scala:25:22, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_localLoopback                   (localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:295:7
    .io_to_remote_ready                                 (_cfgToRemoteMux_io_in_0_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_to_remote_valid
      (_srcCfgRouter_io_to_remote_valid),
    .io_to_remote_bits_taskID
      (_srcCfgRouter_io_to_remote_bits_taskID),
    .io_to_remote_bits_readerPtr
      (_srcCfgRouter_io_to_remote_bits_readerPtr),
    .io_to_remote_bits_writerPtr_0
      (_srcCfgRouter_io_to_remote_bits_writerPtr_0),
    .io_to_remote_bits_writerPtr_1
      (_srcCfgRouter_io_to_remote_bits_writerPtr_1),
    .io_to_remote_bits_axiTransferBeatSize
      (_srcCfgRouter_io_to_remote_bits_axiTransferBeatSize),
    .io_to_remote_bits_aguCfg_spatialStrides_0
      (_srcCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0),
    .io_to_remote_bits_aguCfg_temporalBounds_0
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0),
    .io_to_remote_bits_aguCfg_temporalBounds_1
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1),
    .io_to_remote_bits_aguCfg_temporalBounds_2
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2),
    .io_to_remote_bits_aguCfg_temporalBounds_3
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3),
    .io_to_remote_bits_aguCfg_temporalBounds_4
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4),
    .io_to_remote_bits_aguCfg_temporalStrides_0
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0),
    .io_to_remote_bits_aguCfg_temporalStrides_1
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1),
    .io_to_remote_bits_aguCfg_temporalStrides_2
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2),
    .io_to_remote_bits_aguCfg_temporalStrides_3
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3),
    .io_to_remote_bits_aguCfg_temporalStrides_4
      (_srcCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4),
    .io_to_remote_bits_readerwriterCfg_enabledChannel
      (_srcCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel),
    .io_to_local_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
    .io_to_local_valid                                  (_srcCfgRouter_io_to_local_valid),
    .io_to_local_bits_taskID
      (_srcCfgRouter_io_to_local_bits_taskID),
    .io_to_local_bits_origination
      (_srcCfgRouter_io_to_local_bits_origination),
    .io_to_local_bits_readerPtr
      (_srcCfgRouter_io_to_local_bits_readerPtr),
    .io_to_local_bits_writerPtr_0
      (_srcCfgRouter_io_to_local_bits_writerPtr_0),
    .io_to_local_bits_writerPtr_1
      (_srcCfgRouter_io_to_local_bits_writerPtr_1),
    .io_to_local_bits_axiTransferBeatSize
      (_srcCfgRouter_io_to_local_bits_axiTransferBeatSize),
    .io_to_local_bits_aguCfg_ptr
      (_srcCfgRouter_io_to_local_bits_aguCfg_ptr),
    .io_to_local_bits_aguCfg_spatialStrides_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0),
    .io_to_local_bits_aguCfg_temporalBounds_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0),
    .io_to_local_bits_aguCfg_temporalBounds_1
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1),
    .io_to_local_bits_aguCfg_temporalBounds_2
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2),
    .io_to_local_bits_aguCfg_temporalBounds_3
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3),
    .io_to_local_bits_aguCfg_temporalBounds_4
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4),
    .io_to_local_bits_aguCfg_temporalStrides_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0),
    .io_to_local_bits_aguCfg_temporalStrides_1
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1),
    .io_to_local_bits_aguCfg_temporalStrides_2
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2),
    .io_to_local_bits_aguCfg_temporalStrides_3
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3),
    .io_to_local_bits_aguCfg_temporalStrides_4
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4),
    .io_to_local_bits_readerwriterCfg_enabledChannel
      (_srcCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel),
    .io_to_local_bits_localLoopback
      (_srcCfgRouter_io_to_local_bits_localLoopback)
  );
  snax_simbacore_cluster_xdma_ctrl_dstConfigRouter dstCfgRouter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .clock                                              (clock),
    .reset                                              (reset),
    .io_clusterBaseAddress                              (io_clusterBaseAddress),
    .io_from_remote_ready
      (_dstCfgRouter_io_from_remote_ready),
    .io_from_remote_valid
      (_cfgFromRemoteDemux_io_out_1_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_taskID
      (_cfgFromRemoteDemux_io_out_1_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_readerPtr
      (_cfgFromRemoteDemux_io_out_1_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_writerPtr_0
      (_cfgFromRemoteDemux_io_out_1_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_writerPtr_1
      (_cfgFromRemoteDemux_io_out_1_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_axiTransferBeatSize
      (_cfgFromRemoteDemux_io_out_1_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_aguCfg_ptr
      (_cfgFromRemoteDemux_io_out_1_bits_writerPtr_0[21:0]),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:218:60
    .io_from_remote_bits_aguCfg_spatialStrides_0
      ({_cfgFromRemoteDemux_io_out_1_bits_spatialStride, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77
    .io_from_remote_bits_aguCfg_temporalBounds_0
      ({3'h0, _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_1
      ({3'h0, _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_1}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_2
      ({3'h0, _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_2}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_3
      ({3'h0, _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_3}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalBounds_4
      ({3'h0, _cfgFromRemoteDemux_io_out_1_bits_temporalBounds_4}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :231:35
    .io_from_remote_bits_aguCfg_temporalStrides_0
      ({_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_0, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_1
      ({_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_1, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_2
      ({_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_2, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_3
      ({_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_3, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_aguCfg_temporalStrides_4
      ({_cfgFromRemoteDemux_io_out_1_bits_temporalStrides_4, 3'h0}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:219:77, :225:11
    .io_from_remote_bits_readerwriterCfg_enabledByte
      (_cfgFromRemoteDemux_io_out_1_bits_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_remote_bits_readerwriterCfg_enabledChannel
      (_cfgFromRemoteDemux_io_out_1_bits_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:360:34
    .io_from_local_ready
      (_dstCfgRouter_io_from_local_ready),
    .io_from_local_valid                                (preRoute_dst_local_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_from_local_bits_taskID                          (_taskID_T_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:355:5
    .io_from_local_bits_readerPtr
      (preRoute_dst_local_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:60:15
    .io_from_local_bits_writerPtr_0
      (preRoute_dst_local_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_1
      (preRoute_dst_local_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_2
      ({_csrManager_io_readWriteRegIO_bits_7[15:0],
        _csrManager_io_readWriteRegIO_bits_6}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_3
      ({_csrManager_io_readWriteRegIO_bits_9[15:0],
        _csrManager_io_readWriteRegIO_bits_8}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_4
      ({_csrManager_io_readWriteRegIO_bits_11[15:0],
        _csrManager_io_readWriteRegIO_bits_10}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_5
      ({_csrManager_io_readWriteRegIO_bits_13[15:0],
        _csrManager_io_readWriteRegIO_bits_12}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_6
      ({_csrManager_io_readWriteRegIO_bits_15[15:0],
        _csrManager_io_readWriteRegIO_bits_14}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_7
      ({_csrManager_io_readWriteRegIO_bits_17[15:0],
        _csrManager_io_readWriteRegIO_bits_16}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_8
      ({_csrManager_io_readWriteRegIO_bits_19[15:0],
        _csrManager_io_readWriteRegIO_bits_18}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_9
      ({_csrManager_io_readWriteRegIO_bits_21[15:0],
        _csrManager_io_readWriteRegIO_bits_20}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_10
      ({_csrManager_io_readWriteRegIO_bits_23[15:0],
        _csrManager_io_readWriteRegIO_bits_22}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_11
      ({_csrManager_io_readWriteRegIO_bits_25[15:0],
        _csrManager_io_readWriteRegIO_bits_24}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_12
      ({_csrManager_io_readWriteRegIO_bits_27[15:0],
        _csrManager_io_readWriteRegIO_bits_26}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_13
      ({_csrManager_io_readWriteRegIO_bits_29[15:0],
        _csrManager_io_readWriteRegIO_bits_28}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_14
      ({_csrManager_io_readWriteRegIO_bits_31[15:0],
        _csrManager_io_readWriteRegIO_bits_30}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_writerPtr_15
      ({_csrManager_io_readWriteRegIO_bits_33[15:0],
        _csrManager_io_readWriteRegIO_bits_32}),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:63:9
    .io_from_local_bits_axiTransferBeatSize             (_axiTransferBeatSize_T_6),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:312:8
    .io_from_local_bits_aguCfg_ptr
      (_csrManager_io_readWriteRegIO_bits_2[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:31:9, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_spatialStrides_0
      (_csrManager_io_readWriteRegIO_bits_46[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:35:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_0
      (_csrManager_io_readWriteRegIO_bits_47[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_1
      (_csrManager_io_readWriteRegIO_bits_48[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_2
      (_csrManager_io_readWriteRegIO_bits_49[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_3
      (_csrManager_io_readWriteRegIO_bits_50[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalBounds_4
      (_csrManager_io_readWriteRegIO_bits_51[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:40:25, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_0
      (_csrManager_io_readWriteRegIO_bits_52[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_1
      (_csrManager_io_readWriteRegIO_bits_53[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_2
      (_csrManager_io_readWriteRegIO_bits_54[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_3
      (_csrManager_io_readWriteRegIO_bits_55[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_aguCfg_temporalStrides_4
      (_csrManager_io_readWriteRegIO_bits_56[21:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:45:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_readerwriterCfg_enabledByte
      (_csrManager_io_readWriteRegIO_bits_58[7:0]),	// src/main/scala/snax/readerWriter/ReaderWriterIO.scala:31:19, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_readerwriterCfg_enabledChannel
      (_csrManager_io_readWriteRegIO_bits_57[7:0]),	// src/main/scala/snax/readerWriter/ReaderWriterIO.scala:25:22, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:218:26
    .io_from_local_bits_localLoopback                   (localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:295:7
    .io_to_remote_ready                                 (_cfgToRemoteMux_io_in_1_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:377:30
    .io_to_remote_valid
      (_dstCfgRouter_io_to_remote_valid),
    .io_to_remote_bits_taskID
      (_dstCfgRouter_io_to_remote_bits_taskID),
    .io_to_remote_bits_readerPtr
      (_dstCfgRouter_io_to_remote_bits_readerPtr),
    .io_to_remote_bits_writerPtr_0
      (_dstCfgRouter_io_to_remote_bits_writerPtr_0),
    .io_to_remote_bits_writerPtr_1
      (_dstCfgRouter_io_to_remote_bits_writerPtr_1),
    .io_to_remote_bits_axiTransferBeatSize
      (_dstCfgRouter_io_to_remote_bits_axiTransferBeatSize),
    .io_to_remote_bits_aguCfg_spatialStrides_0
      (_dstCfgRouter_io_to_remote_bits_aguCfg_spatialStrides_0),
    .io_to_remote_bits_aguCfg_temporalBounds_0
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_0),
    .io_to_remote_bits_aguCfg_temporalBounds_1
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_1),
    .io_to_remote_bits_aguCfg_temporalBounds_2
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_2),
    .io_to_remote_bits_aguCfg_temporalBounds_3
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_3),
    .io_to_remote_bits_aguCfg_temporalBounds_4
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalBounds_4),
    .io_to_remote_bits_aguCfg_temporalStrides_0
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_0),
    .io_to_remote_bits_aguCfg_temporalStrides_1
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_1),
    .io_to_remote_bits_aguCfg_temporalStrides_2
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_2),
    .io_to_remote_bits_aguCfg_temporalStrides_3
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_3),
    .io_to_remote_bits_aguCfg_temporalStrides_4
      (_dstCfgRouter_io_to_remote_bits_aguCfg_temporalStrides_4),
    .io_to_remote_bits_readerwriterCfg_enabledByte
      (_dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledByte),
    .io_to_remote_bits_readerwriterCfg_enabledChannel
      (_dstCfgRouter_io_to_remote_bits_readerwriterCfg_enabledChannel),
    .io_to_local_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_enq_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
    .io_to_local_valid                                  (_dstCfgRouter_io_to_local_valid),
    .io_to_local_bits_taskID
      (_dstCfgRouter_io_to_local_bits_taskID),
    .io_to_local_bits_origination
      (_dstCfgRouter_io_to_local_bits_origination),
    .io_to_local_bits_readerPtr
      (_dstCfgRouter_io_to_local_bits_readerPtr),
    .io_to_local_bits_writerPtr_0
      (_dstCfgRouter_io_to_local_bits_writerPtr_0),
    .io_to_local_bits_writerPtr_1
      (_dstCfgRouter_io_to_local_bits_writerPtr_1),
    .io_to_local_bits_axiTransferBeatSize
      (_dstCfgRouter_io_to_local_bits_axiTransferBeatSize),
    .io_to_local_bits_aguCfg_ptr
      (_dstCfgRouter_io_to_local_bits_aguCfg_ptr),
    .io_to_local_bits_aguCfg_spatialStrides_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0),
    .io_to_local_bits_aguCfg_temporalBounds_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0),
    .io_to_local_bits_aguCfg_temporalBounds_1
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1),
    .io_to_local_bits_aguCfg_temporalBounds_2
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2),
    .io_to_local_bits_aguCfg_temporalBounds_3
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3),
    .io_to_local_bits_aguCfg_temporalBounds_4
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4),
    .io_to_local_bits_aguCfg_temporalStrides_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0),
    .io_to_local_bits_aguCfg_temporalStrides_1
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1),
    .io_to_local_bits_aguCfg_temporalStrides_2
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2),
    .io_to_local_bits_aguCfg_temporalStrides_3
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3),
    .io_to_local_bits_aguCfg_temporalStrides_4
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4),
    .io_to_local_bits_readerwriterCfg_enabledByte
      (_dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledByte),
    .io_to_local_bits_readerwriterCfg_enabledChannel
      (_dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel),
    .io_to_local_bits_localLoopback
      (_dstCfgRouter_io_to_local_bits_localLoopback)
  );
  FullCutHalfBandwidth_W_1114_T_XDMACfgIO snax_simbacore_cluster_xdma_fullCutHalfBandwidth (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:477:23
    .clock                                      (clock),
    .reset                                      (reset),
    .io_enq_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_enq_ready),
    .io_enq_valid                               (_srcCfgRouter_io_to_local_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_taskID                         (_srcCfgRouter_io_to_local_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_origination
      (_srcCfgRouter_io_to_local_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_readerPtr
      (_srcCfgRouter_io_to_local_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_writerPtr_0
      (_srcCfgRouter_io_to_local_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_writerPtr_1
      (_srcCfgRouter_io_to_local_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_axiTransferBeatSize
      (_srcCfgRouter_io_to_local_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_ptr
      (_srcCfgRouter_io_to_local_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_spatialStrides_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalBounds_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalBounds_1
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalBounds_2
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalBounds_3
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalBounds_4
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalStrides_0
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalStrides_1
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalStrides_2
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalStrides_3
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_aguCfg_temporalStrides_4
      (_srcCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_readerwriterCfg_enabledChannel
      (_srcCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_enq_bits_localLoopback
      (_srcCfgRouter_io_to_local_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:395:28
    .io_deq_ready
      (~_GEN & (_GEN_3 ? _GEN_4 : _GEN_5 & ~io_localXDMACfg_readerBusy)),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:483:31, :489:27, :507:{51,60}, :516:{12,41}
    .io_deq_valid
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_valid),
    .io_deq_bits_taskID                         (io_localXDMACfg_readerCfg_taskID),
    .io_deq_bits_origination                    (io_localXDMACfg_readerCfg_origination),
    .io_deq_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr),
    .io_deq_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0),
    .io_deq_bits_writerPtr_1                    (/* unused */),
    .io_deq_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize),
    .io_deq_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr),
    .io_deq_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0),
    .io_deq_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0),
    .io_deq_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1),
    .io_deq_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2),
    .io_deq_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3),
    .io_deq_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4),
    .io_deq_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0),
    .io_deq_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1),
    .io_deq_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2),
    .io_deq_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3),
    .io_deq_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4),
    .io_deq_bits_readerwriterCfg_enabledChannel
      (io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel),
    .io_deq_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback)
  );
  FullCutHalfBandwidth_W_1122_T_XDMACfgIO snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1 (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23
    .clock                                      (clock),
    .reset                                      (reset),
    .io_enq_ready
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_enq_ready),
    .io_enq_valid                               (_dstCfgRouter_io_to_local_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_taskID                         (_dstCfgRouter_io_to_local_bits_taskID),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_origination
      (_dstCfgRouter_io_to_local_bits_origination),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_readerPtr
      (_dstCfgRouter_io_to_local_bits_readerPtr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_writerPtr_0
      (_dstCfgRouter_io_to_local_bits_writerPtr_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_writerPtr_1
      (_dstCfgRouter_io_to_local_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_axiTransferBeatSize
      (_dstCfgRouter_io_to_local_bits_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_ptr
      (_dstCfgRouter_io_to_local_bits_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_spatialStrides_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalBounds_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalBounds_1
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalBounds_2
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalBounds_3
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalBounds_4
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalStrides_0
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalStrides_1
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalStrides_2
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalStrides_3
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_aguCfg_temporalStrides_4
      (_dstCfgRouter_io_to_local_bits_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_readerwriterCfg_enabledByte
      (_dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_readerwriterCfg_enabledChannel
      (_dstCfgRouter_io_to_local_bits_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_localLoopback
      (_dstCfgRouter_io_to_local_bits_localLoopback),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28
    .io_enq_bits_remoteLoopback
      (|_dstCfgRouter_io_to_local_bits_writerPtr_1),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:421:28, :456:9
    .io_deq_ready                               (currentCfgDst_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:484:31, :524:27
    .io_deq_valid
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_valid),
    .io_deq_bits_taskID                         (io_localXDMACfg_writerCfg_taskID),
    .io_deq_bits_origination                    (io_localXDMACfg_writerCfg_origination),
    .io_deq_bits_readerPtr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_readerPtr),
    .io_deq_bits_writerPtr_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_writerPtr_0),
    .io_deq_bits_writerPtr_1                    (io_localXDMACfg_writerCfg_writerPtr_1),
    .io_deq_bits_axiTransferBeatSize
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_axiTransferBeatSize),
    .io_deq_bits_aguCfg_ptr
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_ptr),
    .io_deq_bits_aguCfg_spatialStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_spatialStrides_0),
    .io_deq_bits_aguCfg_temporalBounds_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_0),
    .io_deq_bits_aguCfg_temporalBounds_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_1),
    .io_deq_bits_aguCfg_temporalBounds_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_2),
    .io_deq_bits_aguCfg_temporalBounds_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_3),
    .io_deq_bits_aguCfg_temporalBounds_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_4),
    .io_deq_bits_aguCfg_temporalStrides_0
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_0),
    .io_deq_bits_aguCfg_temporalStrides_1
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_1),
    .io_deq_bits_aguCfg_temporalStrides_2
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_2),
    .io_deq_bits_aguCfg_temporalStrides_3
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_3),
    .io_deq_bits_aguCfg_temporalStrides_4
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_4),
    .io_deq_bits_readerwriterCfg_enabledByte
      (io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte),
    .io_deq_bits_readerwriterCfg_enabledChannel
      (io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel),
    .io_deq_bits_localLoopback
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback),
    .io_deq_bits_remoteLoopback
      (_snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback)
  );
  snax_simbacore_cluster_xdmaCtrl_localTaskIDCounter localFinishedTaskIDCounter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:566:42
    .clock    (clock),
    .reset    (reset),
    .io_tick
      (_localFinishedTaskIDCounter_io_tick_T
       & _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:478:23, :572:61
    .io_value (_localFinishedTaskIDCounter_io_value)
  );
  snax_simbacore_cluster_xdmaCtrl_localTaskIDCounter remoteFinishedTaskIDCounter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:574:43
    .clock    (clock),
    .reset    (reset),
    .io_tick  (io_remoteTaskFinished),
    .io_value (_remoteFinishedTaskIDCounter_io_value)
  );
  snax_simbacore_cluster_xdma_ctrl_perfCounterTask perfCounterTask (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:591:31
    .clock    (clock),
    .reset    (reset),
    .io_tick  (pctCurrentState & ~_GEN_11),	// src/main/scala/snax/readerWriter/ReaderWriterIO.scala:34:26, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32, :603:28, :606:27, :614:31, :615:{69,95}, :616:33, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:83:17
    .io_reset (~pctCurrentState & preRoute_dst_local_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:596:32, :602:28, :606:27, :608:47
    .io_value (_perfCounterTask_io_value)
  );
  snax_simbacore_cluster_xdma_ctrl_perfCounterTask perfCounterReader (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:623:33
    .clock    (clock),
    .reset    (reset),
    .io_tick  (pcrCurrentState & io_localXDMACfg_readerBusy),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32, :635:30, :638:27
    .io_reset (~pcrCurrentState & io_localXDMACfg_readerBusy),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:628:32, :634:30, :638:27, :640:40
    .io_value (_perfCounterReader_io_value)
  );
  snax_simbacore_cluster_xdma_ctrl_perfCounterTask perfCounterWriter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:655:33
    .clock    (clock),
    .reset    (reset),
    .io_tick  (pcwCurrentState & io_localXDMACfg_writerBusy),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32, :667:30, :670:27
    .io_reset (~pcwCurrentState & io_localXDMACfg_writerBusy),	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:660:32, :666:30, :670:27, :672:40
    .io_value (_perfCounterWriter_io_value)
  );
  assign io_localXDMACfg_readerCfg_readerPtr =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23
  assign io_localXDMACfg_readerCfg_writerPtr_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23
  assign io_localXDMACfg_readerCfg_axiTransferBeatSize =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23
  assign io_localXDMACfg_readerCfg_aguCfg_ptr =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_ptr[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:134:30
  assign io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_spatialStrides_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:135:30
  assign io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_1[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_2[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_3[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalBounds_4[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_1[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_2[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_3[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_aguCfg_temporalStrides_4[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_readerCfg_localLoopback =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :477:23
  assign io_localXDMACfg_writerCfg_readerPtr =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23
  assign io_localXDMACfg_writerCfg_writerPtr_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23
  assign io_localXDMACfg_writerCfg_axiTransferBeatSize =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23
  assign io_localXDMACfg_writerCfg_aguCfg_ptr =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_ptr[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:134:30
  assign io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_spatialStrides_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:135:30
  assign io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_1[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_2[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_3[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalBounds_4[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:145:27
  assign io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_0[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_1[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_2[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_3[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4 =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_aguCfg_temporalStrides_4[19:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:140:28
  assign io_localXDMACfg_writerCfg_localLoopback =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_localLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23
  assign io_localXDMACfg_writerCfg_remoteLoopback =
    _snax_simbacore_cluster_xdma_fullCutHalfBandwidth_1_io_deq_bits_remoteLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :478:23
  assign io_localXDMACfg_readerStart = _GEN & _GEN_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :481:31, :489:27, :493:94, :500:9
  assign io_localXDMACfg_writerStart = _GEN_6 & _GEN_7;	// src/main/scala/snax/xdma/xdmaFrontend/XDMACtrl.scala:204:7, :482:31, :524:27, :528:29, :537:9
endmodule

module snax_simbacore_cluster_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [19:0] _io_lastVal_T = io_ceil - 20'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 20'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_simbacore_cluster_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [19:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [18:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [19:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [19:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][19:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 20'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore_cluster_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

// VCS coverage exclude_file
module ram_12x20(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [19:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [19:0] W0_data
);

  reg [19:0] Memory[0:11];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i] = _RANDOM_MEM[19:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 20'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W20_D12_H3ovks7(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [19:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [19:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_12x20 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore_cluster_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  input          clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
                 reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [159:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_6_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_7_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [19:0]  io_out_7_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_6_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready
    & _queues_6_io_enq_ready & _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_7_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W20_D12_H3ovks7 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[19:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W20_D12_H3ovks7 queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[39:20]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W20_D12_H3ovks7 queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[59:40]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W20_D12_H3ovks7 queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[79:60]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W20_D12_H3ovks7 queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[99:80]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W20_D12_H3ovks7 queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[119:100]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  Queue_W20_D12_H3ovks7 queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_6_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[139:120]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_6_ready),
    .io_deq_valid (io_out_6_valid),
    .io_deq_bits  (io_out_6_bits)
  );
  Queue_W20_D12_H3ovks7 queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_7_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[159:140]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_7_ready),
    .io_deq_valid (io_out_7_valid),
    .io_deq_bits  (io_out_7_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore_cluster_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [19:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_4,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_4,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_3_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_4_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_4_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_4_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_5_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_5_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_5_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_6_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_6_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_6_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_7_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_7_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [19:0] io_addr_7_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire [19:0] _counters_4_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_4_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [19:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [19:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [19:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [19:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [19:0] _temporalOffset_T_6 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value + _counters_4_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :130:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28, :216:38, :234:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        & (|io_cfg_temporalBounds_4)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _counters_4_io_lastVal
            & _outputBuffer_io_in_0_ready & currentState) & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :118:28, :216:38, :217:{17,48,73}, :218:18, :220:46, :221:5, :222:18, :224:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore_cluster_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:234:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_simbacore_cluster_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_simbacore_cluster_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_simbacore_cluster_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_simbacore_cluster_Reader_AddressGenUnitCounter counters_4 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_3_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_4),
    .io_step    (io_cfg_temporalStrides_4[18:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_4_io_value),
    .io_lastVal (_counters_4_io_lastVal)
  );
  snax_simbacore_cluster_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_6 + io_cfg_spatialStrides_0 * 20'h7,
        io_cfg_ptr + _temporalOffset_T_6 + io_cfg_spatialStrides_0 * 20'h6,
        io_cfg_ptr + _temporalOffset_T_6 + io_cfg_spatialStrides_0 * 20'h5,
        io_cfg_ptr + _temporalOffset_T_6 + {io_cfg_spatialStrides_0[17:0], 2'h0},
        io_cfg_ptr + _temporalOffset_T_6 + io_cfg_spatialStrides_0 * 20'h3,
        io_cfg_ptr + _temporalOffset_T_6 + {io_cfg_spatialStrides_0[18:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_6 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_6}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :130:71, :134:67, :141:37, :152:27, :196:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits),
    .io_out_4_ready (io_addr_4_ready),
    .io_out_4_valid (_outputBuffer_io_out_4_valid),
    .io_out_4_bits  (io_addr_4_bits),
    .io_out_5_ready (io_addr_5_ready),
    .io_out_5_valid (_outputBuffer_io_out_5_valid),
    .io_out_5_bits  (io_addr_5_bits),
    .io_out_6_ready (io_addr_6_ready),
    .io_out_6_valid (_outputBuffer_io_out_6_valid),
    .io_out_6_bits  (io_addr_6_bits),
    .io_out_7_ready (io_addr_7_ready),
    .io_out_7_valid (_outputBuffer_io_out_7_valid),
    .io_out_7_bits  (io_addr_7_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid
      | _outputBuffer_io_out_4_valid | _outputBuffer_io_out_5_valid
      | _outputBuffer_io_out_6_valid | _outputBuffer_io_out_7_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28, :212:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_4_valid = _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_5_valid = _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_6_valid = _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_7_valid = _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
endmodule

module snax_simbacore_cluster_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
                io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_addr_ready_0 =
    io_enable ? io_out_tcdmReq_ready & io_out_tcdmReq_valid_0 : io_reqrspLink_rspReady;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
endmodule

module snax_simbacore_cluster_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_6_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_6_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_6_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_6_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_7_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_7_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_7_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_7_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_enable                (io_0_enable),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_enable                (io_1_enable),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_enable                (io_2_enable),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_enable                (io_3_enable),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_enable                (io_4_enable),
    .io_reqrspLink_rspReady   (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_enable                (io_5_enable),
    .io_reqrspLink_rspReady   (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_6 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_6_in_addr_ready),
    .io_in_addr_valid         (io_6_in_addr_valid),
    .io_in_addr_bits          (io_6_in_addr_bits),
    .io_out_tcdmReq_ready     (io_6_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_6_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_6_out_tcdmReq_bits_addr),
    .io_enable                (io_6_enable),
    .io_reqrspLink_rspReady   (io_6_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_6_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataRequestor DataRequestor_7 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_7_in_addr_ready),
    .io_in_addr_valid         (io_7_in_addr_valid),
    .io_in_addr_bits          (io_7_in_addr_bits),
    .io_out_tcdmReq_ready     (io_7_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_7_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_7_out_tcdmReq_bits_addr),
    .io_enable                (io_7_enable),
    .io_reqrspLink_rspReady   (io_7_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_7_reqrspLink_reqSubmit)
  );
endmodule

module snax_simbacore_cluster_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [3:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 4'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value[3:2] != 2'h3)	// src/main/scala/snax/utils/Counter.scala:60:26, :69:23
          value <= value + 4'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= 4'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 4'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 4'hC;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 4'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == 4'hC;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:{24,36}
endmodule

module snax_simbacore_cluster_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
                io_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_simbacore_cluster_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_enable ? io_in_tcdmRsp_valid : io_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :34:23, :37:23
  assign io_out_data_bits = io_enable ? io_in_tcdmRsp_bits_data : 64'h0;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :35:23, :38:22
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_simbacore_cluster_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_0_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_4_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_4_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_4_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_4_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_4_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_4_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_5_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_5_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_5_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_5_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_5_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_5_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_6_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_6_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_6_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_6_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_6_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_6_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_6_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_6_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_7_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_7_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_7_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_7_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_7_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_7_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_7_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_7_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_simbacore_cluster_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_enable               (io_0_enable),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_enable               (io_1_enable),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_enable               (io_2_enable),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_enable               (io_3_enable),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_4 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_4_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_4_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_4_out_data_valid),
    .io_out_data_bits        (io_4_out_data_bits),
    .io_out_dataFifoPopped   (io_4_out_dataFifoPopped),
    .io_enable               (io_4_enable),
    .io_reqrspLink_rspReady  (io_4_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_4_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_5 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_5_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_5_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_5_out_data_valid),
    .io_out_data_bits        (io_5_out_data_bits),
    .io_out_dataFifoPopped   (io_5_out_dataFifoPopped),
    .io_enable               (io_5_enable),
    .io_reqrspLink_rspReady  (io_5_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_5_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_6 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_6_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_6_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_6_out_data_valid),
    .io_out_data_bits        (io_6_out_data_bits),
    .io_out_dataFifoPopped   (io_6_out_dataFifoPopped),
    .io_enable               (io_6_enable),
    .io_reqrspLink_rspReady  (io_6_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_6_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponser DataResponser_7 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_7_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_7_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_7_out_data_valid),
    .io_out_data_bits        (io_7_out_data_bits),
    .io_out_dataFifoPopped   (io_7_out_dataFifoPopped),
    .io_enable               (io_7_enable),
    .io_reqrspLink_rspReady  (io_7_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_7_reqrspLink_reqSubmit)
  );
endmodule

// VCS coverage exclude_file
module ram_12x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:11];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W64_D12_Hqr5qjo(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_12x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore_cluster_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:46:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:46:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_7_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [511:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_allEmpty	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_7_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_7_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_6_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_6_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_5_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_5_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_4_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_4_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid & _queues_4_io_deq_valid & _queues_5_io_deq_valid
    & _queues_6_io_deq_valid & _queues_7_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_7_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D12_Hqr5qjo queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_4_valid),
    .io_enq_bits  (io_in_4_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_4_io_deq_valid),
    .io_deq_bits  (_queues_4_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_5_valid),
    .io_enq_bits  (io_in_5_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_5_io_deq_valid),
    .io_deq_bits  (_queues_5_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_6_valid),
    .io_enq_bits  (io_in_6_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_6_io_deq_valid),
    .io_deq_bits  (_queues_6_io_deq_bits)
  );
  Queue_W64_D12_Hqr5qjo queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_7_valid),
    .io_enq_bits  (io_in_7_bits),
    .io_deq_ready (_queues_7_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_7_io_deq_valid),
    .io_deq_bits  (_queues_7_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_7_io_deq_bits,
     _queues_6_io_deq_bits,
     _queues_5_io_deq_bits,
     _queues_4_io_deq_bits,
     _queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
  assign io_allEmpty =
    ~_queues_0_io_deq_valid & ~_queues_1_io_deq_valid & ~_queues_2_io_deq_valid
    & ~_queues_3_io_deq_valid & ~_queues_4_io_deq_valid & ~_queues_5_io_deq_valid
    & ~_queues_6_io_deq_valid & ~_queues_7_io_deq_valid;	// src/main/scala/snax/readerWriter/Reader.scala:46:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :100:{38,70}
endmodule

module snax_simbacore_cluster_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [511:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [511:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [19:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_simbacore_cluster_Reader_AddressGenUnitCounter_SmallCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:123:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:123:9
endmodule

module snax_simbacore_cluster_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalBounds_4,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_aguCfg_temporalStrides_4,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [7:0]   io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
                 io_bufferEmpty,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_6_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_6_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_6_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmReq_7_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_tcdmReq_7_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [19:0]  io_tcdmReq_7_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_4_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_4_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_5_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_5_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_6_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_6_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_tcdmRsp_7_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input  [63:0]  io_tcdmRsp_7_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:18:14
  output [511:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:18:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:122:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire [511:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:45:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_4_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_4_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_5_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_5_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_6_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_6_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_6_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_7_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire [63:0]  _responsers_io_7_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _responsers_io_7_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:35:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_4_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_5_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_6_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_6_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_7_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _requestors_io_7_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_6_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_6_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _addressgen_io_addr_7_valid;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire [19:0]  _addressgen_io_addr_7_bits;	// src/main/scala/snax/readerWriter/Reader.scala:21:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 20'h0;	// src/main/scala/snax/readerWriter/Reader.scala:59:37
  wire         _responsers_io_7_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:45:26, :122:32
  snax_simbacore_cluster_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 20'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:56:23, :59:{37,46}, :60:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalBounds_4  (io_aguCfg_temporalBounds_4),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_cfg_temporalStrides_4 (io_aguCfg_temporalStrides_4),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits),
    .io_addr_6_ready          (_requestors_io_6_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_6_valid          (_addressgen_io_addr_6_valid),
    .io_addr_6_bits           (_addressgen_io_addr_6_bits),
    .io_addr_7_ready          (_requestors_io_7_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_addr_7_valid          (_addressgen_io_addr_7_valid),
    .io_addr_7_bits           (_addressgen_io_addr_7_bits)
  );
  snax_simbacore_cluster_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_enable                (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_enable                (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_enable                (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_enable                (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit),
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_enable                (io_readerwriterCfg_enabledChannel[4]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_4_reqrspLink_rspReady   (_responsers_io_4_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_4_reqrspLink_reqSubmit  (_requestors_io_4_reqrspLink_reqSubmit),
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_enable                (io_readerwriterCfg_enabledChannel[5]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_5_reqrspLink_rspReady   (_responsers_io_5_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_5_reqrspLink_reqSubmit  (_requestors_io_5_reqrspLink_reqSubmit),
    .io_6_in_addr_ready         (_requestors_io_6_in_addr_ready),
    .io_6_in_addr_valid         (_addressgen_io_addr_6_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_6_in_addr_bits          (_addressgen_io_addr_6_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_6_out_tcdmReq_ready     (io_tcdmReq_6_ready),
    .io_6_out_tcdmReq_valid     (io_tcdmReq_6_valid),
    .io_6_out_tcdmReq_bits_addr (io_tcdmReq_6_bits_addr),
    .io_6_enable                (io_readerwriterCfg_enabledChannel[6]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_6_reqrspLink_rspReady   (_responsers_io_6_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_6_reqrspLink_reqSubmit  (_requestors_io_6_reqrspLink_reqSubmit),
    .io_7_in_addr_ready         (_requestors_io_7_in_addr_ready),
    .io_7_in_addr_valid         (_addressgen_io_addr_7_valid),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_7_in_addr_bits          (_addressgen_io_addr_7_bits),	// src/main/scala/snax/readerWriter/Reader.scala:21:26
    .io_7_out_tcdmReq_ready     (io_tcdmReq_7_ready),
    .io_7_out_tcdmReq_valid     (io_tcdmReq_7_valid),
    .io_7_out_tcdmReq_bits_addr (io_tcdmReq_7_bits_addr),
    .io_7_enable                (io_readerwriterCfg_enabledChannel[7]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_7_reqrspLink_rspReady   (_responsers_io_7_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_7_reqrspLink_reqSubmit  (_requestors_io_7_reqrspLink_reqSubmit)
  );
  snax_simbacore_cluster_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_enable               (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_enable               (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_enable               (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_enable               (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_4_in_tcdmRsp_valid     (io_tcdmRsp_4_valid),
    .io_4_in_tcdmRsp_bits_data (io_tcdmRsp_4_bits_data),
    .io_4_out_data_valid       (_responsers_io_4_out_data_valid),
    .io_4_out_data_bits        (_responsers_io_4_out_data_bits),
    .io_4_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_4_enable               (io_readerwriterCfg_enabledChannel[4]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_4_reqrspLink_rspReady  (_responsers_io_4_reqrspLink_rspReady),
    .io_4_reqrspLink_reqSubmit (_requestors_io_4_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_5_in_tcdmRsp_valid     (io_tcdmRsp_5_valid),
    .io_5_in_tcdmRsp_bits_data (io_tcdmRsp_5_bits_data),
    .io_5_out_data_valid       (_responsers_io_5_out_data_valid),
    .io_5_out_data_bits        (_responsers_io_5_out_data_bits),
    .io_5_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_5_enable               (io_readerwriterCfg_enabledChannel[5]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_5_reqrspLink_rspReady  (_responsers_io_5_reqrspLink_rspReady),
    .io_5_reqrspLink_reqSubmit (_requestors_io_5_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_6_in_tcdmRsp_valid     (io_tcdmRsp_6_valid),
    .io_6_in_tcdmRsp_bits_data (io_tcdmRsp_6_bits_data),
    .io_6_out_data_valid       (_responsers_io_6_out_data_valid),
    .io_6_out_data_bits        (_responsers_io_6_out_data_bits),
    .io_6_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_6_enable               (io_readerwriterCfg_enabledChannel[6]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_6_reqrspLink_rspReady  (_responsers_io_6_reqrspLink_rspReady),
    .io_6_reqrspLink_reqSubmit (_requestors_io_6_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_7_in_tcdmRsp_valid     (io_tcdmRsp_7_valid),
    .io_7_in_tcdmRsp_bits_data (io_tcdmRsp_7_bits_data),
    .io_7_out_data_valid       (_responsers_io_7_out_data_valid),
    .io_7_out_data_bits        (_responsers_io_7_out_data_bits),
    .io_7_out_dataFifoPopped   (_responsers_io_7_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_7_enable               (io_readerwriterCfg_enabledChannel[7]),	// src/main/scala/snax/readerWriter/Reader.scala:72:57
    .io_7_reqrspLink_rspReady  (_responsers_io_7_reqrspLink_rspReady),
    .io_7_reqrspLink_reqSubmit (_requestors_io_7_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  );
  snax_simbacore_cluster_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_valid  (_responsers_io_4_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_4_bits   (_responsers_io_4_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_valid  (_responsers_io_5_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_5_bits   (_responsers_io_5_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_6_valid  (_responsers_io_6_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_6_bits   (_responsers_io_6_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_7_valid  (_responsers_io_7_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_in_7_bits   (_responsers_io_7_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:35:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits),
    .io_allEmpty    (io_bufferEmpty)
  );
  snax_simbacore_cluster_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:122:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:45:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 20'h1),	// src/main/scala/snax/readerWriter/Reader.scala:59:37, :60:41, :132:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :21:26, :153:{33,36}
endmodule

module snax_simbacore_cluster_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [19:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [7:0]  io_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [19:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [7:0]  io_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_data_ready_0 = ~io_enable | io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_strb = io_in_strb;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_simbacore_cluster_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_0_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_0_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_1_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_1_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_1_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_1_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_2_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_2_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_2_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_2_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_3_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_3_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_3_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_3_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_4_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_4_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_4_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_4_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_5_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_5_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_5_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_5_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_6_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_6_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_6_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_6_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_6_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_6_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [19:0] io_7_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_7_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [7:0]  io_7_in_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [19:0] io_7_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_7_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [7:0]  io_7_out_tcdmReq_bits_strb,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_enable	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_in_strb               (io_0_in_strb),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_0_out_tcdmReq_bits_strb),
    .io_enable                (io_0_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_in_data_ready         (io_1_in_data_ready),
    .io_in_data_valid         (io_1_in_data_valid),
    .io_in_data_bits          (io_1_in_data_bits),
    .io_in_strb               (io_1_in_strb),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_1_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_1_out_tcdmReq_bits_strb),
    .io_enable                (io_1_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_in_data_ready         (io_2_in_data_ready),
    .io_in_data_valid         (io_2_in_data_valid),
    .io_in_data_bits          (io_2_in_data_bits),
    .io_in_strb               (io_2_in_strb),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_2_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_2_out_tcdmReq_bits_strb),
    .io_enable                (io_2_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_in_data_ready         (io_3_in_data_ready),
    .io_in_data_valid         (io_3_in_data_valid),
    .io_in_data_bits          (io_3_in_data_bits),
    .io_in_strb               (io_3_in_strb),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_3_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_3_out_tcdmReq_bits_strb),
    .io_enable                (io_3_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_in_data_ready         (io_4_in_data_ready),
    .io_in_data_valid         (io_4_in_data_valid),
    .io_in_data_bits          (io_4_in_data_bits),
    .io_in_strb               (io_4_in_strb),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_4_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_4_out_tcdmReq_bits_strb),
    .io_enable                (io_4_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_in_data_ready         (io_5_in_data_ready),
    .io_in_data_valid         (io_5_in_data_valid),
    .io_in_data_bits          (io_5_in_data_bits),
    .io_in_strb               (io_5_in_strb),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_5_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_5_out_tcdmReq_bits_strb),
    .io_enable                (io_5_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_6 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_6_in_addr_ready),
    .io_in_addr_valid         (io_6_in_addr_valid),
    .io_in_addr_bits          (io_6_in_addr_bits),
    .io_in_data_ready         (io_6_in_data_ready),
    .io_in_data_valid         (io_6_in_data_valid),
    .io_in_data_bits          (io_6_in_data_bits),
    .io_in_strb               (io_6_in_strb),
    .io_out_tcdmReq_ready     (io_6_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_6_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_6_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_6_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_6_out_tcdmReq_bits_strb),
    .io_enable                (io_6_enable)
  );
  snax_simbacore_cluster_Writer_DataRequestor DataRequestor_7 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_7_in_addr_ready),
    .io_in_addr_valid         (io_7_in_addr_valid),
    .io_in_addr_bits          (io_7_in_addr_bits),
    .io_in_data_ready         (io_7_in_data_ready),
    .io_in_data_valid         (io_7_in_data_valid),
    .io_in_data_bits          (io_7_in_data_bits),
    .io_in_strb               (io_7_in_strb),
    .io_out_tcdmReq_ready     (io_7_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_7_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_7_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_7_out_tcdmReq_bits_data),
    .io_out_tcdmReq_bits_strb (io_7_out_tcdmReq_bits_strb),
    .io_enable                (io_7_enable)
  );
endmodule

module Queue_W64_D12_H3d10lk(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 4'hB)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_12x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_simbacore_cluster_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [511:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_6_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_7_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_7_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_6_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready
    & _queues_6_io_enq_ready & _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_7_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W64_D12_H3d10lk queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[63:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W64_D12_H3d10lk queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[127:64]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W64_D12_H3d10lk queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[191:128]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W64_D12_H3d10lk queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[255:192]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W64_D12_H3d10lk queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[319:256]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W64_D12_H3d10lk queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[383:320]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  Queue_W64_D12_H3d10lk queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_6_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[447:384]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_6_ready),
    .io_deq_valid (io_out_6_valid),
    .io_deq_bits  (io_out_6_bits)
  );
  Queue_W64_D12_H3d10lk queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_7_io_enq_ready),
    .io_enq_valid (_queues_7_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[511:448]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_7_ready),
    .io_deq_valid (io_out_7_valid),
    .io_deq_bits  (io_out_7_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/Writer.scala:37:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_simbacore_cluster_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [19:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_4,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_4,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [7:0]   io_readerwriterCfg_enabledByte,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_0_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_1_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_1_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_2_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_2_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_3_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_3_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_4_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_4_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_5_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_5_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_6_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_6_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_6_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_6_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_6_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_7_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_7_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [19:0]  io_tcdmReq_7_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_7_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [7:0]   io_tcdmReq_7_bits_strb,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [511:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_4_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_5_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_6_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_7_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_4_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_5_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_6_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_6_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_7_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_7_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_6_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_6_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_7_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [19:0] _addressgen_io_addr_7_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_simbacore_cluster_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalBounds_4  (io_aguCfg_temporalBounds_4),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_cfg_temporalStrides_4 (io_aguCfg_temporalStrides_4),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits),
    .io_addr_6_ready          (_requestors_io_6_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_6_valid          (_addressgen_io_addr_6_valid),
    .io_addr_6_bits           (_addressgen_io_addr_6_bits),
    .io_addr_7_ready          (_requestors_io_7_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_7_valid          (_addressgen_io_addr_7_valid),
    .io_addr_7_bits           (_addressgen_io_addr_7_bits)
  );
  snax_simbacore_cluster_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_strb               (io_readerwriterCfg_enabledByte),
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data),
    .io_0_out_tcdmReq_bits_strb (io_tcdmReq_0_bits_strb),
    .io_0_enable                (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_data_ready         (_requestors_io_1_in_data_ready),
    .io_1_in_data_valid         (_dataBuffer_io_out_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_in_data_bits          (_dataBuffer_io_out_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_in_strb               (io_readerwriterCfg_enabledByte),
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_out_tcdmReq_bits_data (io_tcdmReq_1_bits_data),
    .io_1_out_tcdmReq_bits_strb (io_tcdmReq_1_bits_strb),
    .io_1_enable                (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_data_ready         (_requestors_io_2_in_data_ready),
    .io_2_in_data_valid         (_dataBuffer_io_out_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_in_data_bits          (_dataBuffer_io_out_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_in_strb               (io_readerwriterCfg_enabledByte),
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_out_tcdmReq_bits_data (io_tcdmReq_2_bits_data),
    .io_2_out_tcdmReq_bits_strb (io_tcdmReq_2_bits_strb),
    .io_2_enable                (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_data_ready         (_requestors_io_3_in_data_ready),
    .io_3_in_data_valid         (_dataBuffer_io_out_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_in_data_bits          (_dataBuffer_io_out_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_in_strb               (io_readerwriterCfg_enabledByte),
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_out_tcdmReq_bits_data (io_tcdmReq_3_bits_data),
    .io_3_out_tcdmReq_bits_strb (io_tcdmReq_3_bits_strb),
    .io_3_enable                (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_4_in_data_ready         (_requestors_io_4_in_data_ready),
    .io_4_in_data_valid         (_dataBuffer_io_out_4_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_4_in_data_bits          (_dataBuffer_io_out_4_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_4_in_strb               (io_readerwriterCfg_enabledByte),
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_out_tcdmReq_bits_data (io_tcdmReq_4_bits_data),
    .io_4_out_tcdmReq_bits_strb (io_tcdmReq_4_bits_strb),
    .io_4_enable                (io_readerwriterCfg_enabledChannel[4]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_5_in_data_ready         (_requestors_io_5_in_data_ready),
    .io_5_in_data_valid         (_dataBuffer_io_out_5_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_5_in_data_bits          (_dataBuffer_io_out_5_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_5_in_strb               (io_readerwriterCfg_enabledByte),
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_out_tcdmReq_bits_data (io_tcdmReq_5_bits_data),
    .io_5_out_tcdmReq_bits_strb (io_tcdmReq_5_bits_strb),
    .io_5_enable                (io_readerwriterCfg_enabledChannel[5]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_6_in_addr_ready         (_requestors_io_6_in_addr_ready),
    .io_6_in_addr_valid         (_addressgen_io_addr_6_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_6_in_addr_bits          (_addressgen_io_addr_6_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_6_in_data_ready         (_requestors_io_6_in_data_ready),
    .io_6_in_data_valid         (_dataBuffer_io_out_6_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_6_in_data_bits          (_dataBuffer_io_out_6_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_6_in_strb               (io_readerwriterCfg_enabledByte),
    .io_6_out_tcdmReq_ready     (io_tcdmReq_6_ready),
    .io_6_out_tcdmReq_valid     (io_tcdmReq_6_valid),
    .io_6_out_tcdmReq_bits_addr (io_tcdmReq_6_bits_addr),
    .io_6_out_tcdmReq_bits_data (io_tcdmReq_6_bits_data),
    .io_6_out_tcdmReq_bits_strb (io_tcdmReq_6_bits_strb),
    .io_6_enable                (io_readerwriterCfg_enabledChannel[6]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_7_in_addr_ready         (_requestors_io_7_in_addr_ready),
    .io_7_in_addr_valid         (_addressgen_io_addr_7_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_7_in_addr_bits          (_addressgen_io_addr_7_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_7_in_data_ready         (_requestors_io_7_in_data_ready),
    .io_7_in_data_valid         (_dataBuffer_io_out_7_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_7_in_data_bits          (_dataBuffer_io_out_7_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_7_in_strb               (io_readerwriterCfg_enabledByte),
    .io_7_out_tcdmReq_ready     (io_tcdmReq_7_ready),
    .io_7_out_tcdmReq_valid     (io_tcdmReq_7_valid),
    .io_7_out_tcdmReq_bits_addr (io_tcdmReq_7_bits_addr),
    .io_7_out_tcdmReq_bits_data (io_tcdmReq_7_bits_data),
    .io_7_out_tcdmReq_bits_strb (io_tcdmReq_7_bits_strb),
    .io_7_enable                (io_readerwriterCfg_enabledChannel[7])	// src/main/scala/snax/readerWriter/Writer.scala:59:57
  );
  snax_simbacore_cluster_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits),
    .io_out_1_ready (_requestors_io_1_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_1_valid (_dataBuffer_io_out_1_valid),
    .io_out_1_bits  (_dataBuffer_io_out_1_bits),
    .io_out_2_ready (_requestors_io_2_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_2_valid (_dataBuffer_io_out_2_valid),
    .io_out_2_bits  (_dataBuffer_io_out_2_bits),
    .io_out_3_ready (_requestors_io_3_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_3_valid (_dataBuffer_io_out_3_valid),
    .io_out_3_bits  (_dataBuffer_io_out_3_bits),
    .io_out_4_ready (_requestors_io_4_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_4_valid (_dataBuffer_io_out_4_valid),
    .io_out_4_bits  (_dataBuffer_io_out_4_bits),
    .io_out_5_ready (_requestors_io_5_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_5_valid (_dataBuffer_io_out_5_valid),
    .io_out_5_bits  (_dataBuffer_io_out_5_bits),
    .io_out_6_ready (_requestors_io_6_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_6_valid (_dataBuffer_io_out_6_valid),
    .io_out_6_bits  (_dataBuffer_io_out_6_bits),
    .io_out_7_ready (_requestors_io_7_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_7_valid (_dataBuffer_io_out_7_valid),
    .io_out_7_bits  (_dataBuffer_io_out_7_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_simbacore_cluster_DataPathExtensionHost(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [511:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [511:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_simbacore_cluster_xdma_datapath_local_demux(	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
  output         io_in_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input          io_in_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input  [511:0] io_in_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [511:0] io_out_0_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  output [511:0] io_out_1_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
  input          io_sel	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:9:14
);

  assign io_in_ready = io_sel ? io_out_1_ready : ~io_sel & io_out_0_ready;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:15:15, :19:{17,26}, :21:23, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
  assign io_out_0_valid = ~io_sel & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:{17,26}, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
  assign io_out_0_bits = io_in_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
  assign io_out_1_valid = io_sel & io_in_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:19:26, :20:23, :23:23, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
  assign io_out_1_bits = io_in_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:170:9
endmodule

module snax_simbacore_cluster_xdma_datapath_local_mux(	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:179:9, :203:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input  [511:0] io_in_0_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  output         io_in_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input  [511:0] io_in_1_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input          io_out_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  output         io_out_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  output [511:0] io_out_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
  input          io_sel	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:89:14
);

  assign io_in_0_ready = ~io_sel & io_out_ready;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:99:{17,26}, :101:22, :104:22, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:179:9, :203:9
  assign io_in_1_ready = io_sel & io_out_ready;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:99:26, :101:22, :104:22, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:179:9, :203:9
  assign io_out_valid = io_sel ? io_in_1_valid : ~io_sel & io_in_0_valid;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:95:16, :99:{17,26}, :100:22, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:179:9, :203:9
  assign io_out_bits = io_sel ? io_in_1_bits : io_in_0_bits;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:99:26, :102:22, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:179:9, :203:9
endmodule

module snax_simbacore_cluster_xdma_datapath_remote_splitter(	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  input          clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
                 reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  output         io_in_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input          io_in_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input  [511:0] io_in_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [511:0] io_out_0_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  output [511:0] io_out_1_bits,	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
  input          io_sel_1	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:30:14
);

  reg  dataTransmitted_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36
  reg  dataTransmitted_1;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36
  wire io_out_0_valid_0 = io_in_valid & ~dataTransmitted_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:{53,57}
  wire io_out_1_valid_0 = io_sel_1 & io_in_valid & ~dataTransmitted_1;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:{53,57}
  wire io_in_ready_0 =
    (io_out_0_ready | dataTransmitted_0)
    & (io_sel_1 ? io_out_1_ready | dataTransmitted_1 : ~io_sel_1);	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :37:{37,57}, :54:27, :55:{36,59}, :63:51
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
    if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      dataTransmitted_0 <= 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      dataTransmitted_1 <= 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
    end
    else begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      automatic logic _GEN = io_in_ready_0 & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:63:51
      dataTransmitted_0 <=
        ~_GEN & (dataTransmitted_0 | io_out_0_ready & io_out_0_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:53, :66:20, :67:21, :71:{28,50}
      dataTransmitted_1 <=
        ~_GEN & (dataTransmitted_1 | io_out_1_ready & io_out_1_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, :45:53, :66:20, :67:21, :71:{28,50}
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        dataTransmitted_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        dataTransmitted_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        dataTransmitted_0 = 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
        dataTransmitted_1 = 1'h0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:36:36, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:63:51, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  assign io_out_0_valid = io_out_0_valid_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:45:53, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  assign io_out_0_bits = io_in_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  assign io_out_1_valid = io_out_1_valid_0;	// src/main/scala/snax/utils/MuxDemuxDecoupled.scala:45:53, src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
  assign io_out_1_bits = io_in_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:244:9
endmodule

module snax_simbacore_cluster_xdma_datapath(	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  input          clock,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
                 reset,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  input  [3:0]   io_readerCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_readerCfg_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [47:0]  io_readerCfg_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [18:0]  io_readerCfg_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [19:0]  io_readerCfg_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerCfg_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [7:0]   io_readerCfg_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_readerCfg_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [3:0]   io_writerCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_writerCfg_origination,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [47:0]  io_writerCfg_readerPtr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_writerPtr_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_writerPtr_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [18:0]  io_writerCfg_axiTransferBeatSize,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [19:0]  io_writerCfg_aguCfg_ptr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_spatialStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalBounds_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalBounds_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalBounds_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalBounds_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalBounds_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalStrides_0,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalStrides_1,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalStrides_2,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalStrides_3,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_aguCfg_temporalStrides_4,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [7:0]   io_writerCfg_readerwriterCfg_enabledByte,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_readerwriterCfg_enabledChannel,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_writerCfg_localLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerCfg_remoteLoopback,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_readerStart,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerStart,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_readerBusy,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_writerBusy,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_0_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_0_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_0_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_1_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_1_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_1_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_2_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_2_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_2_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_3_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_3_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_3_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_4_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_4_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_4_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_5_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_5_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_5_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_6_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_6_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_6_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_req_7_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmReader_req_7_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmReader_req_7_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_0_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_0_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_1_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_1_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_2_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_2_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_3_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_3_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_4_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_4_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_5_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_5_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_6_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_6_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmReader_rsp_7_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [63:0]  io_tcdmReader_rsp_7_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_0_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_0_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_0_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_0_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_0_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_1_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_1_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_1_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_1_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_1_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_2_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_2_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_2_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_2_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_2_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_3_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_3_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_3_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_3_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_3_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_4_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_4_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_4_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_4_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_4_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_5_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_5_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_5_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_5_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_5_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_6_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_6_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_6_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_6_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_6_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_tcdmWriter_req_7_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_tcdmWriter_req_7_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [19:0]  io_tcdmWriter_req_7_bits_addr,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [63:0]  io_tcdmWriter_req_7_bits_data,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [7:0]   io_tcdmWriter_req_7_bits_strb,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_fromRemote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_remoteXDMAData_fromRemote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input  [511:0] io_remoteXDMAData_fromRemote_bits,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_fromRemoteAccompaniedCfg_readyToTransfer,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [3:0]   io_remoteXDMAData_fromRemoteAccompaniedCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [18:0]  io_remoteXDMAData_fromRemoteAccompaniedCfg_length,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_fromRemoteAccompaniedCfg_taskType,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_isFirstChainedWrite,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_isLastChainedWrite,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [47:0]  io_remoteXDMAData_fromRemoteAccompaniedCfg_src,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_dst,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  input          io_remoteXDMAData_toRemote_ready,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_toRemote_valid,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [511:0] io_remoteXDMAData_toRemote_bits,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_toRemoteAccompaniedCfg_readyToTransfer,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [3:0]   io_remoteXDMAData_toRemoteAccompaniedCfg_taskID,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [18:0]  io_remoteXDMAData_toRemoteAccompaniedCfg_length,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output         io_remoteXDMAData_toRemoteAccompaniedCfg_taskType,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_toRemoteAccompaniedCfg_isFirstChainedWrite,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_toRemoteAccompaniedCfg_isLastChainedWrite,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
  output [47:0]  io_remoteXDMAData_toRemoteAccompaniedCfg_src,	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
                 io_remoteXDMAData_toRemoteAccompaniedCfg_dst	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:21:14
);

  wire         isChainedWrite;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24, :222:59
  wire         _remoteLoopbackSplitter_io_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
  wire         _remoteLoopbackSplitter_io_out_0_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
  wire [511:0] _remoteLoopbackSplitter_io_out_0_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
  wire         _remoteLoopbackSplitter_io_out_1_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
  wire [511:0] _remoteLoopbackSplitter_io_out_1_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
  wire         _remoteLoopbackMux_io_in_0_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:202:33
  wire         _remoteLoopbackMux_io_in_1_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:202:33
  wire         _localLoopbackMux_io_in_0_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
  wire         _localLoopbackMux_io_in_1_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
  wire         _localLoopbackMux_io_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
  wire [511:0] _localLoopbackMux_io_out_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
  wire         _localLoopbackDemux_io_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
  wire         _localLoopbackDemux_io_out_0_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
  wire [511:0] _localLoopbackDemux_io_out_0_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
  wire         _localLoopbackDemux_io_out_1_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
  wire [511:0] _localLoopbackDemux_io_out_1_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
  wire         _writerExtensions_io_data_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
  wire         _writerExtensions_io_data_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
  wire [511:0] _writerExtensions_io_data_out_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
  wire         _readerExtensions_io_data_in_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
  wire         _readerExtensions_io_data_out_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
  wire [511:0] _readerExtensions_io_data_out_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
  wire         _writer_io_busy;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
  wire         _writer_io_data_ready;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
  wire         _reader_io_busy;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
  wire         _reader_io_bufferEmpty;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
  wire         _reader_io_data_valid;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
  wire [511:0] _reader_io_data_bits;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
  wire         io_readerBusy_0 = _reader_io_busy | ~_reader_io_bufferEmpty;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22, :141:{35,38}
  wire         io_writerBusy_0 = _writer_io_busy | isChainedWrite;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22, :165:35, :219:24, :222:59
  reg  [1:0]   currentState;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29
  wire         _GEN = currentState == 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29, :219:24
  wire         _GEN_0 = io_writerCfg_remoteLoopback & _writer_io_busy;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22, :222:40
  wire         _GEN_1 = currentState == 2'h1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29, :219:24, :223:24
  wire         _GEN_2 = currentState == 2'h2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29, :219:24, :230:19
  assign isChainedWrite = _GEN ? _GEN_0 : _GEN_1 | _GEN_2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24, :222:{40,59}, :228:22
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
    if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      currentState <= 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29
    else if (_GEN) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24
      if (_GEN_0)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:222:40
        currentState <= 2'h1;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29, :223:24
    end
    else if (_GEN_1) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24
      if (_writer_io_busy) begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
      end
      else	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
        currentState <= 2'h2;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29, :230:19
    end
    else if (_GEN_2 & ~io_remoteXDMAData_fromRemote_valid)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:217:13, :219:24, :236:{12,49}, :237:19
      currentState <= 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :216:29
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
        currentState = 2'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:216:29
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_simbacore_cluster_Reader reader (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr                     (io_readerCfg_aguCfg_ptr),
    .io_aguCfg_spatialStrides_0        (io_readerCfg_aguCfg_spatialStrides_0),
    .io_aguCfg_temporalBounds_0        (io_readerCfg_aguCfg_temporalBounds_0),
    .io_aguCfg_temporalBounds_1        (io_readerCfg_aguCfg_temporalBounds_1),
    .io_aguCfg_temporalBounds_2        (io_readerCfg_aguCfg_temporalBounds_2),
    .io_aguCfg_temporalBounds_3        (io_readerCfg_aguCfg_temporalBounds_3),
    .io_aguCfg_temporalBounds_4        (io_readerCfg_aguCfg_temporalBounds_4),
    .io_aguCfg_temporalStrides_0       (io_readerCfg_aguCfg_temporalStrides_0),
    .io_aguCfg_temporalStrides_1       (io_readerCfg_aguCfg_temporalStrides_1),
    .io_aguCfg_temporalStrides_2       (io_readerCfg_aguCfg_temporalStrides_2),
    .io_aguCfg_temporalStrides_3       (io_readerCfg_aguCfg_temporalStrides_3),
    .io_aguCfg_temporalStrides_4       (io_readerCfg_aguCfg_temporalStrides_4),
    .io_readerwriterCfg_enabledChannel (io_readerCfg_readerwriterCfg_enabledChannel),
    .io_start                          (io_readerStart),
    .io_busy                           (_reader_io_busy),
    .io_bufferEmpty                    (_reader_io_bufferEmpty),
    .io_tcdmReq_0_ready                (io_tcdmReader_req_0_ready),
    .io_tcdmReq_0_valid                (io_tcdmReader_req_0_valid),
    .io_tcdmReq_0_bits_addr            (io_tcdmReader_req_0_bits_addr),
    .io_tcdmReq_1_ready                (io_tcdmReader_req_1_ready),
    .io_tcdmReq_1_valid                (io_tcdmReader_req_1_valid),
    .io_tcdmReq_1_bits_addr            (io_tcdmReader_req_1_bits_addr),
    .io_tcdmReq_2_ready                (io_tcdmReader_req_2_ready),
    .io_tcdmReq_2_valid                (io_tcdmReader_req_2_valid),
    .io_tcdmReq_2_bits_addr            (io_tcdmReader_req_2_bits_addr),
    .io_tcdmReq_3_ready                (io_tcdmReader_req_3_ready),
    .io_tcdmReq_3_valid                (io_tcdmReader_req_3_valid),
    .io_tcdmReq_3_bits_addr            (io_tcdmReader_req_3_bits_addr),
    .io_tcdmReq_4_ready                (io_tcdmReader_req_4_ready),
    .io_tcdmReq_4_valid                (io_tcdmReader_req_4_valid),
    .io_tcdmReq_4_bits_addr            (io_tcdmReader_req_4_bits_addr),
    .io_tcdmReq_5_ready                (io_tcdmReader_req_5_ready),
    .io_tcdmReq_5_valid                (io_tcdmReader_req_5_valid),
    .io_tcdmReq_5_bits_addr            (io_tcdmReader_req_5_bits_addr),
    .io_tcdmReq_6_ready                (io_tcdmReader_req_6_ready),
    .io_tcdmReq_6_valid                (io_tcdmReader_req_6_valid),
    .io_tcdmReq_6_bits_addr            (io_tcdmReader_req_6_bits_addr),
    .io_tcdmReq_7_ready                (io_tcdmReader_req_7_ready),
    .io_tcdmReq_7_valid                (io_tcdmReader_req_7_valid),
    .io_tcdmReq_7_bits_addr            (io_tcdmReader_req_7_bits_addr),
    .io_tcdmRsp_0_valid                (io_tcdmReader_rsp_0_valid),
    .io_tcdmRsp_0_bits_data            (io_tcdmReader_rsp_0_bits_data),
    .io_tcdmRsp_1_valid                (io_tcdmReader_rsp_1_valid),
    .io_tcdmRsp_1_bits_data            (io_tcdmReader_rsp_1_bits_data),
    .io_tcdmRsp_2_valid                (io_tcdmReader_rsp_2_valid),
    .io_tcdmRsp_2_bits_data            (io_tcdmReader_rsp_2_bits_data),
    .io_tcdmRsp_3_valid                (io_tcdmReader_rsp_3_valid),
    .io_tcdmRsp_3_bits_data            (io_tcdmReader_rsp_3_bits_data),
    .io_tcdmRsp_4_valid                (io_tcdmReader_rsp_4_valid),
    .io_tcdmRsp_4_bits_data            (io_tcdmReader_rsp_4_bits_data),
    .io_tcdmRsp_5_valid                (io_tcdmReader_rsp_5_valid),
    .io_tcdmRsp_5_bits_data            (io_tcdmReader_rsp_5_bits_data),
    .io_tcdmRsp_6_valid                (io_tcdmReader_rsp_6_valid),
    .io_tcdmRsp_6_bits_data            (io_tcdmReader_rsp_6_bits_data),
    .io_tcdmRsp_7_valid                (io_tcdmReader_rsp_7_valid),
    .io_tcdmRsp_7_bits_data            (io_tcdmReader_rsp_7_bits_data),
    .io_data_ready                     (_readerExtensions_io_data_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
    .io_data_valid                     (_reader_io_data_valid),
    .io_data_bits                      (_reader_io_data_bits)
  );
  snax_simbacore_cluster_Writer writer (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr                     (io_writerCfg_aguCfg_ptr),
    .io_aguCfg_spatialStrides_0        (io_writerCfg_aguCfg_spatialStrides_0),
    .io_aguCfg_temporalBounds_0        (io_writerCfg_aguCfg_temporalBounds_0),
    .io_aguCfg_temporalBounds_1        (io_writerCfg_aguCfg_temporalBounds_1),
    .io_aguCfg_temporalBounds_2        (io_writerCfg_aguCfg_temporalBounds_2),
    .io_aguCfg_temporalBounds_3        (io_writerCfg_aguCfg_temporalBounds_3),
    .io_aguCfg_temporalBounds_4        (io_writerCfg_aguCfg_temporalBounds_4),
    .io_aguCfg_temporalStrides_0       (io_writerCfg_aguCfg_temporalStrides_0),
    .io_aguCfg_temporalStrides_1       (io_writerCfg_aguCfg_temporalStrides_1),
    .io_aguCfg_temporalStrides_2       (io_writerCfg_aguCfg_temporalStrides_2),
    .io_aguCfg_temporalStrides_3       (io_writerCfg_aguCfg_temporalStrides_3),
    .io_aguCfg_temporalStrides_4       (io_writerCfg_aguCfg_temporalStrides_4),
    .io_readerwriterCfg_enabledByte    (io_writerCfg_readerwriterCfg_enabledByte),
    .io_readerwriterCfg_enabledChannel (io_writerCfg_readerwriterCfg_enabledChannel),
    .io_start                          (io_writerStart),
    .io_busy                           (_writer_io_busy),
    .io_tcdmReq_0_ready                (io_tcdmWriter_req_0_ready),
    .io_tcdmReq_0_valid                (io_tcdmWriter_req_0_valid),
    .io_tcdmReq_0_bits_addr            (io_tcdmWriter_req_0_bits_addr),
    .io_tcdmReq_0_bits_data            (io_tcdmWriter_req_0_bits_data),
    .io_tcdmReq_0_bits_strb            (io_tcdmWriter_req_0_bits_strb),
    .io_tcdmReq_1_ready                (io_tcdmWriter_req_1_ready),
    .io_tcdmReq_1_valid                (io_tcdmWriter_req_1_valid),
    .io_tcdmReq_1_bits_addr            (io_tcdmWriter_req_1_bits_addr),
    .io_tcdmReq_1_bits_data            (io_tcdmWriter_req_1_bits_data),
    .io_tcdmReq_1_bits_strb            (io_tcdmWriter_req_1_bits_strb),
    .io_tcdmReq_2_ready                (io_tcdmWriter_req_2_ready),
    .io_tcdmReq_2_valid                (io_tcdmWriter_req_2_valid),
    .io_tcdmReq_2_bits_addr            (io_tcdmWriter_req_2_bits_addr),
    .io_tcdmReq_2_bits_data            (io_tcdmWriter_req_2_bits_data),
    .io_tcdmReq_2_bits_strb            (io_tcdmWriter_req_2_bits_strb),
    .io_tcdmReq_3_ready                (io_tcdmWriter_req_3_ready),
    .io_tcdmReq_3_valid                (io_tcdmWriter_req_3_valid),
    .io_tcdmReq_3_bits_addr            (io_tcdmWriter_req_3_bits_addr),
    .io_tcdmReq_3_bits_data            (io_tcdmWriter_req_3_bits_data),
    .io_tcdmReq_3_bits_strb            (io_tcdmWriter_req_3_bits_strb),
    .io_tcdmReq_4_ready                (io_tcdmWriter_req_4_ready),
    .io_tcdmReq_4_valid                (io_tcdmWriter_req_4_valid),
    .io_tcdmReq_4_bits_addr            (io_tcdmWriter_req_4_bits_addr),
    .io_tcdmReq_4_bits_data            (io_tcdmWriter_req_4_bits_data),
    .io_tcdmReq_4_bits_strb            (io_tcdmWriter_req_4_bits_strb),
    .io_tcdmReq_5_ready                (io_tcdmWriter_req_5_ready),
    .io_tcdmReq_5_valid                (io_tcdmWriter_req_5_valid),
    .io_tcdmReq_5_bits_addr            (io_tcdmWriter_req_5_bits_addr),
    .io_tcdmReq_5_bits_data            (io_tcdmWriter_req_5_bits_data),
    .io_tcdmReq_5_bits_strb            (io_tcdmWriter_req_5_bits_strb),
    .io_tcdmReq_6_ready                (io_tcdmWriter_req_6_ready),
    .io_tcdmReq_6_valid                (io_tcdmWriter_req_6_valid),
    .io_tcdmReq_6_bits_addr            (io_tcdmWriter_req_6_bits_addr),
    .io_tcdmReq_6_bits_data            (io_tcdmWriter_req_6_bits_data),
    .io_tcdmReq_6_bits_strb            (io_tcdmWriter_req_6_bits_strb),
    .io_tcdmReq_7_ready                (io_tcdmWriter_req_7_ready),
    .io_tcdmReq_7_valid                (io_tcdmWriter_req_7_valid),
    .io_tcdmReq_7_bits_addr            (io_tcdmWriter_req_7_bits_addr),
    .io_tcdmReq_7_bits_data            (io_tcdmWriter_req_7_bits_data),
    .io_tcdmReq_7_bits_strb            (io_tcdmWriter_req_7_bits_strb),
    .io_data_ready                     (_writer_io_data_ready),
    .io_data_valid                     (_writerExtensions_io_data_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
    .io_data_bits                      (_writerExtensions_io_data_out_bits)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
  );
  snax_simbacore_cluster_DataPathExtensionHost readerExtensions (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
    .io_data_in_ready  (_readerExtensions_io_data_in_ready),
    .io_data_in_valid  (_reader_io_data_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
    .io_data_in_bits   (_reader_io_data_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:100:22
    .io_data_out_ready (_localLoopbackDemux_io_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_data_out_valid (_readerExtensions_io_data_out_valid),
    .io_data_out_bits  (_readerExtensions_io_data_out_bits)
  );
  snax_simbacore_cluster_DataPathExtensionHost writerExtensions (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
    .io_data_in_ready  (_writerExtensions_io_data_in_ready),
    .io_data_in_valid  (_localLoopbackMux_io_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
    .io_data_in_bits   (_localLoopbackMux_io_out_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
    .io_data_out_ready (_writer_io_data_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:103:22
    .io_data_out_valid (_writerExtensions_io_data_out_valid),
    .io_data_out_bits  (_writerExtensions_io_data_out_bits)
  );
  snax_simbacore_cluster_xdma_datapath_local_demux localLoopbackDemux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_in_ready    (_localLoopbackDemux_io_in_ready),
    .io_in_valid    (_readerExtensions_io_data_out_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
    .io_in_bits     (_readerExtensions_io_data_out_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:127:32
    .io_out_0_ready (_remoteLoopbackMux_io_in_0_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:202:33
    .io_out_0_valid (_localLoopbackDemux_io_out_0_valid),
    .io_out_0_bits  (_localLoopbackDemux_io_out_0_bits),
    .io_out_1_ready (_localLoopbackMux_io_in_1_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
    .io_out_1_valid (_localLoopbackDemux_io_out_1_valid),
    .io_out_1_bits  (_localLoopbackDemux_io_out_1_bits),
    .io_sel         (io_readerCfg_localLoopback)
  );
  snax_simbacore_cluster_xdma_datapath_local_mux localLoopbackMux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
    .io_in_0_ready (_localLoopbackMux_io_in_0_ready),
    .io_in_0_valid (_remoteLoopbackSplitter_io_out_0_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
    .io_in_0_bits  (_remoteLoopbackSplitter_io_out_0_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
    .io_in_1_ready (_localLoopbackMux_io_in_1_ready),
    .io_in_1_valid (_localLoopbackDemux_io_out_1_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_in_1_bits  (_localLoopbackDemux_io_out_1_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_out_ready  (_writerExtensions_io_data_in_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:146:32
    .io_out_valid  (_localLoopbackMux_io_out_valid),
    .io_out_bits   (_localLoopbackMux_io_out_bits),
    .io_sel        (io_writerCfg_localLoopback)
  );
  snax_simbacore_cluster_xdma_datapath_local_mux remoteLoopbackMux (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:202:33
    .io_in_0_ready (_remoteLoopbackMux_io_in_0_ready),
    .io_in_0_valid (_localLoopbackDemux_io_out_0_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_in_0_bits  (_localLoopbackDemux_io_out_0_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:169:34
    .io_in_1_ready (_remoteLoopbackMux_io_in_1_ready),
    .io_in_1_valid (_remoteLoopbackSplitter_io_out_1_valid),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
    .io_in_1_bits  (_remoteLoopbackSplitter_io_out_1_bits),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
    .io_out_ready  (io_remoteXDMAData_toRemote_ready),
    .io_out_valid  (io_remoteXDMAData_toRemote_valid),
    .io_out_bits   (io_remoteXDMAData_toRemote_bits),
    .io_sel        (isChainedWrite)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24, :222:59
  );
  snax_simbacore_cluster_xdma_datapath_remote_splitter remoteLoopbackSplitter (	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:243:38
    .clock          (clock),
    .reset          (reset),
    .io_in_ready    (_remoteLoopbackSplitter_io_in_ready),
    .io_in_valid    (io_remoteXDMAData_fromRemote_valid & io_writerBusy_0),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:165:35, :265:76
    .io_in_bits     (io_remoteXDMAData_fromRemote_bits),
    .io_out_0_ready (_localLoopbackMux_io_in_0_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:178:34
    .io_out_0_valid (_remoteLoopbackSplitter_io_out_0_valid),
    .io_out_0_bits  (_remoteLoopbackSplitter_io_out_0_bits),
    .io_out_1_ready (_remoteLoopbackMux_io_in_1_ready),	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:202:33
    .io_out_1_valid (_remoteLoopbackSplitter_io_out_1_valid),
    .io_out_1_bits  (_remoteLoopbackSplitter_io_out_1_bits),
    .io_sel_1       (isChainedWrite)	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:219:24, :222:59
  );
  assign io_readerBusy = io_readerBusy_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :141:35
  assign io_writerBusy = io_writerBusy_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :165:35
  assign io_remoteXDMAData_fromRemote_ready =
    _remoteLoopbackSplitter_io_in_ready & io_writerBusy_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :165:35, :243:38, :267:76
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_readyToTransfer =
    ~io_writerCfg_localLoopback & io_writerBusy_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :165:35, :300:50
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_taskID = io_writerCfg_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_length =
    io_writerCfg_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_taskType = io_writerCfg_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_isFirstChainedWrite = 1'h0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_isLastChainedWrite =
    io_writerCfg_origination & ~io_writerCfg_remoteLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:508:{117,139}
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_src = io_writerCfg_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_fromRemoteAccompaniedCfg_dst = io_writerCfg_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_readyToTransfer =
    isChainedWrite ? isChainedWrite : ~io_readerCfg_localLoopback & io_readerBusy_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :141:35, :219:24, :222:59, :312:48, :330:52
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_taskID =
    isChainedWrite ? io_writerCfg_taskID : io_readerCfg_taskID;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_length =
    isChainedWrite ? io_writerCfg_axiTransferBeatSize : io_readerCfg_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_taskType =
    isChainedWrite | ~io_readerCfg_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:507:84
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_isFirstChainedWrite =
    isChainedWrite ? ~io_writerCfg_origination : ~io_readerCfg_origination;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:507:84
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_isLastChainedWrite =
    isChainedWrite & io_writerCfg_origination & ~io_writerCfg_remoteLoopback;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52, src/main/scala/snax/xdma/xdmaIO/XDMACfgIO.scala:508:139
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_src =
    isChainedWrite ? io_writerCfg_writerPtr_0 : io_readerCfg_readerPtr;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52
  assign io_remoteXDMAData_toRemoteAccompaniedCfg_dst =
    isChainedWrite ? io_writerCfg_writerPtr_1 : io_readerCfg_writerPtr_0;	// src/main/scala/snax/xdma/xdmaFrontend/XDMADataPath.scala:15:7, :219:24, :222:59, :330:52
endmodule

module snax_simbacore_cluster_xdma(	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7
  input          clock,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7
                 reset,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7
  input  [47:0]  io_clusterBaseAddress,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_csrIO_req_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_csrIO_req_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [31:0]  io_csrIO_req_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_csrIO_req_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [31:0]  io_csrIO_req_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [3:0]   io_csrIO_req_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_csrIO_rsp_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_csrIO_rsp_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [31:0]  io_csrIO_rsp_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMACfg_fromRemote_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_remoteXDMACfg_fromRemote_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [511:0] io_remoteXDMACfg_fromRemote_bits,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_remoteXDMACfg_toRemote_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMACfg_toRemote_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [511:0] io_remoteXDMACfg_toRemote_bits,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_0_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_0_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_0_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_0_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_0_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_0_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_1_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_1_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_1_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_1_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_1_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_1_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_2_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_2_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_2_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_2_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_2_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_2_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_3_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_3_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_3_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_3_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_3_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_3_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_4_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_4_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_4_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_4_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_4_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_4_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_5_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_5_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_5_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_5_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_5_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_5_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_6_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_6_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_6_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_6_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_6_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_6_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_req_7_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_7_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmReader_req_7_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmReader_req_7_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmReader_req_7_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmReader_req_7_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_0_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_0_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_1_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_1_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_2_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_2_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_3_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_3_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_4_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_4_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_5_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_5_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_6_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_6_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmReader_rsp_7_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [63:0]  io_tcdmReader_rsp_7_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_0_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_0_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_0_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_0_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_0_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_0_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_1_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_1_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_1_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_1_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_1_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_1_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_2_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_2_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_2_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_2_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_2_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_2_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_3_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_3_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_3_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_3_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_3_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_3_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_4_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_4_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_4_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_4_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_4_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_4_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_5_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_5_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_5_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_5_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_5_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_5_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_6_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_6_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_6_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_6_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_6_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_6_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_tcdmWriter_req_7_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_7_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [19:0]  io_tcdmWriter_req_7_bits_addr,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_tcdmWriter_req_7_bits_write,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [63:0]  io_tcdmWriter_req_7_bits_data,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [7:0]   io_tcdmWriter_req_7_bits_strb,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_fromRemote_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_remoteXDMAData_fromRemote_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input  [511:0] io_remoteXDMAData_fromRemote_bits,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_fromRemoteAccompaniedCfg_readyToTransfer,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [3:0]   io_remoteXDMAData_fromRemoteAccompaniedCfg_taskID,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [18:0]  io_remoteXDMAData_fromRemoteAccompaniedCfg_length,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_fromRemoteAccompaniedCfg_taskType,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_isFirstChainedWrite,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_isLastChainedWrite,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [47:0]  io_remoteXDMAData_fromRemoteAccompaniedCfg_src,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_fromRemoteAccompaniedCfg_dst,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_remoteXDMAData_toRemote_ready,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_toRemote_valid,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [511:0] io_remoteXDMAData_toRemote_bits,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_toRemoteAccompaniedCfg_readyToTransfer,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [3:0]   io_remoteXDMAData_toRemoteAccompaniedCfg_taskID,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [18:0]  io_remoteXDMAData_toRemoteAccompaniedCfg_length,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_remoteXDMAData_toRemoteAccompaniedCfg_taskType,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_toRemoteAccompaniedCfg_isFirstChainedWrite,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_toRemoteAccompaniedCfg_isLastChainedWrite,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output [47:0]  io_remoteXDMAData_toRemoteAccompaniedCfg_src,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_remoteXDMAData_toRemoteAccompaniedCfg_dst,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  input          io_remoteTaskFinished,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
  output         io_status_readerBusy,	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
                 io_status_writerBusy	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:103:32
);

  wire        _xdmaDatapath_io_readerBusy;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:118:28
  wire        _xdmaDatapath_io_writerBusy;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:118:28
  wire [3:0]  _xdmaCtrl_io_localXDMACfg_readerCfg_taskID;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_readerCfg_origination;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [47:0] _xdmaCtrl_io_localXDMACfg_readerCfg_readerPtr;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [47:0] _xdmaCtrl_io_localXDMACfg_readerCfg_writerPtr_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [18:0] _xdmaCtrl_io_localXDMACfg_readerCfg_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [7:0]  _xdmaCtrl_io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_readerCfg_localLoopback;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [3:0]  _xdmaCtrl_io_localXDMACfg_writerCfg_taskID;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_writerCfg_origination;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [47:0] _xdmaCtrl_io_localXDMACfg_writerCfg_readerPtr;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [47:0] _xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [47:0] _xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [18:0] _xdmaCtrl_io_localXDMACfg_writerCfg_axiTransferBeatSize;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_ptr;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [19:0] _xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [7:0]  _xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire [7:0]  _xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_writerCfg_localLoopback;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_writerCfg_remoteLoopback;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_readerStart;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  wire        _xdmaCtrl_io_localXDMACfg_writerStart;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
  snax_simbacore_cluster_xdma_ctrl xdmaCtrl (	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .clock                                                    (clock),
    .reset                                                    (reset),
    .io_clusterBaseAddress                                    (io_clusterBaseAddress),
    .io_localXDMACfg_readerCfg_taskID
      (_xdmaCtrl_io_localXDMACfg_readerCfg_taskID),
    .io_localXDMACfg_readerCfg_origination
      (_xdmaCtrl_io_localXDMACfg_readerCfg_origination),
    .io_localXDMACfg_readerCfg_readerPtr
      (_xdmaCtrl_io_localXDMACfg_readerCfg_readerPtr),
    .io_localXDMACfg_readerCfg_writerPtr_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_writerPtr_0),
    .io_localXDMACfg_readerCfg_axiTransferBeatSize
      (_xdmaCtrl_io_localXDMACfg_readerCfg_axiTransferBeatSize),
    .io_localXDMACfg_readerCfg_aguCfg_ptr
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_ptr),
    .io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0),
    .io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0),
    .io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1),
    .io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2),
    .io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3),
    .io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4),
    .io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0),
    .io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1),
    .io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2),
    .io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3),
    .io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4),
    .io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel
      (_xdmaCtrl_io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel),
    .io_localXDMACfg_readerCfg_localLoopback
      (_xdmaCtrl_io_localXDMACfg_readerCfg_localLoopback),
    .io_localXDMACfg_writerCfg_taskID
      (_xdmaCtrl_io_localXDMACfg_writerCfg_taskID),
    .io_localXDMACfg_writerCfg_origination
      (_xdmaCtrl_io_localXDMACfg_writerCfg_origination),
    .io_localXDMACfg_writerCfg_readerPtr
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerPtr),
    .io_localXDMACfg_writerCfg_writerPtr_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_0),
    .io_localXDMACfg_writerCfg_writerPtr_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_1),
    .io_localXDMACfg_writerCfg_axiTransferBeatSize
      (_xdmaCtrl_io_localXDMACfg_writerCfg_axiTransferBeatSize),
    .io_localXDMACfg_writerCfg_aguCfg_ptr
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_ptr),
    .io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0),
    .io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0),
    .io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1),
    .io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2),
    .io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3),
    .io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4),
    .io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0),
    .io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1),
    .io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2),
    .io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3),
    .io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4),
    .io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte),
    .io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel),
    .io_localXDMACfg_writerCfg_localLoopback
      (_xdmaCtrl_io_localXDMACfg_writerCfg_localLoopback),
    .io_localXDMACfg_writerCfg_remoteLoopback
      (_xdmaCtrl_io_localXDMACfg_writerCfg_remoteLoopback),
    .io_localXDMACfg_readerStart
      (_xdmaCtrl_io_localXDMACfg_readerStart),
    .io_localXDMACfg_writerStart
      (_xdmaCtrl_io_localXDMACfg_writerStart),
    .io_localXDMACfg_readerBusy
      (_xdmaDatapath_io_readerBusy),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:118:28
    .io_localXDMACfg_writerBusy
      (_xdmaDatapath_io_writerBusy),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:118:28
    .io_remoteXDMACfg_fromRemote_ready
      (io_remoteXDMACfg_fromRemote_ready),
    .io_remoteXDMACfg_fromRemote_valid
      (io_remoteXDMACfg_fromRemote_valid),
    .io_remoteXDMACfg_fromRemote_bits
      (io_remoteXDMACfg_fromRemote_bits),
    .io_remoteXDMACfg_toRemote_ready
      (io_remoteXDMACfg_toRemote_ready),
    .io_remoteXDMACfg_toRemote_valid
      (io_remoteXDMACfg_toRemote_valid),
    .io_remoteXDMACfg_toRemote_bits
      (io_remoteXDMACfg_toRemote_bits),
    .io_csrIO_req_ready                                       (io_csrIO_req_ready),
    .io_csrIO_req_valid                                       (io_csrIO_req_valid),
    .io_csrIO_req_bits_addr                                   (io_csrIO_req_bits_addr),
    .io_csrIO_req_bits_write                                  (io_csrIO_req_bits_write),
    .io_csrIO_req_bits_data                                   (io_csrIO_req_bits_data),
    .io_csrIO_req_bits_strb                                   (io_csrIO_req_bits_strb),
    .io_csrIO_rsp_ready                                       (io_csrIO_rsp_ready),
    .io_csrIO_rsp_valid                                       (io_csrIO_rsp_valid),
    .io_csrIO_rsp_bits_data                                   (io_csrIO_rsp_bits_data),
    .io_remoteTaskFinished                                    (io_remoteTaskFinished)
  );
  snax_simbacore_cluster_xdma_datapath xdmaDatapath (	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:118:28
    .clock                                                          (clock),
    .reset                                                          (reset),
    .io_readerCfg_taskID
      (_xdmaCtrl_io_localXDMACfg_readerCfg_taskID),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_origination
      (_xdmaCtrl_io_localXDMACfg_readerCfg_origination),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_readerPtr
      (_xdmaCtrl_io_localXDMACfg_readerCfg_readerPtr),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_writerPtr_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_writerPtr_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_axiTransferBeatSize
      (_xdmaCtrl_io_localXDMACfg_readerCfg_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_ptr
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_spatialStrides_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalBounds_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalBounds_1
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalBounds_2
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalBounds_3
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalBounds_4
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalStrides_0
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalStrides_1
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalStrides_2
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalStrides_3
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_aguCfg_temporalStrides_4
      (_xdmaCtrl_io_localXDMACfg_readerCfg_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_readerwriterCfg_enabledChannel
      (_xdmaCtrl_io_localXDMACfg_readerCfg_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerCfg_localLoopback
      (_xdmaCtrl_io_localXDMACfg_readerCfg_localLoopback),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_taskID
      (_xdmaCtrl_io_localXDMACfg_writerCfg_taskID),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_origination
      (_xdmaCtrl_io_localXDMACfg_writerCfg_origination),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_readerPtr
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerPtr),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_writerPtr_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_writerPtr_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_writerPtr_1),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_axiTransferBeatSize
      (_xdmaCtrl_io_localXDMACfg_writerCfg_axiTransferBeatSize),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_ptr
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_ptr),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_spatialStrides_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_spatialStrides_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalBounds_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalBounds_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_1),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalBounds_2
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_2),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalBounds_3
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_3),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalBounds_4
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalBounds_4),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalStrides_0
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_0),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalStrides_1
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_1),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalStrides_2
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_2),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalStrides_3
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_3),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_aguCfg_temporalStrides_4
      (_xdmaCtrl_io_localXDMACfg_writerCfg_aguCfg_temporalStrides_4),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_readerwriterCfg_enabledByte
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledByte),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_readerwriterCfg_enabledChannel
      (_xdmaCtrl_io_localXDMACfg_writerCfg_readerwriterCfg_enabledChannel),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_localLoopback
      (_xdmaCtrl_io_localXDMACfg_writerCfg_localLoopback),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerCfg_remoteLoopback
      (_xdmaCtrl_io_localXDMACfg_writerCfg_remoteLoopback),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerStart
      (_xdmaCtrl_io_localXDMACfg_readerStart),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_writerStart
      (_xdmaCtrl_io_localXDMACfg_writerStart),	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:110:24
    .io_readerBusy
      (_xdmaDatapath_io_readerBusy),
    .io_writerBusy
      (_xdmaDatapath_io_writerBusy),
    .io_tcdmReader_req_0_ready
      (io_tcdmReader_req_0_ready),
    .io_tcdmReader_req_0_valid
      (io_tcdmReader_req_0_valid),
    .io_tcdmReader_req_0_bits_addr
      (io_tcdmReader_req_0_bits_addr),
    .io_tcdmReader_req_1_ready
      (io_tcdmReader_req_1_ready),
    .io_tcdmReader_req_1_valid
      (io_tcdmReader_req_1_valid),
    .io_tcdmReader_req_1_bits_addr
      (io_tcdmReader_req_1_bits_addr),
    .io_tcdmReader_req_2_ready
      (io_tcdmReader_req_2_ready),
    .io_tcdmReader_req_2_valid
      (io_tcdmReader_req_2_valid),
    .io_tcdmReader_req_2_bits_addr
      (io_tcdmReader_req_2_bits_addr),
    .io_tcdmReader_req_3_ready
      (io_tcdmReader_req_3_ready),
    .io_tcdmReader_req_3_valid
      (io_tcdmReader_req_3_valid),
    .io_tcdmReader_req_3_bits_addr
      (io_tcdmReader_req_3_bits_addr),
    .io_tcdmReader_req_4_ready
      (io_tcdmReader_req_4_ready),
    .io_tcdmReader_req_4_valid
      (io_tcdmReader_req_4_valid),
    .io_tcdmReader_req_4_bits_addr
      (io_tcdmReader_req_4_bits_addr),
    .io_tcdmReader_req_5_ready
      (io_tcdmReader_req_5_ready),
    .io_tcdmReader_req_5_valid
      (io_tcdmReader_req_5_valid),
    .io_tcdmReader_req_5_bits_addr
      (io_tcdmReader_req_5_bits_addr),
    .io_tcdmReader_req_6_ready
      (io_tcdmReader_req_6_ready),
    .io_tcdmReader_req_6_valid
      (io_tcdmReader_req_6_valid),
    .io_tcdmReader_req_6_bits_addr
      (io_tcdmReader_req_6_bits_addr),
    .io_tcdmReader_req_7_ready
      (io_tcdmReader_req_7_ready),
    .io_tcdmReader_req_7_valid
      (io_tcdmReader_req_7_valid),
    .io_tcdmReader_req_7_bits_addr
      (io_tcdmReader_req_7_bits_addr),
    .io_tcdmReader_rsp_0_valid
      (io_tcdmReader_rsp_0_valid),
    .io_tcdmReader_rsp_0_bits_data
      (io_tcdmReader_rsp_0_bits_data),
    .io_tcdmReader_rsp_1_valid
      (io_tcdmReader_rsp_1_valid),
    .io_tcdmReader_rsp_1_bits_data
      (io_tcdmReader_rsp_1_bits_data),
    .io_tcdmReader_rsp_2_valid
      (io_tcdmReader_rsp_2_valid),
    .io_tcdmReader_rsp_2_bits_data
      (io_tcdmReader_rsp_2_bits_data),
    .io_tcdmReader_rsp_3_valid
      (io_tcdmReader_rsp_3_valid),
    .io_tcdmReader_rsp_3_bits_data
      (io_tcdmReader_rsp_3_bits_data),
    .io_tcdmReader_rsp_4_valid
      (io_tcdmReader_rsp_4_valid),
    .io_tcdmReader_rsp_4_bits_data
      (io_tcdmReader_rsp_4_bits_data),
    .io_tcdmReader_rsp_5_valid
      (io_tcdmReader_rsp_5_valid),
    .io_tcdmReader_rsp_5_bits_data
      (io_tcdmReader_rsp_5_bits_data),
    .io_tcdmReader_rsp_6_valid
      (io_tcdmReader_rsp_6_valid),
    .io_tcdmReader_rsp_6_bits_data
      (io_tcdmReader_rsp_6_bits_data),
    .io_tcdmReader_rsp_7_valid
      (io_tcdmReader_rsp_7_valid),
    .io_tcdmReader_rsp_7_bits_data
      (io_tcdmReader_rsp_7_bits_data),
    .io_tcdmWriter_req_0_ready
      (io_tcdmWriter_req_0_ready),
    .io_tcdmWriter_req_0_valid
      (io_tcdmWriter_req_0_valid),
    .io_tcdmWriter_req_0_bits_addr
      (io_tcdmWriter_req_0_bits_addr),
    .io_tcdmWriter_req_0_bits_data
      (io_tcdmWriter_req_0_bits_data),
    .io_tcdmWriter_req_0_bits_strb
      (io_tcdmWriter_req_0_bits_strb),
    .io_tcdmWriter_req_1_ready
      (io_tcdmWriter_req_1_ready),
    .io_tcdmWriter_req_1_valid
      (io_tcdmWriter_req_1_valid),
    .io_tcdmWriter_req_1_bits_addr
      (io_tcdmWriter_req_1_bits_addr),
    .io_tcdmWriter_req_1_bits_data
      (io_tcdmWriter_req_1_bits_data),
    .io_tcdmWriter_req_1_bits_strb
      (io_tcdmWriter_req_1_bits_strb),
    .io_tcdmWriter_req_2_ready
      (io_tcdmWriter_req_2_ready),
    .io_tcdmWriter_req_2_valid
      (io_tcdmWriter_req_2_valid),
    .io_tcdmWriter_req_2_bits_addr
      (io_tcdmWriter_req_2_bits_addr),
    .io_tcdmWriter_req_2_bits_data
      (io_tcdmWriter_req_2_bits_data),
    .io_tcdmWriter_req_2_bits_strb
      (io_tcdmWriter_req_2_bits_strb),
    .io_tcdmWriter_req_3_ready
      (io_tcdmWriter_req_3_ready),
    .io_tcdmWriter_req_3_valid
      (io_tcdmWriter_req_3_valid),
    .io_tcdmWriter_req_3_bits_addr
      (io_tcdmWriter_req_3_bits_addr),
    .io_tcdmWriter_req_3_bits_data
      (io_tcdmWriter_req_3_bits_data),
    .io_tcdmWriter_req_3_bits_strb
      (io_tcdmWriter_req_3_bits_strb),
    .io_tcdmWriter_req_4_ready
      (io_tcdmWriter_req_4_ready),
    .io_tcdmWriter_req_4_valid
      (io_tcdmWriter_req_4_valid),
    .io_tcdmWriter_req_4_bits_addr
      (io_tcdmWriter_req_4_bits_addr),
    .io_tcdmWriter_req_4_bits_data
      (io_tcdmWriter_req_4_bits_data),
    .io_tcdmWriter_req_4_bits_strb
      (io_tcdmWriter_req_4_bits_strb),
    .io_tcdmWriter_req_5_ready
      (io_tcdmWriter_req_5_ready),
    .io_tcdmWriter_req_5_valid
      (io_tcdmWriter_req_5_valid),
    .io_tcdmWriter_req_5_bits_addr
      (io_tcdmWriter_req_5_bits_addr),
    .io_tcdmWriter_req_5_bits_data
      (io_tcdmWriter_req_5_bits_data),
    .io_tcdmWriter_req_5_bits_strb
      (io_tcdmWriter_req_5_bits_strb),
    .io_tcdmWriter_req_6_ready
      (io_tcdmWriter_req_6_ready),
    .io_tcdmWriter_req_6_valid
      (io_tcdmWriter_req_6_valid),
    .io_tcdmWriter_req_6_bits_addr
      (io_tcdmWriter_req_6_bits_addr),
    .io_tcdmWriter_req_6_bits_data
      (io_tcdmWriter_req_6_bits_data),
    .io_tcdmWriter_req_6_bits_strb
      (io_tcdmWriter_req_6_bits_strb),
    .io_tcdmWriter_req_7_ready
      (io_tcdmWriter_req_7_ready),
    .io_tcdmWriter_req_7_valid
      (io_tcdmWriter_req_7_valid),
    .io_tcdmWriter_req_7_bits_addr
      (io_tcdmWriter_req_7_bits_addr),
    .io_tcdmWriter_req_7_bits_data
      (io_tcdmWriter_req_7_bits_data),
    .io_tcdmWriter_req_7_bits_strb
      (io_tcdmWriter_req_7_bits_strb),
    .io_remoteXDMAData_fromRemote_ready
      (io_remoteXDMAData_fromRemote_ready),
    .io_remoteXDMAData_fromRemote_valid
      (io_remoteXDMAData_fromRemote_valid),
    .io_remoteXDMAData_fromRemote_bits
      (io_remoteXDMAData_fromRemote_bits),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_readyToTransfer
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_readyToTransfer),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_taskID
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_taskID),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_length
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_length),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_taskType
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_taskType),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_isFirstChainedWrite
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_isFirstChainedWrite),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_isLastChainedWrite
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_isLastChainedWrite),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_src
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_src),
    .io_remoteXDMAData_fromRemoteAccompaniedCfg_dst
      (io_remoteXDMAData_fromRemoteAccompaniedCfg_dst),
    .io_remoteXDMAData_toRemote_ready
      (io_remoteXDMAData_toRemote_ready),
    .io_remoteXDMAData_toRemote_valid
      (io_remoteXDMAData_toRemote_valid),
    .io_remoteXDMAData_toRemote_bits
      (io_remoteXDMAData_toRemote_bits),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_readyToTransfer
      (io_remoteXDMAData_toRemoteAccompaniedCfg_readyToTransfer),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_taskID
      (io_remoteXDMAData_toRemoteAccompaniedCfg_taskID),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_length
      (io_remoteXDMAData_toRemoteAccompaniedCfg_length),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_taskType
      (io_remoteXDMAData_toRemoteAccompaniedCfg_taskType),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_isFirstChainedWrite
      (io_remoteXDMAData_toRemoteAccompaniedCfg_isFirstChainedWrite),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_isLastChainedWrite
      (io_remoteXDMAData_toRemoteAccompaniedCfg_isLastChainedWrite),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_src
      (io_remoteXDMAData_toRemoteAccompaniedCfg_src),
    .io_remoteXDMAData_toRemoteAccompaniedCfg_dst
      (io_remoteXDMAData_toRemoteAccompaniedCfg_dst)
  );
  assign io_tcdmReader_req_0_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_0_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_0_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_1_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_1_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_1_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_2_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_2_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_2_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_3_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_3_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_3_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_4_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_4_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_4_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_5_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_5_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_5_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_6_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_6_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_6_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_7_bits_write = 1'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_7_bits_data = 64'h0;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmReader_req_7_bits_strb = 8'hFF;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_0_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_1_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_2_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_3_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_4_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_5_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_6_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_tcdmWriter_req_7_bits_write = 1'h1;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_status_readerBusy = _xdmaDatapath_io_readerBusy;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
  assign io_status_writerBusy = _xdmaDatapath_io_writerBusy;	// src/main/scala/snax/xdma/xdmaTop/XDMATop.scala:99:7, :118:28
endmodule