{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1534751288429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534751288543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534751288672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534751288672 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ClockAcc:PLL0\|altpll:altpll_component\|ClockAcc_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ClockAcc:PLL0\|altpll:altpll_component\|ClockAcc_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Quadrature:Qualude0\|Add0 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Quadrature:Qualude0\|Add0 port" {  } { { "Quadrature.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v" 11 -1 0 } } { "" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 1064 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1534751289019 ""}  } { { "Quadrature.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v" 11 -1 0 } } { "" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 1064 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1534751289019 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534751289657 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1534751289700 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1534751290437 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7305 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7307 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7309 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7311 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7313 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7315 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7317 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 7319 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534751290448 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1534751290448 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1534751290449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1534751290449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1534751290449 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1534751290449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534751290475 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1534751290669 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1534751292815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1534751292819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534751292832 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534751292864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1534751292866 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1534751292900 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1534751292910 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1534751292932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Quadrature:Qualude0\|Add0 (placed in counter C0 of PLL_1) " "Automatically promoted node Quadrature:Qualude0\|Add0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1534751293121 ""}  } { { "db/clockacc_altpll.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/clockacc_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 1064 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534751293121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "greset:rset0\|reset  " "Automatically promoted node greset:rset0\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Zflagged " "Destination node Zflagged" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 1085 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~0 " "Destination node SigRouter:SigP\|ZCount~0" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2388 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount\[3\]~1 " "Destination node SigRouter:SigP\|ZCount\[3\]~1" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2389 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~2 " "Destination node SigRouter:SigP\|ZCount~2" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2450 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~3 " "Destination node SigRouter:SigP\|ZCount~3" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2455 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~4 " "Destination node SigRouter:SigP\|ZCount~4" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2460 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~5 " "Destination node SigRouter:SigP\|ZCount~5" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2473 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~6 " "Destination node SigRouter:SigP\|ZCount~6" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2478 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~7 " "Destination node SigRouter:SigP\|ZCount~7" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2483 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SigRouter:SigP\|ZCount~8 " "Destination node SigRouter:SigP\|ZCount~8" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 2484 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534751293121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1534751293121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1534751293121 ""}  } { { "greset.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/greset.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 1038 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534751293121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534751294286 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534751294290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534751294291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534751294297 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534751294304 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1534751294312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1534751294312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534751294315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534751294492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1534751294497 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534751294497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534751295168 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1534751295458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534751299924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534751301014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534751301117 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534751310705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534751310706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534751314749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1534751319448 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534751319448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1534751322390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534751322390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534751322393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.37 " "Total time spent on timing analysis during the Fitter is 2.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1534751322496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534751322649 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1534751322649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534751326073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534751326207 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1534751326207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534751329884 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534751330798 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 MAX 10 " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TestIn0 3.3-V LVTTL W7 " "Pin TestIn0 uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TestIn0 } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestIn0" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 84 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TestIn1 3.3-V LVTTL V8 " "Pin TestIn1 uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { TestIn1 } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestIn1" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ZIn 3.3-V LVTTL V13 " "Pin ZIn uses I/O standard 3.3-V LVTTL at V13" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ZIn } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ZIn" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 83 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rx 3.3-V LVTTL AB11 " "Pin Rx uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { Rx } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rx" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AIn 3.3-V LVTTL U15 " "Pin AIn uses I/O standard 3.3-V LVTTL at U15" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { AIn } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIn" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BIn 3.3-V LVTTL Y17 " "Pin BIn uses I/O standard 3.3-V LVTTL at Y17" {  } { { "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { BIn } } } { "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BIn" } } } } { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1534751331530 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1534751331530 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[0\] 2.5 V C7 " "Pin LED\[0\] uses I/O standard 2.5 V located at C7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[1\] 2.5 V C8 " "Pin LED\[1\] uses I/O standard 2.5 V located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[2\] 2.5 V A6 " "Pin LED\[2\] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[3\] 2.5 V B7 " "Pin LED\[3\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[4\] 2.5 V C4 " "Pin LED\[4\] uses I/O standard 2.5 V located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[5\] 2.5 V A5 " "Pin LED\[5\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[6\] 2.5 V B4 " "Pin LED\[6\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "LED\[7\] 2.5 V C5 " "Pin LED\[7\] uses I/O standard 2.5 V located at C5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1534751331531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/output_files/Main.fit.smsg " "Generated suppressed messages file C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/output_files/Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534751331771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5501 " "Peak virtual memory: 5501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534751332802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 20 13:18:52 2018 " "Processing ended: Mon Aug 20 13:18:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534751332802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534751332802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534751332802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534751332802 ""}
