<root><simulation><result_generated_time />2023-05-16 18:37:51<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/24</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [24, 1, 1], 'I': [300, 1, 1], 'O': [50, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], []], [[], [('FY', 3), ('C', 4), ('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('OX', 5), ('OY', 5)], [('FY', 3), ('C', 4)]], [], []]<O />[[[], [('FY', 3), ('C', 4)]], [[('OX', 5), ('OY', 5)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2)], [('C', 32), ('K', 4), ('K', 4), ('FX', 3)], []]<I />[[('K', 16), ('C', 2), ('C', 32), ('K', 4), ('K', 4)], [('FX', 3)], []]<O />[[('K', 16), ('C', 2), ('C', 32)], [('K', 4), ('K', 4), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [4.29, 162.91, 1.36, 1.0], 'O': [12.0, 64, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [256, 9437184, 9437184], 'I': [512, 247808, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.5, 0.28, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.29, 0.0], 'I': [1.0, 0.29, 0.0], 'O': [0.25, 0.29, 0.0]}<effective_mem_size_bit />{'W': [16, 294912, 9437184], 'I': [512, 247808, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [600, 24, 1, 1], 'I': [600, 300, 1, 1], 'O': [600, 50, 1, 1]}<unique_unit_count />{'W': [24, 24, 1, 1], 'I': [140, 220, 1, 1], 'O': [50, 50, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [4.285714285714286, 1.3636363636363635, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1179648, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[586472, 57600], [42240, 30976], [30976, 0]]<O />[[(2444800, 2457600), (38400, 25600)], [(25600, 38400), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(2444800, 2457600), (38400, 25600)], [(25600, 38400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[147456, 147456], [18432, 18432], [4608, 0]]<I />[[73309, 7200], [660, 484], [121, 0]]<O />[[(305600, 307200), (4800, 3200)], [(400, 600), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([305600, 307200], [4800, 3200]), ([400, 600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />20840448</mac_count></basic_info><energy><total_energy />65520384.9<mem_energy_breakdown><W />[103.3, 3653.0, 6137.2]<I />[27.3, 114.5, 161.2]<O />[217.5, 118.9, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />1042022.4<total />65509785.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.423<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.722<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />68080<latency_cycle_without_data_loading />49152<ideal_computing_cycle />49152<data_loading><load_cycle_total />18928<load_cycle_individual />{'W': [12, 18432, 0], 'I': [220, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-49151], [-42980, -30700], [-49152, -49152]], 'I': [[-49151], [-2032, -1608], [-49152, -49152]], 'O': [[-49152], [-49056, -48576], [-48952, -49102]]}<mem_stall_cycle_shared />{'W': [[-49151], [-42980, 0], [0, 0]], 'I': [[-49151], [-2032, 0], [0, 0]], 'O': [[-49152], [-49056, -48576], [-48952, -49102]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 9437184, 9437184], 'I': [512, 247808, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [6144, 9437184, 9437184], 'I': [112640, 247808, 247808], 'O': [6400, 102400, 102400]}<loop_cycles_each_level />{'W': [32, 49152, 49152], 'I': [16384, 49152, 49152], 'O': [1024, 49152, 49152]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 3, 1], 'O': [64, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [192.0, 192.0], [192.0, 192.0]], 'I': [[5.1, 0.0], [6.9, 5.0], [5.0, 5.0]], 'O': [[8.0, 0.1], [6.2, 2.1], [2.1, 2.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [192.0, 192.0], [192.0, 192.0]], 'I': [[5.1, 0.5], [110.0, 15.1], [15.1, 5.0]], 'O': [[8.0, 8.0], [400.0, 6.2], [6.2, 2.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [192.0, 192.0], [192.0, 0]], 'I': [[5.1, 0.5], [110.0, 5.0], [5.0, 0]], 'O': [[8.0, 0.1], [6.2, 2.1], [2.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [310.3, 203.3], [197.0, 2.1]], 'I': [[5.1, 0.5], [310.3, 203.3], [197.0, 2.1]], 'O': [[8.0, 0.1], [310.3, 203.3], [197.0, 2.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 49152], [32, 32, 1536], [49152, 49152, 1]], 'I': [[1, 1, 49152], [1024, 16384, 3], [49152, 49152, 1]], 'O': [[1, 1, 49152], [1024, 1024, 48], [49152, 49152, 1]]}<trans_time_real />{'W': [[0, 1, 49152], [[4, 32, 1536], [12, 32, 1536]], [[18432, 49152, 1], [4608, 49152, 1]]], 'I': [[0, 1, 49152], [[8, 16384, 3], [220, 16384, 3]], [[484, 49152, 1], [121, 49152, 1]]], 'O': [[0, 1, 49152], [[2, 1024, 48], [12, 1024, 48]], [[200, 49152, 1], [50, 49152, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -20], [-30720, -44544]], 'I': [[-1], [-1016, -804], [-48668, -49031]], 'O': [[-1], [-1022, -1012], [-48952, -49102]]}<single_stall_count />{'W': [49151, 1535, 0], 'I': [49151, 2, 0], 'O': [49152, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}, 1: {'W': [18420, 0], 'I': [440, 0], 'O': [576, 200]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-49152, -49152], [-48952, -49152]], 1: [[-29716, -49152], [-48576, -48952]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>