

================================================================
== Vivado HLS Report for 'convert_decimal_to_h'
================================================================
* Date:           Mon Jul  3 14:35:20 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.341|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          1|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    513|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    193|    -|
|Register         |        -|      -|      79|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      79|    706|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_298_p2              |     +    |      0|  0|  13|           4|           1|
    |grp_fu_286_p2            |     -    |      0|  0|  13|           3|           4|
    |rem_fu_376_p2            |     -    |      0|  0|  39|          32|          32|
    |sub_ln233_1_fu_332_p2    |     -    |      0|  0|  36|           1|          29|
    |sub_ln233_fu_312_p2      |     -    |      0|  0|  39|           1|          32|
    |sub_ln237_fu_388_p2      |     -    |      0|  0|  13|           3|           4|
    |ap_condition_510         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_524         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_527         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_530         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_533         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_536         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_539         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_542         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_545         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_548         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_551         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_554         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_557         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_560         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln231_fu_292_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln237_fu_382_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln238_fu_399_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln239_fu_404_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln240_fu_409_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln241_fu_414_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln242_fu_419_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln243_fu_424_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln244_fu_429_p2     |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln245_fu_434_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln246_fu_439_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln247_fu_444_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln248_fu_449_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln249_fu_454_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln250_fu_459_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln251_fu_464_p2     |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln252_fu_469_p2     |   icmp   |      0|  0|  18|          32|           4|
    |a_fu_352_p3              |  select  |      0|  0|  29|           1|          29|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 513|         578|         234|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_278_p4  |   9|          2|    4|          8|
    |hex_address1                  |  65|         16|    3|         48|
    |hex_d1                        |  65|         16|    8|        128|
    |i_0_reg_274                   |   9|          2|    4|          8|
    |quo_0_reg_265                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 193|         45|   53|        263|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_274              |   4|   0|    4|          0|
    |i_reg_558                |   4|   0|    4|          0|
    |icmp_ln231_reg_554       |   1|   0|    1|          0|
    |icmp_ln237_reg_587       |   1|   0|    1|          0|
    |quo_0_reg_265            |  32|   0|   32|          0|
    |rem_reg_568              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  79|   0|   79|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|ap_start      |  in |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|ap_done       | out |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|ap_idle       | out |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|ap_ready      | out |    1| ap_ctrl_hs | convert_decimal_to_h | return value |
|hex_address0  | out |    3|  ap_memory |          hex         |     array    |
|hex_ce0       | out |    1|  ap_memory |          hex         |     array    |
|hex_we0       | out |    1|  ap_memory |          hex         |     array    |
|hex_d0        | out |    8|  ap_memory |          hex         |     array    |
|hex_address1  | out |    3|  ap_memory |          hex         |     array    |
|hex_ce1       | out |    1|  ap_memory |          hex         |     array    |
|hex_we1       | out |    1|  ap_memory |          hex         |     array    |
|hex_d1        | out |    8|  ap_memory |          hex         |     array    |
|p_read        |  in |   32|   ap_none  |        p_read        |    scalar    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [Chacha/chacha.cpp:229]   --->   Operation 5 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [Chacha/chacha.cpp:231]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.34>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%quo_0 = phi i32 [ %p_read_6, %0 ], [ %sext_ln233, %hls_label_8_end ]" [Chacha/chacha.cpp:229]   --->   Operation 7 'phi' 'quo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_8_end ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp eq i4 %i_0, -8" [Chacha/chacha.cpp:231]   --->   Operation 9 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [Chacha/chacha.cpp:231]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %47, label %hls_label_8_begin" [Chacha/chacha.cpp:231]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [Chacha/chacha.cpp:231]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Chacha/chacha.cpp:232]   --->   Operation 14 'specpipeline' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %quo_0, i32 31)" [Chacha/chacha.cpp:233]   --->   Operation 15 'bitselect' 'tmp_12' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%sub_ln233 = sub i32 0, %quo_0" [Chacha/chacha.cpp:233]   --->   Operation 16 'sub' 'sub_ln233' <Predicate = (!icmp_ln231)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln233, i32 4, i32 31)" [Chacha/chacha.cpp:233]   --->   Operation 17 'partselect' 'tmp_s' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i28 %tmp_s to i29" [Chacha/chacha.cpp:233]   --->   Operation 18 'zext' 'zext_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.43ns)   --->   "%sub_ln233_1 = sub i29 0, %zext_ln233" [Chacha/chacha.cpp:233]   --->   Operation 19 'sub' 'sub_ln233_1' <Predicate = (!icmp_ln231)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %quo_0, i32 4, i32 31)" [Chacha/chacha.cpp:233]   --->   Operation 20 'partselect' 'tmp_5' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i28 %tmp_5 to i29" [Chacha/chacha.cpp:233]   --->   Operation 21 'zext' 'zext_ln233_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%a = select i1 %tmp_12, i29 %sub_ln233_1, i29 %zext_ln233_1" [Chacha/chacha.cpp:233]   --->   Operation 22 'select' 'a' <Predicate = (!icmp_ln231)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i29 %a to i32" [Chacha/chacha.cpp:233]   --->   Operation 23 'sext' 'sext_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i29 %a to i28" [Chacha/chacha.cpp:234]   --->   Operation 24 'trunc' 'trunc_ln234' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln234, i4 0)" [Chacha/chacha.cpp:234]   --->   Operation 25 'bitconcatenate' 'c' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%rem = sub nsw i32 %quo_0, %c" [Chacha/chacha.cpp:235]   --->   Operation 26 'sub' 'rem' <Predicate = (!icmp_ln231)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %quo_0, %c" [Chacha/chacha.cpp:237]   --->   Operation 27 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln231)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %2, label %3" [Chacha/chacha.cpp:237]   --->   Operation 28 'br' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %hls_label_8_end"   --->   Operation 29 'br' <Predicate = (!icmp_ln231 & !icmp_ln237)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%sub_ln237 = sub i4 7, %i_0" [Chacha/chacha.cpp:237]   --->   Operation 30 'sub' 'sub_ln237' <Predicate = (!icmp_ln231 & icmp_ln237)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i4 %sub_ln237 to i64" [Chacha/chacha.cpp:237]   --->   Operation 31 'zext' 'zext_ln237' <Predicate = (!icmp_ln231 & icmp_ln237)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%hex_addr = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln237" [Chacha/chacha.cpp:237]   --->   Operation 32 'getelementptr' 'hex_addr' <Predicate = (!icmp_ln231 & icmp_ln237)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "store i8 48, i8* %hex_addr, align 1" [Chacha/chacha.cpp:237]   --->   Operation 33 'store' <Predicate = (!icmp_ln231 & icmp_ln237)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %hls_label_8_end" [Chacha/chacha.cpp:237]   --->   Operation 34 'br' <Predicate = (!icmp_ln231 & icmp_ln237)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln238 = icmp eq i32 %rem, 1" [Chacha/chacha.cpp:238]   --->   Operation 35 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %4, label %5" [Chacha/chacha.cpp:238]   --->   Operation 36 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln239 = icmp eq i32 %rem, 2" [Chacha/chacha.cpp:239]   --->   Operation 37 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln237 & !icmp_ln238)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln239, label %6, label %7" [Chacha/chacha.cpp:239]   --->   Operation 38 'br' <Predicate = (!icmp_ln237 & !icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln240 = icmp eq i32 %rem, 3" [Chacha/chacha.cpp:240]   --->   Operation 39 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %8, label %9" [Chacha/chacha.cpp:240]   --->   Operation 40 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %rem, 4" [Chacha/chacha.cpp:241]   --->   Operation 41 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %10, label %11" [Chacha/chacha.cpp:241]   --->   Operation 42 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%icmp_ln242 = icmp eq i32 %rem, 5" [Chacha/chacha.cpp:242]   --->   Operation 43 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %12, label %13" [Chacha/chacha.cpp:242]   --->   Operation 44 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln243 = icmp eq i32 %rem, 6" [Chacha/chacha.cpp:243]   --->   Operation 45 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %14, label %15" [Chacha/chacha.cpp:243]   --->   Operation 46 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln244 = icmp eq i32 %rem, 7" [Chacha/chacha.cpp:244]   --->   Operation 47 'icmp' 'icmp_ln244' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %16, label %17" [Chacha/chacha.cpp:244]   --->   Operation 48 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln245 = icmp eq i32 %rem, 8" [Chacha/chacha.cpp:245]   --->   Operation 49 'icmp' 'icmp_ln245' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %18, label %19" [Chacha/chacha.cpp:245]   --->   Operation 50 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln246 = icmp eq i32 %rem, 9" [Chacha/chacha.cpp:246]   --->   Operation 51 'icmp' 'icmp_ln246' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %20, label %21" [Chacha/chacha.cpp:246]   --->   Operation 52 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln247 = icmp eq i32 %rem, 10" [Chacha/chacha.cpp:247]   --->   Operation 53 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln247, label %22, label %23" [Chacha/chacha.cpp:247]   --->   Operation 54 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln248 = icmp eq i32 %rem, 11" [Chacha/chacha.cpp:248]   --->   Operation 55 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %24, label %25" [Chacha/chacha.cpp:248]   --->   Operation 56 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln249 = icmp eq i32 %rem, 12" [Chacha/chacha.cpp:249]   --->   Operation 57 'icmp' 'icmp_ln249' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %26, label %27" [Chacha/chacha.cpp:249]   --->   Operation 58 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln250 = icmp eq i32 %rem, 13" [Chacha/chacha.cpp:250]   --->   Operation 59 'icmp' 'icmp_ln250' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln250, label %28, label %29" [Chacha/chacha.cpp:250]   --->   Operation 60 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln251 = icmp eq i32 %rem, 14" [Chacha/chacha.cpp:251]   --->   Operation 61 'icmp' 'icmp_ln251' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %30, label %31" [Chacha/chacha.cpp:251]   --->   Operation 62 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln252 = icmp eq i32 %rem, 15" [Chacha/chacha.cpp:252]   --->   Operation 63 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %32, label %._crit_edge" [Chacha/chacha.cpp:252]   --->   Operation 64 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.73ns)   --->   "%sub_ln252 = sub i4 7, %i_0" [Chacha/chacha.cpp:252]   --->   Operation 65 'sub' 'sub_ln252' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251 & icmp_ln252)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %sub_ln252 to i64" [Chacha/chacha.cpp:252]   --->   Operation 66 'zext' 'zext_ln252' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251 & icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%hex_addr_15 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln252" [Chacha/chacha.cpp:252]   --->   Operation 67 'getelementptr' 'hex_addr_15' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251 & icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.32ns)   --->   "store i8 102, i8* %hex_addr_15, align 1" [Chacha/chacha.cpp:252]   --->   Operation 68 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251 & icmp_ln252)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Chacha/chacha.cpp:252]   --->   Operation 69 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251 & icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %33"   --->   Operation 70 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & !icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%sub_ln251 = sub i4 7, %i_0" [Chacha/chacha.cpp:251]   --->   Operation 71 'sub' 'sub_ln251' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & icmp_ln251)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %sub_ln251 to i64" [Chacha/chacha.cpp:251]   --->   Operation 72 'zext' 'zext_ln251' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%hex_addr_14 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln251" [Chacha/chacha.cpp:251]   --->   Operation 73 'getelementptr' 'hex_addr_14' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "store i8 101, i8* %hex_addr_14, align 1" [Chacha/chacha.cpp:251]   --->   Operation 74 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & icmp_ln251)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %33" [Chacha/chacha.cpp:251]   --->   Operation 75 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250 & icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 76 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & !icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln250 = sub i4 7, %i_0" [Chacha/chacha.cpp:250]   --->   Operation 77 'sub' 'sub_ln250' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & icmp_ln250)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i4 %sub_ln250 to i64" [Chacha/chacha.cpp:250]   --->   Operation 78 'zext' 'zext_ln250' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%hex_addr_13 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln250" [Chacha/chacha.cpp:250]   --->   Operation 79 'getelementptr' 'hex_addr_13' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.32ns)   --->   "store i8 100, i8* %hex_addr_13, align 1" [Chacha/chacha.cpp:250]   --->   Operation 80 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & icmp_ln250)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %34" [Chacha/chacha.cpp:250]   --->   Operation 81 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249 & icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 82 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & !icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%sub_ln249 = sub i4 7, %i_0" [Chacha/chacha.cpp:249]   --->   Operation 83 'sub' 'sub_ln249' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & icmp_ln249)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i4 %sub_ln249 to i64" [Chacha/chacha.cpp:249]   --->   Operation 84 'zext' 'zext_ln249' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%hex_addr_12 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln249" [Chacha/chacha.cpp:249]   --->   Operation 85 'getelementptr' 'hex_addr_12' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.32ns)   --->   "store i8 99, i8* %hex_addr_12, align 1" [Chacha/chacha.cpp:249]   --->   Operation 86 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & icmp_ln249)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %35" [Chacha/chacha.cpp:249]   --->   Operation 87 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248 & icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 88 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & !icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.73ns)   --->   "%sub_ln248 = sub i4 7, %i_0" [Chacha/chacha.cpp:248]   --->   Operation 89 'sub' 'sub_ln248' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & icmp_ln248)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i4 %sub_ln248 to i64" [Chacha/chacha.cpp:248]   --->   Operation 90 'zext' 'zext_ln248' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%hex_addr_11 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln248" [Chacha/chacha.cpp:248]   --->   Operation 91 'getelementptr' 'hex_addr_11' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "store i8 98, i8* %hex_addr_11, align 1" [Chacha/chacha.cpp:248]   --->   Operation 92 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & icmp_ln248)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br label %36" [Chacha/chacha.cpp:248]   --->   Operation 93 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247 & icmp_ln248)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 94 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & !icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln247 = sub i4 7, %i_0" [Chacha/chacha.cpp:247]   --->   Operation 95 'sub' 'sub_ln247' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & icmp_ln247)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i4 %sub_ln247 to i64" [Chacha/chacha.cpp:247]   --->   Operation 96 'zext' 'zext_ln247' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%hex_addr_10 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln247" [Chacha/chacha.cpp:247]   --->   Operation 97 'getelementptr' 'hex_addr_10' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "store i8 97, i8* %hex_addr_10, align 1" [Chacha/chacha.cpp:247]   --->   Operation 98 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & icmp_ln247)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %37" [Chacha/chacha.cpp:247]   --->   Operation 99 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246 & icmp_ln247)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %38"   --->   Operation 100 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & !icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.73ns)   --->   "%sub_ln246 = sub i4 7, %i_0" [Chacha/chacha.cpp:246]   --->   Operation 101 'sub' 'sub_ln246' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & icmp_ln246)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i4 %sub_ln246 to i64" [Chacha/chacha.cpp:246]   --->   Operation 102 'zext' 'zext_ln246' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%hex_addr_9 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln246" [Chacha/chacha.cpp:246]   --->   Operation 103 'getelementptr' 'hex_addr_9' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.32ns)   --->   "store i8 57, i8* %hex_addr_9, align 1" [Chacha/chacha.cpp:246]   --->   Operation 104 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %38" [Chacha/chacha.cpp:246]   --->   Operation 105 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245 & icmp_ln246)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %39"   --->   Operation 106 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & !icmp_ln245)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%sub_ln245 = sub i4 7, %i_0" [Chacha/chacha.cpp:245]   --->   Operation 107 'sub' 'sub_ln245' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & icmp_ln245)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i4 %sub_ln245 to i64" [Chacha/chacha.cpp:245]   --->   Operation 108 'zext' 'zext_ln245' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%hex_addr_8 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln245" [Chacha/chacha.cpp:245]   --->   Operation 109 'getelementptr' 'hex_addr_8' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.32ns)   --->   "store i8 56, i8* %hex_addr_8, align 1" [Chacha/chacha.cpp:245]   --->   Operation 110 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & icmp_ln245)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %39" [Chacha/chacha.cpp:245]   --->   Operation 111 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244 & icmp_ln245)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %40"   --->   Operation 112 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & !icmp_ln244)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.73ns)   --->   "%sub_ln244 = sub i4 7, %i_0" [Chacha/chacha.cpp:244]   --->   Operation 113 'sub' 'sub_ln244' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & icmp_ln244)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i4 %sub_ln244 to i64" [Chacha/chacha.cpp:244]   --->   Operation 114 'zext' 'zext_ln244' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & icmp_ln244)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%hex_addr_7 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln244" [Chacha/chacha.cpp:244]   --->   Operation 115 'getelementptr' 'hex_addr_7' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & icmp_ln244)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.32ns)   --->   "store i8 55, i8* %hex_addr_7, align 1" [Chacha/chacha.cpp:244]   --->   Operation 116 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %40" [Chacha/chacha.cpp:244]   --->   Operation 117 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243 & icmp_ln244)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 118 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & !icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.73ns)   --->   "%sub_ln243 = sub i4 7, %i_0" [Chacha/chacha.cpp:243]   --->   Operation 119 'sub' 'sub_ln243' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & icmp_ln243)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i4 %sub_ln243 to i64" [Chacha/chacha.cpp:243]   --->   Operation 120 'zext' 'zext_ln243' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%hex_addr_6 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln243" [Chacha/chacha.cpp:243]   --->   Operation 121 'getelementptr' 'hex_addr_6' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.32ns)   --->   "store i8 54, i8* %hex_addr_6, align 1" [Chacha/chacha.cpp:243]   --->   Operation 122 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & icmp_ln243)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %41" [Chacha/chacha.cpp:243]   --->   Operation 123 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242 & icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %42"   --->   Operation 124 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & !icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.73ns)   --->   "%sub_ln242 = sub i4 7, %i_0" [Chacha/chacha.cpp:242]   --->   Operation 125 'sub' 'sub_ln242' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & icmp_ln242)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i4 %sub_ln242 to i64" [Chacha/chacha.cpp:242]   --->   Operation 126 'zext' 'zext_ln242' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%hex_addr_5 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln242" [Chacha/chacha.cpp:242]   --->   Operation 127 'getelementptr' 'hex_addr_5' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (2.32ns)   --->   "store i8 53, i8* %hex_addr_5, align 1" [Chacha/chacha.cpp:242]   --->   Operation 128 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & icmp_ln242)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %42" [Chacha/chacha.cpp:242]   --->   Operation 129 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241 & icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 130 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & !icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.73ns)   --->   "%sub_ln241 = sub i4 7, %i_0" [Chacha/chacha.cpp:241]   --->   Operation 131 'sub' 'sub_ln241' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & icmp_ln241)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i4 %sub_ln241 to i64" [Chacha/chacha.cpp:241]   --->   Operation 132 'zext' 'zext_ln241' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%hex_addr_4 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln241" [Chacha/chacha.cpp:241]   --->   Operation 133 'getelementptr' 'hex_addr_4' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.32ns)   --->   "store i8 52, i8* %hex_addr_4, align 1" [Chacha/chacha.cpp:241]   --->   Operation 134 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & icmp_ln241)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br label %43" [Chacha/chacha.cpp:241]   --->   Operation 135 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240 & icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %44"   --->   Operation 136 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.73ns)   --->   "%sub_ln240 = sub i4 7, %i_0" [Chacha/chacha.cpp:240]   --->   Operation 137 'sub' 'sub_ln240' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & icmp_ln240)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i4 %sub_ln240 to i64" [Chacha/chacha.cpp:240]   --->   Operation 138 'zext' 'zext_ln240' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%hex_addr_3 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln240" [Chacha/chacha.cpp:240]   --->   Operation 139 'getelementptr' 'hex_addr_3' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.32ns)   --->   "store i8 51, i8* %hex_addr_3, align 1" [Chacha/chacha.cpp:240]   --->   Operation 140 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & icmp_ln240)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br label %44" [Chacha/chacha.cpp:240]   --->   Operation 141 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239 & icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "br label %45"   --->   Operation 142 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & !icmp_ln239)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.73ns)   --->   "%sub_ln239 = sub i4 7, %i_0" [Chacha/chacha.cpp:239]   --->   Operation 143 'sub' 'sub_ln239' <Predicate = (!icmp_ln237 & !icmp_ln238 & icmp_ln239)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i4 %sub_ln239 to i64" [Chacha/chacha.cpp:239]   --->   Operation 144 'zext' 'zext_ln239' <Predicate = (!icmp_ln237 & !icmp_ln238 & icmp_ln239)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%hex_addr_2 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln239" [Chacha/chacha.cpp:239]   --->   Operation 145 'getelementptr' 'hex_addr_2' <Predicate = (!icmp_ln237 & !icmp_ln238 & icmp_ln239)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.32ns)   --->   "store i8 50, i8* %hex_addr_2, align 1" [Chacha/chacha.cpp:239]   --->   Operation 146 'store' <Predicate = (!icmp_ln237 & !icmp_ln238 & icmp_ln239)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "br label %45" [Chacha/chacha.cpp:239]   --->   Operation 147 'br' <Predicate = (!icmp_ln237 & !icmp_ln238 & icmp_ln239)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "br label %46"   --->   Operation 148 'br' <Predicate = (!icmp_ln237 & !icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.73ns)   --->   "%sub_ln238 = sub i4 7, %i_0" [Chacha/chacha.cpp:238]   --->   Operation 149 'sub' 'sub_ln238' <Predicate = (!icmp_ln237 & icmp_ln238)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %sub_ln238 to i64" [Chacha/chacha.cpp:238]   --->   Operation 150 'zext' 'zext_ln238' <Predicate = (!icmp_ln237 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%hex_addr_1 = getelementptr [8 x i8]* %hex, i64 0, i64 %zext_ln238" [Chacha/chacha.cpp:238]   --->   Operation 151 'getelementptr' 'hex_addr_1' <Predicate = (!icmp_ln237 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (2.32ns)   --->   "store i8 49, i8* %hex_addr_1, align 1" [Chacha/chacha.cpp:238]   --->   Operation 152 'store' <Predicate = (!icmp_ln237 & icmp_ln238)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "br label %46" [Chacha/chacha.cpp:238]   --->   Operation 153 'br' <Predicate = (!icmp_ln237 & icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [Chacha/chacha.cpp:253]   --->   Operation 154 'specregionend' 'empty_66' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [Chacha/chacha.cpp:231]   --->   Operation 155 'br' <Predicate = (!icmp_ln231)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [Chacha/chacha.cpp:254]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_6           (read             ) [ 01110]
br_ln231           (br               ) [ 01110]
quo_0              (phi              ) [ 00100]
i_0                (phi              ) [ 00110]
icmp_ln231         (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01110]
br_ln231           (br               ) [ 00000]
tmp                (specregionbegin  ) [ 00110]
specpipeline_ln232 (specpipeline     ) [ 00000]
tmp_12             (bitselect        ) [ 00000]
sub_ln233          (sub              ) [ 00000]
tmp_s              (partselect       ) [ 00000]
zext_ln233         (zext             ) [ 00000]
sub_ln233_1        (sub              ) [ 00000]
tmp_5              (partselect       ) [ 00000]
zext_ln233_1       (zext             ) [ 00000]
a                  (select           ) [ 00000]
sext_ln233         (sext             ) [ 01110]
trunc_ln234        (trunc            ) [ 00000]
c                  (bitconcatenate   ) [ 00000]
rem                (sub              ) [ 00110]
icmp_ln237         (icmp             ) [ 00110]
br_ln237           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln237          (sub              ) [ 00000]
zext_ln237         (zext             ) [ 00000]
hex_addr           (getelementptr    ) [ 00000]
store_ln237        (store            ) [ 00000]
br_ln237           (br               ) [ 00000]
icmp_ln238         (icmp             ) [ 00110]
br_ln238           (br               ) [ 00000]
icmp_ln239         (icmp             ) [ 00110]
br_ln239           (br               ) [ 00000]
icmp_ln240         (icmp             ) [ 00110]
br_ln240           (br               ) [ 00000]
icmp_ln241         (icmp             ) [ 00110]
br_ln241           (br               ) [ 00000]
icmp_ln242         (icmp             ) [ 00110]
br_ln242           (br               ) [ 00000]
icmp_ln243         (icmp             ) [ 00110]
br_ln243           (br               ) [ 00000]
icmp_ln244         (icmp             ) [ 00110]
br_ln244           (br               ) [ 00000]
icmp_ln245         (icmp             ) [ 00110]
br_ln245           (br               ) [ 00000]
icmp_ln246         (icmp             ) [ 00110]
br_ln246           (br               ) [ 00000]
icmp_ln247         (icmp             ) [ 00110]
br_ln247           (br               ) [ 00000]
icmp_ln248         (icmp             ) [ 00110]
br_ln248           (br               ) [ 00000]
icmp_ln249         (icmp             ) [ 00110]
br_ln249           (br               ) [ 00000]
icmp_ln250         (icmp             ) [ 00110]
br_ln250           (br               ) [ 00000]
icmp_ln251         (icmp             ) [ 00110]
br_ln251           (br               ) [ 00000]
icmp_ln252         (icmp             ) [ 00110]
br_ln252           (br               ) [ 00000]
sub_ln252          (sub              ) [ 00000]
zext_ln252         (zext             ) [ 00000]
hex_addr_15        (getelementptr    ) [ 00000]
store_ln252        (store            ) [ 00000]
br_ln252           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln251          (sub              ) [ 00000]
zext_ln251         (zext             ) [ 00000]
hex_addr_14        (getelementptr    ) [ 00000]
store_ln251        (store            ) [ 00000]
br_ln251           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln250          (sub              ) [ 00000]
zext_ln250         (zext             ) [ 00000]
hex_addr_13        (getelementptr    ) [ 00000]
store_ln250        (store            ) [ 00000]
br_ln250           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln249          (sub              ) [ 00000]
zext_ln249         (zext             ) [ 00000]
hex_addr_12        (getelementptr    ) [ 00000]
store_ln249        (store            ) [ 00000]
br_ln249           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln248          (sub              ) [ 00000]
zext_ln248         (zext             ) [ 00000]
hex_addr_11        (getelementptr    ) [ 00000]
store_ln248        (store            ) [ 00000]
br_ln248           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln247          (sub              ) [ 00000]
zext_ln247         (zext             ) [ 00000]
hex_addr_10        (getelementptr    ) [ 00000]
store_ln247        (store            ) [ 00000]
br_ln247           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln246          (sub              ) [ 00000]
zext_ln246         (zext             ) [ 00000]
hex_addr_9         (getelementptr    ) [ 00000]
store_ln246        (store            ) [ 00000]
br_ln246           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln245          (sub              ) [ 00000]
zext_ln245         (zext             ) [ 00000]
hex_addr_8         (getelementptr    ) [ 00000]
store_ln245        (store            ) [ 00000]
br_ln245           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln244          (sub              ) [ 00000]
zext_ln244         (zext             ) [ 00000]
hex_addr_7         (getelementptr    ) [ 00000]
store_ln244        (store            ) [ 00000]
br_ln244           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln243          (sub              ) [ 00000]
zext_ln243         (zext             ) [ 00000]
hex_addr_6         (getelementptr    ) [ 00000]
store_ln243        (store            ) [ 00000]
br_ln243           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln242          (sub              ) [ 00000]
zext_ln242         (zext             ) [ 00000]
hex_addr_5         (getelementptr    ) [ 00000]
store_ln242        (store            ) [ 00000]
br_ln242           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln241          (sub              ) [ 00000]
zext_ln241         (zext             ) [ 00000]
hex_addr_4         (getelementptr    ) [ 00000]
store_ln241        (store            ) [ 00000]
br_ln241           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln240          (sub              ) [ 00000]
zext_ln240         (zext             ) [ 00000]
hex_addr_3         (getelementptr    ) [ 00000]
store_ln240        (store            ) [ 00000]
br_ln240           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln239          (sub              ) [ 00000]
zext_ln239         (zext             ) [ 00000]
hex_addr_2         (getelementptr    ) [ 00000]
store_ln239        (store            ) [ 00000]
br_ln239           (br               ) [ 00000]
br_ln0             (br               ) [ 00000]
sub_ln238          (sub              ) [ 00000]
zext_ln238         (zext             ) [ 00000]
hex_addr_1         (getelementptr    ) [ 00000]
store_ln238        (store            ) [ 00000]
br_ln238           (br               ) [ 00000]
empty_66           (specregionend    ) [ 00000]
br_ln231           (br               ) [ 01110]
ret_ln254          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hex"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_6_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="hex_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="3" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="136" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln237/2 store_ln252/3 store_ln251/3 store_ln250/3 store_ln249/3 store_ln248/3 store_ln247/3 store_ln246/3 store_ln245/3 store_ln244/3 store_ln243/3 store_ln242/3 store_ln241/3 store_ln240/3 store_ln239/3 store_ln238/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="hex_addr_15_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_15/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="hex_addr_14_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_14/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="hex_addr_13_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_13/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="hex_addr_12_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_12/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="hex_addr_11_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_11/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="hex_addr_10_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_10/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="hex_addr_9_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_9/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="hex_addr_8_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_8/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="hex_addr_7_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_7/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="hex_addr_6_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_6/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="hex_addr_5_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_5/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="hex_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="hex_addr_3_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="hex_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="hex_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hex_addr_1/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="quo_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="quo_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="quo_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="29" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="quo_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="1"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln252/3 sub_ln251/3 sub_ln250/3 sub_ln249/3 sub_ln248/3 sub_ln247/3 sub_ln246/3 sub_ln245/3 sub_ln244/3 sub_ln243/3 sub_ln242/3 sub_ln241/3 sub_ln240/3 sub_ln239/3 sub_ln238/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln231_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_12_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln233_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln233/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="28" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln233_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="28" slack="0"/>
<pin id="330" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln233_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="28" slack="0"/>
<pin id="335" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln233_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="28" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln233_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="28" slack="0"/>
<pin id="350" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="a_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="29" slack="0"/>
<pin id="355" dir="0" index="2" bw="29" slack="0"/>
<pin id="356" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln233_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="29" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln233/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln234_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="29" slack="0"/>
<pin id="366" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln234/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="c_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="28" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="rem_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln237_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln237_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln237/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln237_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln238_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln239_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln240_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln241_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln242_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln243_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln244_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln245_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln246_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln247_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln247/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln248_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln249_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln250_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln251_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln252_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln252_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln251_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln250_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln249_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln248_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln247_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln246_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln245_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln244_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln243_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln242_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln241_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln240_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln239_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln238_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_read_6_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln231_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="563" class="1005" name="sext_ln233_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sext_ln233 "/>
</bind>
</comp>

<comp id="568" class="1005" name="rem_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln237_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="80" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="82" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="92" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="96" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="100" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="102" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="274" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="278" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="278" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="268" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="268" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="268" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="304" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="332" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="352" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="6" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="268" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="268" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="368" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="278" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="62" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="286" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="482"><net_src comp="286" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="487"><net_src comp="286" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="492"><net_src comp="286" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="497"><net_src comp="286" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="502"><net_src comp="286" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="507"><net_src comp="286" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="512"><net_src comp="286" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="517"><net_src comp="286" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="522"><net_src comp="286" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="527"><net_src comp="286" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="532"><net_src comp="286" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="537"><net_src comp="286" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="542"><net_src comp="286" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="547"><net_src comp="286" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="552"><net_src comp="106" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="557"><net_src comp="292" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="298" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="566"><net_src comp="360" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="571"><net_src comp="376" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="579"><net_src comp="568" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="580"><net_src comp="568" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="581"><net_src comp="568" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="582"><net_src comp="568" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="583"><net_src comp="568" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="584"><net_src comp="568" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="585"><net_src comp="568" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="586"><net_src comp="568" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="590"><net_src comp="382" pin="2"/><net_sink comp="587" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hex | {2 3 }
 - Input state : 
	Port: convert_decimal_to_h : p_read | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln231 : 1
		i : 1
		br_ln231 : 2
		tmp_12 : 1
		sub_ln233 : 1
		tmp_s : 2
		zext_ln233 : 3
		sub_ln233_1 : 4
		tmp_5 : 1
		zext_ln233_1 : 2
		a : 5
		sext_ln233 : 6
		trunc_ln234 : 6
		c : 7
		rem : 8
		icmp_ln237 : 8
		br_ln237 : 9
		sub_ln237 : 1
		zext_ln237 : 2
		hex_addr : 3
		store_ln237 : 4
	State 3
		br_ln238 : 1
		br_ln239 : 1
		br_ln240 : 1
		br_ln241 : 1
		br_ln242 : 1
		br_ln243 : 1
		br_ln244 : 1
		br_ln245 : 1
		br_ln246 : 1
		br_ln247 : 1
		br_ln248 : 1
		br_ln249 : 1
		br_ln250 : 1
		br_ln251 : 1
		br_ln252 : 1
		zext_ln252 : 1
		hex_addr_15 : 2
		store_ln252 : 3
		zext_ln251 : 1
		hex_addr_14 : 2
		store_ln251 : 3
		zext_ln250 : 1
		hex_addr_13 : 2
		store_ln250 : 3
		zext_ln249 : 1
		hex_addr_12 : 2
		store_ln249 : 3
		zext_ln248 : 1
		hex_addr_11 : 2
		store_ln248 : 3
		zext_ln247 : 1
		hex_addr_10 : 2
		store_ln247 : 3
		zext_ln246 : 1
		hex_addr_9 : 2
		store_ln246 : 3
		zext_ln245 : 1
		hex_addr_8 : 2
		store_ln245 : 3
		zext_ln244 : 1
		hex_addr_7 : 2
		store_ln244 : 3
		zext_ln243 : 1
		hex_addr_6 : 2
		store_ln243 : 3
		zext_ln242 : 1
		hex_addr_5 : 2
		store_ln242 : 3
		zext_ln241 : 1
		hex_addr_4 : 2
		store_ln241 : 3
		zext_ln240 : 1
		hex_addr_3 : 2
		store_ln240 : 3
		zext_ln239 : 1
		hex_addr_2 : 2
		store_ln239 : 3
		zext_ln238 : 1
		hex_addr_1 : 2
		store_ln238 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln231_fu_292  |    0    |    9    |
|          |   icmp_ln237_fu_382  |    0    |    18   |
|          |   icmp_ln238_fu_399  |    0    |    18   |
|          |   icmp_ln239_fu_404  |    0    |    18   |
|          |   icmp_ln240_fu_409  |    0    |    18   |
|          |   icmp_ln241_fu_414  |    0    |    18   |
|          |   icmp_ln242_fu_419  |    0    |    18   |
|          |   icmp_ln243_fu_424  |    0    |    18   |
|   icmp   |   icmp_ln244_fu_429  |    0    |    18   |
|          |   icmp_ln245_fu_434  |    0    |    18   |
|          |   icmp_ln246_fu_439  |    0    |    18   |
|          |   icmp_ln247_fu_444  |    0    |    18   |
|          |   icmp_ln248_fu_449  |    0    |    18   |
|          |   icmp_ln249_fu_454  |    0    |    18   |
|          |   icmp_ln250_fu_459  |    0    |    18   |
|          |   icmp_ln251_fu_464  |    0    |    18   |
|          |   icmp_ln252_fu_469  |    0    |    18   |
|----------|----------------------|---------|---------|
|          |      grp_fu_286      |    0    |    13   |
|          |   sub_ln233_fu_312   |    0    |    39   |
|    sub   |  sub_ln233_1_fu_332  |    0    |    35   |
|          |      rem_fu_376      |    0    |    39   |
|          |   sub_ln237_fu_388   |    0    |    13   |
|----------|----------------------|---------|---------|
|  select  |       a_fu_352       |    0    |    29   |
|----------|----------------------|---------|---------|
|    add   |       i_fu_298       |    0    |    13   |
|----------|----------------------|---------|---------|
|   read   | p_read_6_read_fu_106 |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_12_fu_304    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_s_fu_318     |    0    |    0    |
|          |     tmp_5_fu_338     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln233_fu_328  |    0    |    0    |
|          |  zext_ln233_1_fu_348 |    0    |    0    |
|          |   zext_ln237_fu_394  |    0    |    0    |
|          |   zext_ln252_fu_474  |    0    |    0    |
|          |   zext_ln251_fu_479  |    0    |    0    |
|          |   zext_ln250_fu_484  |    0    |    0    |
|          |   zext_ln249_fu_489  |    0    |    0    |
|          |   zext_ln248_fu_494  |    0    |    0    |
|   zext   |   zext_ln247_fu_499  |    0    |    0    |
|          |   zext_ln246_fu_504  |    0    |    0    |
|          |   zext_ln245_fu_509  |    0    |    0    |
|          |   zext_ln244_fu_514  |    0    |    0    |
|          |   zext_ln243_fu_519  |    0    |    0    |
|          |   zext_ln242_fu_524  |    0    |    0    |
|          |   zext_ln241_fu_529  |    0    |    0    |
|          |   zext_ln240_fu_534  |    0    |    0    |
|          |   zext_ln239_fu_539  |    0    |    0    |
|          |   zext_ln238_fu_544  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln233_fu_360  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln234_fu_364  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|       c_fu_368       |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   478   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_274   |    4   |
|     i_reg_558    |    4   |
|icmp_ln231_reg_554|    1   |
|icmp_ln237_reg_587|    1   |
| p_read_6_reg_549 |   32   |
|   quo_0_reg_265  |   32   |
|    rem_reg_568   |   32   |
|sext_ln233_reg_563|   32   |
+------------------+--------+
|       Total      |   138  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p2  |  15  |   0  |    0   ||    62   |
| grp_access_fu_119 |  p4  |  15  |   3  |   45   ||    27   |
|    i_0_reg_274    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   53   ||  6.1176 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   478  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   98   |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   138  |   576  |
+-----------+--------+--------+--------+
