{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677464376157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677464376158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 22:49:36 2023 " "Processing started: Sun Feb 26 22:49:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677464376158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677464376158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off StateMachine -c StateMachine --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677464376158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677464376554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677464376554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colem/documents/vhdl-projects/sequentiallogicdesign/jkflipflopic/jkflipflopic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/colem/documents/vhdl-projects/sequentiallogicdesign/jkflipflopic/jkflipflopic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFlipFlop-behavior " "Found design unit 1: JKFlipFlop-behavior" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JKFlipFlopIC-structure " "Found design unit 2: JKFlipFlopIC-structure" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 TestBench-test " "Found design unit 3: TestBench-test" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""} { "Info" "ISGN_ENTITY_NAME" "2 JKFlipFlopIC " "Found entity 2: JKFlipFlopIC" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""} { "Info" "ISGN_ENTITY_NAME" "3 TestBench " "Found entity 3: TestBench" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677464384884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 4 2 " "Found 4 design units, including 2 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-a " "Found design unit 1: StateMachine-a" {  } { { "StateMachine.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/StateMachine/StateMachine.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 test_sm-test " "Found design unit 2: test_sm-test" {  } { { "StateMachine.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/StateMachine/StateMachine.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384886 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/StateMachine/StateMachine.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384886 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_sm " "Found entity 2: test_sm" {  } { { "StateMachine.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/StateMachine/StateMachine.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677464384886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677464384886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677464384915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlopIC JKFlipFlopIC:JKFFIC " "Elaborating entity \"JKFlipFlopIC\" for hierarchy \"JKFlipFlopIC:JKFFIC\"" {  } { { "StateMachine.vhd" "JKFFIC" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/StateMachine/StateMachine.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677464384920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF1 " "Elaborating entity \"JKFlipFlop\" for hierarchy \"JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF1\"" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "JKFF1" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677464384922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF2 " "Elaborating entity \"JKFlipFlop\" for hierarchy \"JKFlipFlopIC:JKFFIC\|JKFlipFlop:JKFF2\"" {  } { { "../JKFlipFlopIC/JKFlipFlopIC.vhd" "JKFF2" { Text "C:/Users/colem/Documents/VHDL-Projects/SequentialLogicDesign/JKFlipFlopIC/JKFlipFlopIC.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677464384923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677464385036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 22:49:45 2023 " "Processing ended: Sun Feb 26 22:49:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677464385036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677464385036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677464385036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677464385036 ""}
