// Seed: 3644508401
module module_0 (
    input  wor   id_0,
    output uwire id_1
);
  integer module_0;
endmodule
module module_0 #(
    parameter id_3 = 32'd39
) (
    output supply0 id_0,
    output tri id_1,
    output tri id_2,
    input wand module_1,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    output logic id_7,
    output logic id_8,
    output tri id_9
);
  logic [id_3 : -1 'b0] id_11[];
  parameter id_12 = 1;
  always @* begin : LABEL_0
    id_8 = -1 == id_11;
    id_8 = id_5;
    id_7 <= id_6;
  end
  wire id_13;
  wire id_14;
  final $clog2(18);
  ;
  module_0 modCall_1 (
      id_6,
      id_9
  );
endmodule
