

================================================================
== Vivado HLS Report for 'log2'
================================================================
* Date:           Tue Nov 24 20:14:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accelerator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  173|  173|  173|  173|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  126|  126|        27|          5|          4|    21|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 5, D = 27, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 54 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 27 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%x_read = call float @_ssdm_op_Read.s_axilite.float(float %x) nounwind" [accelerator/log2.c:1]   --->   Operation 75 'read' 'x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.26>
ST_2 : Operation 76 [5/5] (8.26ns)   --->   "%tmp_1 = fadd float %x_read, -1.000000e+00" [accelerator/log2.c:7]   --->   Operation 76 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [5/5] (8.26ns)   --->   "%tmp_2 = fadd float %x_read, 1.000000e+00" [accelerator/log2.c:7]   --->   Operation 77 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.26>
ST_3 : Operation 78 [4/5] (8.26ns)   --->   "%tmp_1 = fadd float %x_read, -1.000000e+00" [accelerator/log2.c:7]   --->   Operation 78 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [4/5] (8.26ns)   --->   "%tmp_2 = fadd float %x_read, 1.000000e+00" [accelerator/log2.c:7]   --->   Operation 79 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.26>
ST_4 : Operation 80 [3/5] (8.26ns)   --->   "%tmp_1 = fadd float %x_read, -1.000000e+00" [accelerator/log2.c:7]   --->   Operation 80 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/5] (8.26ns)   --->   "%tmp_2 = fadd float %x_read, 1.000000e+00" [accelerator/log2.c:7]   --->   Operation 81 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.26>
ST_5 : Operation 82 [2/5] (8.26ns)   --->   "%tmp_1 = fadd float %x_read, -1.000000e+00" [accelerator/log2.c:7]   --->   Operation 82 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [2/5] (8.26ns)   --->   "%tmp_2 = fadd float %x_read, 1.000000e+00" [accelerator/log2.c:7]   --->   Operation 83 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.26>
ST_6 : Operation 84 [1/5] (8.26ns)   --->   "%tmp_1 = fadd float %x_read, -1.000000e+00" [accelerator/log2.c:7]   --->   Operation 84 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/5] (8.26ns)   --->   "%tmp_2 = fadd float %x_read, 1.000000e+00" [accelerator/log2.c:7]   --->   Operation 85 'fadd' 'tmp_2' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 86 [16/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 86 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 87 [15/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 87 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 88 [14/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 88 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 89 [13/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 89 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 90 [12/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 90 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 91 [11/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 91 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 92 [10/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 92 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 93 [9/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 93 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 94 [8/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 94 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 95 [7/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 95 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 96 [6/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 96 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 97 [5/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 97 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 98 [4/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 98 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 99 [3/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 99 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.30>
ST_21 : Operation 100 [2/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 100 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.30>
ST_22 : Operation 101 [1/16] (6.30ns)   --->   "%b = fdiv float %tmp_1, %tmp_2" [accelerator/log2.c:7]   --->   Operation 101 'fdiv' 'b' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.78>
ST_23 : Operation 102 [4/4] (5.78ns)   --->   "%tmp_3 = fmul float %b, %b" [accelerator/log2.c:20]   --->   Operation 102 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.78>
ST_24 : Operation 103 [3/4] (5.78ns)   --->   "%tmp_3 = fmul float %b, %b" [accelerator/log2.c:20]   --->   Operation 103 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.78>
ST_25 : Operation 104 [2/4] (5.78ns)   --->   "%tmp_3 = fmul float %b, %b" [accelerator/log2.c:20]   --->   Operation 104 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.78>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !7"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %y) nounwind, !map !13"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @log2_str) nounwind"   --->   Operation 107 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [accelerator/log2.c:2]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %y, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [accelerator/log2.c:3]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %x, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [accelerator/log2.c:4]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 111 [1/4] (5.78ns)   --->   "%tmp_3 = fmul float %b, %b" [accelerator/log2.c:20]   --->   Operation 111 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (1.66ns)   --->   "br label %1" [accelerator/log2.c:15]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.66>

State 27 <SV = 26> <Delay = 6.18>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %0 ], [ %tmp_8, %hls_label_0 ]" [accelerator/log2.c:18]   --->   Operation 113 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 1, %0 ], [ %k, %hls_label_0 ]"   --->   Operation 114 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "%pow_b_0 = phi float [ %b, %0 ], [ %pow_b_1, %hls_label_0 ]"   --->   Operation 115 'phi' 'pow_b_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 116 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (1.44ns)   --->   "%icmp_ln15 = icmp eq i5 %i_0, -11" [accelerator/log2.c:15]   --->   Operation 117 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (1.86ns)   --->   "%i = add i5 %i_0, 1" [accelerator/log2.c:15]   --->   Operation 119 'add' 'i' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %2, label %hls_label_0" [accelerator/log2.c:15]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %k_0 to i32" [accelerator/log2.c:15]   --->   Operation 121 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_27 : Operation 122 [6/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 122 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.18>
ST_28 : Operation 123 [5/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 123 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.18>
ST_29 : Operation 124 [4/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 124 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.18>
ST_30 : Operation 125 [3/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 125 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.18>
ST_31 : Operation 126 [2/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 126 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 127 [1/1] (1.94ns)   --->   "%k = add i6 %k_0, 2" [accelerator/log2.c:19]   --->   Operation 127 'add' 'k' <Predicate = (!icmp_ln15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.18>
ST_32 : Operation 128 [1/6] (6.18ns)   --->   "%tmp_6 = sitofp i32 %zext_ln15 to float" [accelerator/log2.c:17]   --->   Operation 128 'sitofp' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.30>
ST_33 : Operation 129 [16/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 129 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 130 [4/4] (5.78ns)   --->   "%pow_b_1 = fmul float %pow_b_0, %tmp_3" [accelerator/log2.c:20]   --->   Operation 130 'fmul' 'pow_b_1' <Predicate = (!icmp_ln15)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.30>
ST_34 : Operation 131 [15/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 131 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 132 [3/4] (5.78ns)   --->   "%pow_b_1 = fmul float %pow_b_0, %tmp_3" [accelerator/log2.c:20]   --->   Operation 132 'fmul' 'pow_b_1' <Predicate = (!icmp_ln15)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.30>
ST_35 : Operation 133 [14/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 133 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 134 [2/4] (5.78ns)   --->   "%pow_b_1 = fmul float %pow_b_0, %tmp_3" [accelerator/log2.c:20]   --->   Operation 134 'fmul' 'pow_b_1' <Predicate = (!icmp_ln15)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.30>
ST_36 : Operation 135 [13/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 135 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 136 [1/4] (5.78ns)   --->   "%pow_b_1 = fmul float %pow_b_0, %tmp_3" [accelerator/log2.c:20]   --->   Operation 136 'fmul' 'pow_b_1' <Predicate = (!icmp_ln15)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.30>
ST_37 : Operation 137 [12/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 137 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.30>
ST_38 : Operation 138 [11/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 138 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.30>
ST_39 : Operation 139 [10/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 139 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.30>
ST_40 : Operation 140 [9/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 140 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.30>
ST_41 : Operation 141 [8/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 141 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.30>
ST_42 : Operation 142 [7/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 142 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.30>
ST_43 : Operation 143 [6/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 143 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.30>
ST_44 : Operation 144 [5/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 144 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.30>
ST_45 : Operation 145 [4/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 145 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.30>
ST_46 : Operation 146 [3/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 146 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.30>
ST_47 : Operation 147 [2/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 147 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.30>
ST_48 : Operation 148 [1/16] (6.30ns)   --->   "%a = fdiv float %pow_b_0, %tmp_6" [accelerator/log2.c:17]   --->   Operation 148 'fdiv' 'a' <Predicate = (!icmp_ln15)> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.26>
ST_49 : Operation 149 [5/5] (8.26ns)   --->   "%tmp_8 = fadd float %empty, %a" [accelerator/log2.c:18]   --->   Operation 149 'fadd' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.26>
ST_50 : Operation 150 [4/5] (8.26ns)   --->   "%tmp_8 = fadd float %empty, %a" [accelerator/log2.c:18]   --->   Operation 150 'fadd' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.26>
ST_51 : Operation 151 [3/5] (8.26ns)   --->   "%tmp_8 = fadd float %empty, %a" [accelerator/log2.c:18]   --->   Operation 151 'fadd' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.26>
ST_52 : Operation 152 [2/5] (8.26ns)   --->   "%tmp_8 = fadd float %empty, %a" [accelerator/log2.c:18]   --->   Operation 152 'fadd' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.26>
ST_53 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [accelerator/log2.c:15]   --->   Operation 153 'specregionbegin' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_53 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [accelerator/log2.c:16]   --->   Operation 154 'specpipeline' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_53 : Operation 155 [1/5] (8.26ns)   --->   "%tmp_8 = fadd float %empty, %a" [accelerator/log2.c:18]   --->   Operation 155 'fadd' 'tmp_8' <Predicate = (!icmp_ln15)> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 156 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [accelerator/log2.c:21]   --->   Operation 156 'specregionend' 'empty_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_53 : Operation 157 [1/1] (0.00ns)   --->   "br label %1" [accelerator/log2.c:15]   --->   Operation 157 'br' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 54 <SV = 27> <Delay = 8.26>
ST_54 : Operation 158 [5/5] (8.26ns)   --->   "%tmp_4 = fadd float %empty, %empty" [accelerator/log2.c:23]   --->   Operation 158 'fadd' 'tmp_4' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 28> <Delay = 8.26>
ST_55 : Operation 159 [4/5] (8.26ns)   --->   "%tmp_4 = fadd float %empty, %empty" [accelerator/log2.c:23]   --->   Operation 159 'fadd' 'tmp_4' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 29> <Delay = 8.26>
ST_56 : Operation 160 [3/5] (8.26ns)   --->   "%tmp_4 = fadd float %empty, %empty" [accelerator/log2.c:23]   --->   Operation 160 'fadd' 'tmp_4' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 8.26>
ST_57 : Operation 161 [2/5] (8.26ns)   --->   "%tmp_4 = fadd float %empty, %empty" [accelerator/log2.c:23]   --->   Operation 161 'fadd' 'tmp_4' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 8.26>
ST_58 : Operation 162 [1/5] (8.26ns)   --->   "%tmp_4 = fadd float %empty, %empty" [accelerator/log2.c:23]   --->   Operation 162 'fadd' 'tmp_4' <Predicate = true> <Delay = 8.26> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 6.30>
ST_59 : Operation 163 [16/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 163 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 6.30>
ST_60 : Operation 164 [15/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 164 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 6.30>
ST_61 : Operation 165 [14/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 165 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 6.30>
ST_62 : Operation 166 [13/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 166 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 36> <Delay = 6.30>
ST_63 : Operation 167 [12/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 167 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 6.30>
ST_64 : Operation 168 [11/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 168 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 6.30>
ST_65 : Operation 169 [10/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 169 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 6.30>
ST_66 : Operation 170 [9/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 170 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 6.30>
ST_67 : Operation 171 [8/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 171 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 6.30>
ST_68 : Operation 172 [7/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 172 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 6.30>
ST_69 : Operation 173 [6/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 173 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 6.30>
ST_70 : Operation 174 [5/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 174 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 6.30>
ST_71 : Operation 175 [4/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 175 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 6.30>
ST_72 : Operation 176 [3/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 176 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 6.30>
ST_73 : Operation 177 [2/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 177 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 7.30>
ST_74 : Operation 178 [1/16] (6.30ns)   --->   "%tmp_5 = fdiv float %tmp_4, 0x3FE62E4300000000" [accelerator/log2.c:26]   --->   Operation 178 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.30> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 179 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %y, float %tmp_5) nounwind" [accelerator/log2.c:26]   --->   Operation 179 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [accelerator/log2.c:27]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (fadd             ) [ 000000011111111111111110000000000000000000000000000000000000000000000000000]
tmp_2             (fadd             ) [ 000000011111111111111110000000000000000000000000000000000000000000000000000]
b                 (fdiv             ) [ 000000000000000000000001111111111111111111111111111111000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln2 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln3 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln4 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (fmul             ) [ 000000000000000000000000000111111111111111111111111111000000000000000000000]
br_ln15           (br               ) [ 000000000000000000000000001111111111111111111111111111000000000000000000000]
empty             (phi              ) [ 000000000000000000000000000111111111111111111111111111111110000000000000000]
k_0               (phi              ) [ 000000000000000000000000000111110000000000000000000000000000000000000000000]
pow_b_0           (phi              ) [ 000000000000000000000000000111111111111111111111100000000000000000000000000]
i_0               (phi              ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000]
icmp_ln15         (icmp             ) [ 000000000000000000000000000111111111111111111111111111000000000000000000000]
empty_2           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
i                 (add              ) [ 000000000000000000000000001111111111111111111111111111000000000000000000000]
br_ln15           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15         (zext             ) [ 000000000000000000000000000111111000000000000000000000000000000000000000000]
k                 (add              ) [ 000000000000000000000000001111111111111111111111111111000000000000000000000]
tmp_6             (sitofp           ) [ 000000000000000000000000000111110111111111111111100000000000000000000000000]
pow_b_1           (fmul             ) [ 000000000000000000000000001111110000011111111111111111000000000000000000000]
a                 (fdiv             ) [ 000000000000000000000000000111110000000000000000011111000000000000000000000]
tmp               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln16 (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (fadd             ) [ 000000000000000000000000001111111111111111111111111111000000000000000000000]
empty_3           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln15           (br               ) [ 000000000000000000000000001111111111111111111111111111000000000000000000000]
tmp_4             (fadd             ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111]
tmp_5             (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln26        (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln27          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="log2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="x_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln26_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/74 "/>
</bind>
</comp>

<comp id="69" class="1005" name="empty_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="empty_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/27 "/>
</bind>
</comp>

<comp id="81" class="1005" name="k_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="1"/>
<pin id="83" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="k_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="6" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/27 "/>
</bind>
</comp>

<comp id="93" class="1005" name="pow_b_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="6"/>
<pin id="95" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pow_b_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="pow_b_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="5"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pow_b_0/27 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="1"/>
<pin id="105" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/27 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/2 tmp_8/49 tmp_4/54 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/23 pow_b_1/33 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="b/7 a/33 tmp_5/59 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_6/27 "/>
</bind>
</comp>

<comp id="141" class="1005" name="reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_8 tmp_4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln15_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/27 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/27 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln15_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/27 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="4"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/31 "/>
</bind>
</comp>

<comp id="170" class="1005" name="x_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="b_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="7"/>
<pin id="190" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="icmp_ln15_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="202" class="1005" name="zext_ln15_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_6_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="pow_b_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_b_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="a_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="54" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="73" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="102"><net_src comp="96" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="124"><net_src comp="69" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="69" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="93" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="93" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="131" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="144"><net_src comp="114" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="107" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="85" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="168"><net_src comp="81" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="56" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="179"><net_src comp="119" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="184"><net_src comp="131" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="191"><net_src comp="126" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="196"><net_src comp="147" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="153" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="205"><net_src comp="159" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="210"><net_src comp="164" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="215"><net_src comp="138" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="220"><net_src comp="126" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="225"><net_src comp="131" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {74 }
 - Input state : 
	Port: log2 : x | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		icmp_ln15 : 1
		i : 1
		br_ln15 : 2
		zext_ln15 : 1
		tmp_6 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		empty_3 : 1
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		write_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fdiv   |       grp_fu_131       |    0    |   762   |   809   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_114       |    2    |   205   |   205   |
|          |       grp_fu_119       |    2    |   205   |   205   |
|----------|------------------------|---------|---------|---------|
|  sitofp  |       grp_fu_138       |    0    |   339   |   373   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_126       |    3    |   143   |   140   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_153        |    0    |    0    |    15   |
|          |        k_fu_164        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln15_fu_147    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_56   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln26_write_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln15_fu_159    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    7    |   1654  |   1773  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    a_reg_222    |   32   |
|    b_reg_181    |   32   |
|   empty_reg_69  |   32   |
|   i_0_reg_103   |    5   |
|    i_reg_197    |    5   |
|icmp_ln15_reg_193|    1   |
|    k_0_reg_81   |    6   |
|    k_reg_207    |    6   |
|  pow_b_0_reg_93 |   32   |
| pow_b_1_reg_217 |   32   |
|     reg_141     |   32   |
|  tmp_2_reg_176  |   32   |
|  tmp_3_reg_188  |   32   |
|  tmp_6_reg_212  |   32   |
|  x_read_reg_170 |   32   |
|zext_ln15_reg_202|   32   |
+-----------------+--------+
|      Total      |   375  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| empty_reg_69 |  p0  |   2  |  32  |   64   ||    9    |
|  k_0_reg_81  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_fu_114  |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_114  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_fu_126  |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_126  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_131  |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_131  |  p1  |   3  |  32  |   96   ||    15   |
|  grp_fu_138  |  p0  |   2  |   6  |   12   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   536  || 15.0655 ||    93   |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |  1654  |  1773  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   93   |
|  Register |    -   |    -   |   375  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   15   |  2029  |  1866  |
+-----------+--------+--------+--------+--------+
