###############################################################################
# Created by write_sdc
###############################################################################
current_design reg_adder
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_uncertainty 0.2000 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {a[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {b[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {sum_q[8]}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
