#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a5cda0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000c266f0_0 .net "A_O", 31 0, L_0000000000c36e00;  1 drivers
v0000000000c26830_0 .var "Address", 31 0;
v0000000000c26c90_0 .net "C", 0 0, v0000000000c254d0_0;  1 drivers
v0000000000c24670_0 .net "C_U_out", 6 0, L_0000000000c37800;  1 drivers
v0000000000c25e30_0 .net "DO", 31 0, v0000000000c191f0_0;  1 drivers
v0000000000c25cf0_0 .net "DO_CU", 31 0, v0000000000bbe090_0;  1 drivers
v0000000000c26330_0 .net "Data_RAM_Out", 31 0, v0000000000c16090_0;  1 drivers
v0000000000c265b0_0 .net "EX_ALU_OP", 3 0, v0000000000b7a530_0;  1 drivers
v0000000000c26970_0 .net "EX_Bit11_0", 31 0, v0000000000b74d00_0;  1 drivers
v0000000000c268d0_0 .net "EX_Bit15_12", 3 0, v0000000000b743a0_0;  1 drivers
v0000000000c260b0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000ba9570;  1 drivers
v0000000000c26b50_0 .net "EX_RF_Enable", 0 0, v0000000000b74da0_0;  1 drivers
v0000000000c259d0_0 .net "EX_Shift_imm", 0 0, v0000000000b746c0_0;  1 drivers
v0000000000c24cb0_0 .net "EX_addresing_modes", 7 0, v0000000000b73f40_0;  1 drivers
v0000000000c24530_0 .net "EX_load_instr", 0 0, v0000000000b75200_0;  1 drivers
v0000000000c247b0_0 .net "EX_mem_read_write", 0 0, v0000000000b753e0_0;  1 drivers
v0000000000c257f0_0 .net "EX_mem_size", 0 0, v0000000000b75020_0;  1 drivers
v0000000000c26790_0 .net "ID_B_instr", 0 0, L_0000000000ba9500;  1 drivers
v0000000000c26650_0 .net "ID_Bit11_0", 11 0, v0000000000bbd370_0;  1 drivers
v0000000000c24fd0_0 .net "ID_Bit15_12", 3 0, v0000000000bbd690_0;  1 drivers
v0000000000c24c10_0 .net "ID_Bit19_16", 3 0, v0000000000bbe130_0;  1 drivers
v0000000000c25110_0 .net "ID_Bit23_0", 23 0, v0000000000bbdff0_0;  1 drivers
v0000000000c26a10_0 .net "ID_Bit31_28", 3 0, v0000000000bbd190_0;  1 drivers
v0000000000c256b0_0 .net "ID_Bit3_0", 3 0, v0000000000bbdf50_0;  1 drivers
v0000000000c26ab0_0 .net "ID_CU", 6 0, L_0000000000ba9e30;  1 drivers
o0000000000bc3e68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c263d0_0 .net "ID_addresing_modes", 7 0, o0000000000bc3e68;  0 drivers
v0000000000c245d0_0 .net "ID_mem_read_write", 0 0, L_0000000000ba9f10;  1 drivers
o0000000000bc3ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c25930_0 .net "ID_mem_size", 0 0, o0000000000bc3ec8;  0 drivers
o0000000000bc4438 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c24710_0 .net "IF_ID_Load", 0 0, o0000000000bc4438;  0 drivers
v0000000000c24850_0 .net "IF_ID_load", 0 0, v0000000000c163b0_0;  1 drivers
v0000000000c24a30_0 .net "MEM_A_O", 31 0, v0000000000b7a2b0_0;  1 drivers
v0000000000c248f0_0 .net "MEM_Bit15_12", 3 0, v0000000000b7a490_0;  1 drivers
v0000000000c24990_0 .net "MEM_MUX3", 31 0, v0000000000b7ad50_0;  1 drivers
v0000000000c24df0_0 .net "MEM_RF_Enable", 0 0, v0000000000b7b570_0;  1 drivers
o0000000000bc65c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c24e90_0 .net "MEM_load", 0 0, o0000000000bc65c8;  0 drivers
v0000000000c24f30_0 .net "MEM_load_instr", 0 0, v0000000000b7b9d0_0;  1 drivers
v0000000000c25070_0 .net "MEM_mem_read_write", 0 0, v0000000000b7b6b0_0;  1 drivers
v0000000000c251b0_0 .net "MEM_mem_size", 0 0, v0000000000b7bd90_0;  1 drivers
v0000000000c25a70_0 .net "MUX1_signal", 1 0, v0000000000c159b0_0;  1 drivers
v0000000000c25f70_0 .net "MUX2_signal", 1 0, v0000000000c157d0_0;  1 drivers
v0000000000c25ed0_0 .net "MUX3_signal", 1 0, v0000000000c15eb0_0;  1 drivers
v0000000000c25250_0 .net "MUXControlUnit_signal", 0 0, v0000000000c15b90_0;  1 drivers
v0000000000c25390_0 .net "M_O", 31 0, L_0000000000ba9730;  1 drivers
v0000000000c25430_0 .net "Next_PC", 31 0, v0000000000bbcbf0_0;  1 drivers
v0000000000c25570_0 .net "PA", 31 0, v0000000000c1ed30_0;  1 drivers
v0000000000c25610_0 .net "PB", 31 0, v0000000000c201d0_0;  1 drivers
v0000000000c25750_0 .net "PC4", 31 0, L_0000000000c37e40;  1 drivers
v0000000000c26d30_0 .net "PCI", 31 0, L_0000000000ba95e0;  1 drivers
v0000000000c272d0_0 .net "PCIN", 31 0, L_0000000000ba9ab0;  1 drivers
v0000000000c28310_0 .net "PCO", 31 0, L_0000000000ba9810;  1 drivers
v0000000000c27a50_0 .net "PC_RF_ld", 0 0, v0000000000c17350_0;  1 drivers
v0000000000c27c30_0 .net "PCin", 31 0, L_0000000000ba9d50;  1 drivers
v0000000000c26dd0_0 .net "PD", 31 0, v0000000000c1f4b0_0;  1 drivers
v0000000000c27cd0_0 .net "PW", 31 0, L_0000000000baa4c0;  1 drivers
o0000000000bc80f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c27e10_0 .net "RFLd", 0 0, o0000000000bc80f8;  0 drivers
v0000000000c275f0_0 .var "Reset", 0 0;
L_0000000000c38518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c27370_0 .net "S", 0 0, L_0000000000c38518;  1 drivers
o0000000000bc8878 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c277d0_0 .net "SD", 3 0, o0000000000bc8878;  0 drivers
v0000000000c26fb0_0 .net "SEx4_out", 31 0, L_0000000000ba9dc0;  1 drivers
v0000000000c27730_0 .net "SSE_out", 31 0, v0000000000c26290_0;  1 drivers
o0000000000bc5ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c27af0_0 .net "Size", 0 0, o0000000000bc5ba8;  0 drivers
v0000000000c281d0_0 .net "TA", 31 0, L_0000000000c38160;  1 drivers
v0000000000c27d70_0 .net "WB_A_O", 31 0, v0000000000bbe3b0_0;  1 drivers
v0000000000c26e70_0 .net "WB_Bit15_12", 3 0, v0000000000bbc830_0;  1 drivers
o0000000000bc8098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c27eb0_0 .net "WB_Bit15_12_out", 3 0, o0000000000bc8098;  0 drivers
v0000000000c27690_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bbcdd0_0;  1 drivers
v0000000000c27410_0 .net "WB_RF_Enable", 0 0, v0000000000bbcd30_0;  1 drivers
v0000000000c283b0_0 .net "WB_load_instr", 0 0, v0000000000bbcf10_0;  1 drivers
v0000000000c27230_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c279b0_0 .net "asserted", 0 0, L_0000000000ba97a0;  1 drivers
v0000000000c27050_0 .net "cc_alu_1", 3 0, L_0000000000c37260;  1 drivers
v0000000000c26f10_0 .net "cc_alu_2", 3 0, L_0000000000c373a0;  1 drivers
v0000000000c27b90_0 .net "cc_main_alu_out", 3 0, L_0000000000c36d60;  1 drivers
v0000000000c270f0_0 .net "cc_out", 3 0, v0000000000bbe4f0_0;  1 drivers
v0000000000c274b0_0 .net "choose_ta_r_nop", 0 0, v0000000000b7bc50_0;  1 drivers
v0000000000c27f50_0 .var "clk", 0 0;
v0000000000c27550_0 .var/i "code", 31 0;
v0000000000c27ff0_0 .var "data", 31 0;
v0000000000c27870_0 .var/i "file", 31 0;
v0000000000c27910_0 .net "mux_out_1", 31 0, L_0000000000baa370;  1 drivers
v0000000000c28090_0 .net "mux_out_1_A", 31 0, v0000000000ab4760_0;  1 drivers
v0000000000c28130_0 .net "mux_out_2", 31 0, L_0000000000ba92d0;  1 drivers
v0000000000c28270_0 .net "mux_out_2_B", 31 0, v0000000000bbe1d0_0;  1 drivers
v0000000000c27190_0 .net "mux_out_3", 31 0, L_0000000000baa760;  1 drivers
v0000000000c37120_0 .net "mux_out_3_C", 31 0, v0000000000bbd730_0;  1 drivers
S_0000000000a5cf30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 456, 2 836 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000ba97a0 .functor BUFZ 1, v0000000000b7b4d0_0, C4<0>, C4<0>, C4<0>;
v0000000000b7ab70_0 .net "asserted", 0 0, L_0000000000ba97a0;  alias, 1 drivers
v0000000000b7b4d0_0 .var "assrt", 0 0;
v0000000000b7a670_0 .var/i "c", 31 0;
v0000000000b7c150_0 .net "cc_in", 3 0, v0000000000bbe4f0_0;  alias, 1 drivers
v0000000000b7af30_0 .net "clk", 0 0, v0000000000c27f50_0;  1 drivers
v0000000000b7be30_0 .net "instr_condition", 3 0, v0000000000bbd190_0;  alias, 1 drivers
v0000000000b7b890_0 .var/i "n", 31 0;
v0000000000b7b250_0 .var/i "v", 31 0;
v0000000000b7ba70_0 .var/i "z", 31 0;
E_0000000000b8f7b0 .event posedge, v0000000000b7af30_0;
S_0000000000a5d0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 468, 2 993 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b7a7b0_0 .net "asserted", 0 0, L_0000000000ba97a0;  alias, 1 drivers
v0000000000b7acb0_0 .net "b_instr", 0 0, L_0000000000ba9500;  alias, 1 drivers
v0000000000b7bc50_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b8ff30 .event edge, v0000000000b7ab70_0, v0000000000b7acb0_0;
S_0000000000a5f690 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 482, 2 1110 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b7b750_0 .net "A_O", 31 0, L_0000000000c36e00;  alias, 1 drivers
v0000000000b7b1b0_0 .net "EX_Bit15_12", 3 0, v0000000000b743a0_0;  alias, 1 drivers
v0000000000b7b610_0 .net "EX_RF_instr", 0 0, v0000000000b74da0_0;  alias, 1 drivers
v0000000000b7b930_0 .net "EX_load_instr", 0 0, v0000000000b75200_0;  alias, 1 drivers
v0000000000b7a990_0 .net "EX_mem_read_write", 0 0, v0000000000b753e0_0;  alias, 1 drivers
v0000000000b7ae90_0 .net "EX_mem_size", 0 0, v0000000000b75020_0;  alias, 1 drivers
v0000000000b7a2b0_0 .var "MEM_A_O", 31 0;
v0000000000b7a490_0 .var "MEM_Bit15_12", 3 0;
v0000000000b7ad50_0 .var "MEM_MUX3", 31 0;
v0000000000b7b570_0 .var "MEM_RF_Enable", 0 0;
v0000000000b7b9d0_0 .var "MEM_load_instr", 0 0;
v0000000000b7b6b0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b7bd90_0 .var "MEM_mem_size", 0 0;
v0000000000b7c010_0 .net "cc_main_alu_out", 3 0, L_0000000000c36d60;  alias, 1 drivers
v0000000000b7b7f0_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000b7bed0_0 .net "mux_out_3_C", 31 0, v0000000000bbd730_0;  alias, 1 drivers
S_0000000000a5f820 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 364, 2 1068 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b7a530_0 .var "EX_ALU_OP", 3 0;
v0000000000b74d00_0 .var "EX_Bit11_0", 31 0;
v0000000000b743a0_0 .var "EX_Bit15_12", 3 0;
v0000000000b74da0_0 .var "EX_RF_instr", 0 0;
v0000000000b746c0_0 .var "EX_Shift_imm", 0 0;
v0000000000b73f40_0 .var "EX_addresing_modes", 7 0;
v0000000000b75200_0 .var "EX_load_instr", 0 0;
v0000000000b753e0_0 .var "EX_mem_read_write", 0 0;
v0000000000b75020_0 .var "EX_mem_size", 0 0;
v0000000000b75c00_0 .net "ID_Bit11_0", 11 0, v0000000000bbd370_0;  alias, 1 drivers
v0000000000b75ac0_0 .net "ID_Bit15_12", 3 0, v0000000000bbd690_0;  alias, 1 drivers
v0000000000b748a0_0 .net "ID_CU", 6 0, L_0000000000c37800;  alias, 1 drivers
v0000000000b75340_0 .net "ID_addresing_modes", 7 0, o0000000000bc3e68;  alias, 0 drivers
v0000000000b758e0_0 .net "ID_mem_read_write", 0 0, L_0000000000ba9f10;  alias, 1 drivers
v0000000000b75a20_0 .net "ID_mem_size", 0 0, o0000000000bc3ec8;  alias, 0 drivers
v0000000000b75ca0_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000ab4120_0 .net "mux_out_1", 31 0, L_0000000000baa370;  alias, 1 drivers
v0000000000ab4760_0 .var "mux_out_1_A", 31 0;
v0000000000b5c240_0 .net "mux_out_2", 31 0, L_0000000000ba92d0;  alias, 1 drivers
v0000000000bbe1d0_0 .var "mux_out_2_B", 31 0;
v0000000000bbcfb0_0 .net "mux_out_3", 31 0, L_0000000000baa760;  alias, 1 drivers
v0000000000bbd730_0 .var "mux_out_3_C", 31 0;
S_0000000000a5f9b0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 172, 2 1006 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000bbd050_0 .net "DataOut", 31 0, v0000000000c191f0_0;  alias, 1 drivers
v0000000000bbd5f0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000bc4438;  alias, 0 drivers
v0000000000bbd370_0 .var "ID_Bit11_0", 11 0;
v0000000000bbd690_0 .var "ID_Bit15_12", 3 0;
v0000000000bbe130_0 .var "ID_Bit19_16", 3 0;
v0000000000bbdff0_0 .var "ID_Bit23_0", 23 0;
v0000000000bbe090_0 .var "ID_Bit31_0", 31 0;
v0000000000bbd190_0 .var "ID_Bit31_28", 3 0;
v0000000000bbdf50_0 .var "ID_Bit3_0", 3 0;
v0000000000bbcbf0_0 .var "ID_Next_PC", 31 0;
v0000000000bbd7d0_0 .net "PC4", 31 0, L_0000000000c37e40;  alias, 1 drivers
v0000000000bbd410_0 .net "Reset", 0 0, v0000000000c275f0_0;  1 drivers
v0000000000bbd910_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000bbd4b0_0 .net "nop", 0 0, v0000000000b7bc50_0;  alias, 1 drivers
S_0000000000a573c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 537, 2 1134 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000bbcc90_0 .net "MEM_RF_Enable", 0 0, v0000000000b7b570_0;  alias, 1 drivers
v0000000000bbd230_0 .net "MEM_load_instr", 0 0, v0000000000b7b9d0_0;  alias, 1 drivers
v0000000000bbcd30_0 .var "WB_RF_Enable", 0 0;
v0000000000bbcf10_0 .var "WB_load_instr", 0 0;
v0000000000bbe270_0 .net "alu_out", 31 0, v0000000000b7a2b0_0;  alias, 1 drivers
v0000000000bbd2d0_0 .net "bit15_12", 3 0, v0000000000b7a490_0;  alias, 1 drivers
v0000000000bbdcd0_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000bbe310_0 .net "data_r_out", 31 0, v0000000000c16090_0;  alias, 1 drivers
v0000000000bbe3b0_0 .var "wb_alu_out", 31 0;
v0000000000bbc830_0 .var "wb_bit15_12", 3 0;
v0000000000bbcdd0_0 .var "wb_data_r_out", 31 0;
S_0000000000a57550 .scope module, "Status_register" "Status_register" 2 197, 2 794 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000bbd870_0 .net "S", 0 0, L_0000000000c38518;  alias, 1 drivers
v0000000000bbe450_0 .net "cc_in", 3 0, L_0000000000c36d60;  alias, 1 drivers
v0000000000bbe4f0_0 .var "cc_out", 3 0;
v0000000000bbd0f0_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
S_0000000000a922e0 .scope module, "alu_1" "alu" 2 153, 3 4 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bbce70_0 .net "A", 31 0, L_0000000000ba9810;  alias, 1 drivers
v0000000000bbc970_0 .net "Alu_Out", 3 0, L_0000000000c37260;  alias, 1 drivers
L_0000000000c385a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bbe590_0 .net "B", 31 0, L_0000000000c385a8;  1 drivers
L_0000000000c38638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bbcb50_0 .net "Cin", 0 0, L_0000000000c38638;  1 drivers
L_0000000000c385f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bbdeb0_0 .net "OPS", 3 0, L_0000000000c385f0;  1 drivers
v0000000000bbe630_0 .var "OPS_result", 32 0;
v0000000000bbdaf0_0 .net "S", 31 0, L_0000000000c37e40;  alias, 1 drivers
v0000000000bbde10_0 .net *"_ivl_11", 0 0, L_0000000000c37620;  1 drivers
v0000000000bbc790_0 .net *"_ivl_16", 0 0, L_0000000000c37b20;  1 drivers
v0000000000bbc8d0_0 .net *"_ivl_3", 0 0, L_0000000000c37ee0;  1 drivers
v0000000000bbca10_0 .net *"_ivl_7", 0 0, L_0000000000c371c0;  1 drivers
v0000000000bbd550_0 .var/i "ol", 31 0;
v0000000000bbcab0_0 .var/i "tc", 31 0;
v0000000000bbd9b0_0 .var/i "tn", 31 0;
v0000000000bbdb90_0 .var/i "tv", 31 0;
v0000000000bbda50_0 .var/i "tz", 31 0;
E_0000000000b8fbb0/0 .event edge, v0000000000bbdeb0_0, v0000000000bbce70_0, v0000000000bbe590_0, v0000000000bbcb50_0;
E_0000000000b8fbb0/1 .event edge, v0000000000bbe630_0, v0000000000bbd550_0;
E_0000000000b8fbb0 .event/or E_0000000000b8fbb0/0, E_0000000000b8fbb0/1;
L_0000000000c37ee0 .part v0000000000bbd9b0_0, 0, 1;
L_0000000000c371c0 .part v0000000000bbda50_0, 0, 1;
L_0000000000c37620 .part v0000000000bbcab0_0, 0, 1;
L_0000000000c37260 .concat8 [ 1 1 1 1], L_0000000000c37b20, L_0000000000c37620, L_0000000000c371c0, L_0000000000c37ee0;
L_0000000000c37b20 .part v0000000000bbdb90_0, 0, 1;
L_0000000000c37e40 .part v0000000000bbe630_0, 0, 32;
S_0000000000a92470 .scope module, "alu_2" "alu" 2 222, 3 4 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bbdc30_0 .net "A", 31 0, L_0000000000ba9dc0;  alias, 1 drivers
v0000000000bbdd70_0 .net "Alu_Out", 3 0, L_0000000000c373a0;  alias, 1 drivers
v0000000000c14d00_0 .net "B", 31 0, v0000000000bbcbf0_0;  alias, 1 drivers
L_0000000000c386c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c13ea0_0 .net "Cin", 0 0, L_0000000000c386c8;  1 drivers
L_0000000000c38680 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c13540_0 .net "OPS", 3 0, L_0000000000c38680;  1 drivers
v0000000000c14080_0 .var "OPS_result", 32 0;
v0000000000c15020_0 .net "S", 31 0, L_0000000000c38160;  alias, 1 drivers
v0000000000c14940_0 .net *"_ivl_11", 0 0, L_0000000000c37580;  1 drivers
v0000000000c135e0_0 .net *"_ivl_16", 0 0, L_0000000000c37300;  1 drivers
v0000000000c14ee0_0 .net *"_ivl_3", 0 0, L_0000000000c37a80;  1 drivers
v0000000000c13ae0_0 .net *"_ivl_7", 0 0, L_0000000000c37f80;  1 drivers
v0000000000c13b80_0 .var/i "ol", 31 0;
v0000000000c14620_0 .var/i "tc", 31 0;
v0000000000c15160_0 .var/i "tn", 31 0;
v0000000000c15200_0 .var/i "tv", 31 0;
v0000000000c13c20_0 .var/i "tz", 31 0;
E_0000000000b8fdf0/0 .event edge, v0000000000c13540_0, v0000000000bbdc30_0, v0000000000bbcbf0_0, v0000000000c13ea0_0;
E_0000000000b8fdf0/1 .event edge, v0000000000c14080_0, v0000000000c13b80_0;
E_0000000000b8fdf0 .event/or E_0000000000b8fdf0/0, E_0000000000b8fdf0/1;
L_0000000000c37a80 .part v0000000000c15160_0, 0, 1;
L_0000000000c37f80 .part v0000000000c13c20_0, 0, 1;
L_0000000000c37580 .part v0000000000c14620_0, 0, 1;
L_0000000000c373a0 .concat8 [ 1 1 1 1], L_0000000000c37300, L_0000000000c37580, L_0000000000c37f80, L_0000000000c37a80;
L_0000000000c37300 .part v0000000000c15200_0, 0, 1;
L_0000000000c38160 .part v0000000000c14080_0, 0, 32;
S_0000000000a92600 .scope module, "alu_main" "alu" 2 411, 3 4 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c141c0_0 .net "A", 31 0, v0000000000ab4760_0;  alias, 1 drivers
v0000000000c13860_0 .net "Alu_Out", 3 0, L_0000000000c36d60;  alias, 1 drivers
v0000000000c14760_0 .net "B", 31 0, L_0000000000ba9570;  alias, 1 drivers
v0000000000c15340_0 .net "Cin", 0 0, v0000000000c254d0_0;  alias, 1 drivers
v0000000000c14f80_0 .net "OPS", 3 0, v0000000000b7a530_0;  alias, 1 drivers
v0000000000c14260_0 .var "OPS_result", 32 0;
v0000000000c14da0_0 .net "S", 31 0, L_0000000000c36e00;  alias, 1 drivers
v0000000000c14e40_0 .net *"_ivl_11", 0 0, L_0000000000c38200;  1 drivers
v0000000000c134a0_0 .net *"_ivl_16", 0 0, L_0000000000c37080;  1 drivers
v0000000000c13e00_0 .net *"_ivl_3", 0 0, L_0000000000c380c0;  1 drivers
v0000000000c144e0_0 .net *"_ivl_7", 0 0, L_0000000000c379e0;  1 drivers
v0000000000c14300_0 .var/i "ol", 31 0;
v0000000000c13680_0 .var/i "tc", 31 0;
v0000000000c146c0_0 .var/i "tn", 31 0;
v0000000000c150c0_0 .var/i "tv", 31 0;
v0000000000c143a0_0 .var/i "tz", 31 0;
E_0000000000b903b0/0 .event edge, v0000000000b7a530_0, v0000000000ab4760_0, v0000000000c14760_0, v0000000000c15340_0;
E_0000000000b903b0/1 .event edge, v0000000000c14260_0, v0000000000c14300_0;
E_0000000000b903b0 .event/or E_0000000000b903b0/0, E_0000000000b903b0/1;
L_0000000000c380c0 .part v0000000000c146c0_0, 0, 1;
L_0000000000c379e0 .part v0000000000c143a0_0, 0, 1;
L_0000000000c38200 .part v0000000000c13680_0, 0, 1;
L_0000000000c36d60 .concat8 [ 1 1 1 1], L_0000000000c37080, L_0000000000c38200, L_0000000000c379e0, L_0000000000c380c0;
L_0000000000c37080 .part v0000000000c150c0_0, 0, 1;
L_0000000000c36e00 .part v0000000000c14260_0, 0, 32;
S_0000000000ab1510 .scope module, "control_unit1" "control_unit" 2 323, 2 635 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000ba9500 .functor BUFZ 1, v0000000000c14b20_0, C4<0>, C4<0>, C4<0>;
L_0000000000ba9f10 .functor BUFZ 1, v0000000000c13cc0_0, C4<0>, C4<0>, C4<0>;
v0000000000c14800_0 .net "A", 31 0, v0000000000bbe090_0;  alias, 1 drivers
v0000000000c148a0_0 .net "C_U_out", 6 0, L_0000000000c37800;  alias, 1 drivers
v0000000000c13720_0 .net "ID_B_instr", 0 0, L_0000000000ba9500;  alias, 1 drivers
v0000000000c14c60_0 .net "MemReadWrite", 0 0, L_0000000000ba9f10;  alias, 1 drivers
v0000000000c152a0_0 .net "Reset", 0 0, v0000000000c275f0_0;  alias, 1 drivers
v0000000000c137c0_0 .net *"_ivl_11", 0 0, v0000000000c13a40_0;  1 drivers
v0000000000c14a80_0 .net *"_ivl_18", 3 0, v0000000000c14440_0;  1 drivers
v0000000000c13900_0 .net *"_ivl_3", 0 0, v0000000000c14bc0_0;  1 drivers
v0000000000c149e0_0 .net *"_ivl_7", 0 0, v0000000000c14120_0;  1 drivers
v0000000000c14440_0 .var "alu_op", 3 0;
v0000000000c139a0_0 .var "b_bl", 0 0;
v0000000000c14b20_0 .var "b_instr", 0 0;
v0000000000c14580_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c13d60_0 .var "instr", 2 0;
v0000000000c13f40_0 .var "l", 0 0;
v0000000000c13a40_0 .var "l_instr", 0 0;
v0000000000c13cc0_0 .var "m_rw", 0 0;
v0000000000c13fe0_0 .var "r_sr_off", 0 0;
v0000000000c14120_0 .var "rf_instr", 0 0;
v0000000000c14bc0_0 .var "s_imm", 0 0;
v0000000000c16630_0 .var "u", 0 0;
E_0000000000b904b0/0 .event edge, v0000000000bbd410_0, v0000000000bbe090_0, v0000000000c13d60_0, v0000000000c13f40_0;
E_0000000000b904b0/1 .event edge, v0000000000c16630_0, v0000000000c13fe0_0, v0000000000c139a0_0;
E_0000000000b904b0 .event/or E_0000000000b904b0/0, E_0000000000b904b0/1;
L_0000000000c37800 .concat8 [ 1 1 4 1], v0000000000c14120_0, v0000000000c13a40_0, v0000000000c14440_0, v0000000000c14bc0_0;
S_0000000000ab16a0 .scope module, "data_ram" "data_ram256x8" 2 509, 2 1186 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c16a90_0 .net "Address", 31 0, v0000000000b7a2b0_0;  alias, 1 drivers
v0000000000c161d0_0 .net "DataIn", 31 0, v0000000000b7ad50_0;  alias, 1 drivers
v0000000000c16090_0 .var "DataOut", 31 0;
v0000000000c172b0 .array "Mem", 255 0, 7 0;
v0000000000c15c30_0 .net "ReadWrite", 0 0, v0000000000b7b6b0_0;  alias, 1 drivers
v0000000000c15910_0 .net "Size", 0 0, o0000000000bc5ba8;  alias, 0 drivers
E_0000000000b90930/0 .event edge, v0000000000c15910_0, v0000000000b7ad50_0, v0000000000b7a2b0_0, v0000000000b7b6b0_0;
E_0000000000b90930/1 .event edge, v0000000000bbe310_0;
E_0000000000b90930 .event/or E_0000000000b90930/0, E_0000000000b90930/1;
S_0000000000ab1830 .scope module, "h_u" "hazard_unit" 2 580, 2 1327 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c16d10_0 .net "EX_Bit15_12", 3 0, v0000000000b743a0_0;  alias, 1 drivers
v0000000000c16310_0 .net "EX_RF_Enable", 0 0, v0000000000b74da0_0;  alias, 1 drivers
v0000000000c17170_0 .net "EX_load_instr", 0 0, v0000000000b75200_0;  alias, 1 drivers
v0000000000c15870_0 .net "ID_Bit19_16", 3 0, v0000000000bbe130_0;  alias, 1 drivers
v0000000000c169f0_0 .net "ID_Bit3_0", 3 0, v0000000000bbdf50_0;  alias, 1 drivers
v0000000000c163b0_0 .var "IF_ID_load", 0 0;
v0000000000c16810_0 .net "MEM_Bit15_12", 3 0, v0000000000b7a490_0;  alias, 1 drivers
v0000000000c16b30_0 .net "MEM_RF_Enable", 0 0, v0000000000b7b570_0;  alias, 1 drivers
v0000000000c159b0_0 .var "MUX1_signal", 1 0;
v0000000000c157d0_0 .var "MUX2_signal", 1 0;
v0000000000c15eb0_0 .var "MUX3_signal", 1 0;
v0000000000c15b90_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c17350_0 .var "PC_RF_load", 0 0;
v0000000000c17210_0 .net "WB_Bit15_12", 3 0, v0000000000bbc830_0;  alias, 1 drivers
v0000000000c168b0_0 .net "WB_RF_Enable", 0 0, v0000000000bbcd30_0;  alias, 1 drivers
v0000000000c15550_0 .net "clk", 0 0, v0000000000c27f50_0;  alias, 1 drivers
S_0000000000a4fd10 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 337, 2 1251 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000ba9e30 .functor BUFZ 7, v0000000000c15f50_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c16bd0_0 .net "C_U", 6 0, L_0000000000c37800;  alias, 1 drivers
v0000000000c16950_0 .net "HF_U", 0 0, v0000000000c15b90_0;  alias, 1 drivers
v0000000000c154b0_0 .net "MUX_Out", 6 0, L_0000000000ba9e30;  alias, 1 drivers
v0000000000c15f50_0 .var "salida", 6 0;
E_0000000000b903f0 .event edge, v0000000000c15b90_0, v0000000000b748a0_0;
S_0000000000a4fea0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 130, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba9ab0 .functor BUFZ 32, v0000000000c170d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c15ff0_0 .net "A", 31 0, L_0000000000ba95e0;  alias, 1 drivers
L_0000000000c38560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000c17030_0 .net "B", 31 0, L_0000000000c38560;  1 drivers
v0000000000c16130_0 .net "MUX_Out", 31 0, L_0000000000ba9ab0;  alias, 1 drivers
v0000000000c170d0_0 .var "salida", 31 0;
v0000000000c16770_0 .net "sig", 0 0, v0000000000c275f0_0;  alias, 1 drivers
E_0000000000b90030 .event edge, v0000000000bbd410_0, v0000000000c15ff0_0, v0000000000c17030_0;
S_0000000000a50030 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 128, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba95e0 .functor BUFZ 32, v0000000000c16590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c164f0_0 .net "A", 31 0, L_0000000000c37e40;  alias, 1 drivers
v0000000000c16270_0 .net "B", 31 0, L_0000000000c38160;  alias, 1 drivers
v0000000000c16c70_0 .net "MUX_Out", 31 0, L_0000000000ba95e0;  alias, 1 drivers
v0000000000c16590_0 .var "salida", 31 0;
v0000000000c16db0_0 .net "sig", 0 0, v0000000000b7bc50_0;  alias, 1 drivers
E_0000000000b90630 .event edge, v0000000000b7bc50_0, v0000000000bbd7d0_0, v0000000000c15020_0;
S_0000000000c18140 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 441, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba9570 .functor BUFZ 32, v0000000000c155f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c15730_0 .net "A", 31 0, v0000000000bbe1d0_0;  alias, 1 drivers
v0000000000c16e50_0 .net "B", 31 0, v0000000000c26290_0;  alias, 1 drivers
v0000000000c16450_0 .net "MUX_Out", 31 0, L_0000000000ba9570;  alias, 1 drivers
v0000000000c155f0_0 .var "salida", 31 0;
v0000000000c15a50_0 .net "sig", 0 0, v0000000000b746c0_0;  alias, 1 drivers
E_0000000000b90830 .event edge, v0000000000b746c0_0, v0000000000bbe1d0_0, v0000000000c16e50_0;
S_0000000000c17fb0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 523, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba9730 .functor BUFZ 32, v0000000000c15d70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c15690_0 .net "A", 31 0, v0000000000c16090_0;  alias, 1 drivers
v0000000000c15af0_0 .net "B", 31 0, v0000000000b7a2b0_0;  alias, 1 drivers
v0000000000c15cd0_0 .net "MUX_Out", 31 0, L_0000000000ba9730;  alias, 1 drivers
v0000000000c15d70_0 .var "salida", 31 0;
v0000000000c16ef0_0 .net "sig", 0 0, o0000000000bc65c8;  alias, 0 drivers
E_0000000000b906b0 .event edge, v0000000000c16ef0_0, v0000000000bbe310_0, v0000000000b7a2b0_0;
S_0000000000c182d0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 560, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000baa4c0 .functor BUFZ 32, v0000000000c19dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c15e10_0 .net "A", 31 0, v0000000000bbcdd0_0;  alias, 1 drivers
v0000000000c16f90_0 .net "B", 31 0, v0000000000bbe3b0_0;  alias, 1 drivers
v0000000000c166d0_0 .net "MUX_Out", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c19dd0_0 .var "salida", 31 0;
v0000000000c18f70_0 .net "sig", 0 0, v0000000000bbcf10_0;  alias, 1 drivers
E_0000000000b8feb0 .event edge, v0000000000bbcf10_0, v0000000000bbcdd0_0, v0000000000bbe3b0_0;
S_0000000000c177e0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 235, 2 1274 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba9d50 .functor BUFZ 32, v0000000000c18cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c18930_0 .net "A", 31 0, L_0000000000c37e40;  alias, 1 drivers
v0000000000c19330_0 .net "B", 31 0, L_0000000000c38160;  alias, 1 drivers
v0000000000c19970_0 .net "MUX_Out", 31 0, L_0000000000ba9d50;  alias, 1 drivers
v0000000000c18cf0_0 .var "salida", 31 0;
v0000000000c19470_0 .net "sig", 0 0, v0000000000b7bc50_0;  alias, 1 drivers
S_0000000000c17c90 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 277, 2 1226 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000baa370 .functor BUFZ 32, v0000000000c195b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c18890_0 .net "A_O", 31 0, L_0000000000c36e00;  alias, 1 drivers
v0000000000c19fb0_0 .net "HF_U", 1 0, v0000000000c159b0_0;  alias, 1 drivers
v0000000000c19d30_0 .net "MUX_Out", 31 0, L_0000000000baa370;  alias, 1 drivers
v0000000000c19510_0 .net "M_O", 31 0, L_0000000000ba9730;  alias, 1 drivers
v0000000000c18c50_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c19f10_0 .net "X", 31 0, v0000000000c1ed30_0;  alias, 1 drivers
v0000000000c195b0_0 .var "salida", 31 0;
E_0000000000b8fc70/0 .event edge, v0000000000c159b0_0, v0000000000c19f10_0, v0000000000b7b750_0, v0000000000c15cd0_0;
E_0000000000b8fc70/1 .event edge, v0000000000c166d0_0;
E_0000000000b8fc70 .event/or E_0000000000b8fc70/0, E_0000000000b8fc70/1;
S_0000000000c174c0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 292, 2 1226 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000ba92d0 .functor BUFZ 32, v0000000000c19ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c184d0_0 .net "A_O", 31 0, L_0000000000c36e00;  alias, 1 drivers
v0000000000c1a190_0 .net "HF_U", 1 0, v0000000000c157d0_0;  alias, 1 drivers
v0000000000c1a230_0 .net "MUX_Out", 31 0, L_0000000000ba92d0;  alias, 1 drivers
v0000000000c189d0_0 .net "M_O", 31 0, L_0000000000ba9730;  alias, 1 drivers
v0000000000c187f0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c190b0_0 .net "X", 31 0, v0000000000c201d0_0;  alias, 1 drivers
v0000000000c19ab0_0 .var "salida", 31 0;
E_0000000000b8fef0/0 .event edge, v0000000000c157d0_0, v0000000000c190b0_0, v0000000000b7b750_0, v0000000000c15cd0_0;
E_0000000000b8fef0/1 .event edge, v0000000000c166d0_0;
E_0000000000b8fef0 .event/or E_0000000000b8fef0/0, E_0000000000b8fef0/1;
S_0000000000c17e20 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 306, 2 1226 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000baa760 .functor BUFZ 32, v0000000000c19e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1a050_0 .net "A_O", 31 0, L_0000000000c36e00;  alias, 1 drivers
v0000000000c18bb0_0 .net "HF_U", 1 0, v0000000000c15eb0_0;  alias, 1 drivers
v0000000000c18d90_0 .net "MUX_Out", 31 0, L_0000000000baa760;  alias, 1 drivers
v0000000000c19150_0 .net "M_O", 31 0, L_0000000000ba9730;  alias, 1 drivers
v0000000000c1a0f0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1a2d0_0 .net "X", 31 0, v0000000000c1f4b0_0;  alias, 1 drivers
v0000000000c19e70_0 .var "salida", 31 0;
E_0000000000b8fb70/0 .event edge, v0000000000c15eb0_0, v0000000000c1a2d0_0, v0000000000b7b750_0, v0000000000c15cd0_0;
E_0000000000b8fb70/1 .event edge, v0000000000c166d0_0;
E_0000000000b8fb70 .event/or E_0000000000b8fb70/0, E_0000000000b8fb70/1;
S_0000000000c17b00 .scope module, "ram1" "inst_ram256x8" 2 82, 2 1154 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c19b50_0 .net "Address", 31 0, L_0000000000ba9810;  alias, 1 drivers
v0000000000c191f0_0 .var "DataOut", 31 0;
v0000000000c18a70 .array "Mem", 255 0, 7 0;
v0000000000c19290_0 .net "Reset", 0 0, v0000000000c275f0_0;  alias, 1 drivers
E_0000000000b8fbf0 .event edge, v0000000000bbd410_0, v0000000000bbce70_0, v0000000000bbd050_0;
S_0000000000c17650 .scope module, "register_file_1" "register_file" 2 254, 4 6 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000ba9810 .functor BUFZ 32, v0000000000c1da30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c1e6f0_0 .net "C", 3 0, o0000000000bc8098;  alias, 0 drivers
v0000000000c1e830_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c217b0_0 .net "E", 15 0, v0000000000c1d850_0;  1 drivers
v0000000000c212b0_0 .net "MO", 31 0, v0000000000c20450_0;  1 drivers
v0000000000c21e90_0 .net "PA", 31 0, v0000000000c1ed30_0;  alias, 1 drivers
v0000000000c21170_0 .net "PB", 31 0, v0000000000c201d0_0;  alias, 1 drivers
v0000000000c20d10_0 .net "PCLd", 0 0, v0000000000c17350_0;  alias, 1 drivers
v0000000000c21f30_0 .net "PCin", 31 0, L_0000000000ba9ab0;  alias, 1 drivers
v0000000000c20db0_0 .net "PCout", 31 0, L_0000000000ba9810;  alias, 1 drivers
v0000000000c21210_0 .net "PD", 31 0, v0000000000c1f4b0_0;  alias, 1 drivers
v0000000000c21ad0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c21c10_0 .net "Q0", 31 0, v0000000000c18570_0;  1 drivers
v0000000000c22070_0 .net "Q1", 31 0, v0000000000c19790_0;  1 drivers
v0000000000c21df0_0 .net "Q10", 31 0, v0000000000c18e30_0;  1 drivers
v0000000000c22250_0 .net "Q11", 31 0, v0000000000c198d0_0;  1 drivers
v0000000000c21b70_0 .net "Q12", 31 0, v0000000000c1c950_0;  1 drivers
v0000000000c21530_0 .net "Q13", 31 0, v0000000000c1e110_0;  1 drivers
v0000000000c21cb0_0 .net "Q14", 31 0, v0000000000c1dc10_0;  1 drivers
v0000000000c20ef0_0 .net "Q15", 31 0, v0000000000c1da30_0;  1 drivers
v0000000000c21d50_0 .net "Q2", 31 0, v0000000000c1d710_0;  1 drivers
v0000000000c21350_0 .net "Q3", 31 0, v0000000000c1ca90_0;  1 drivers
v0000000000c21850_0 .net "Q4", 31 0, v0000000000c1dcb0_0;  1 drivers
v0000000000c213f0_0 .net "Q5", 31 0, v0000000000c1d0d0_0;  1 drivers
v0000000000c21490_0 .net "Q6", 31 0, v0000000000c1df30_0;  1 drivers
v0000000000c22110_0 .net "Q7", 31 0, v0000000000c1e2f0_0;  1 drivers
v0000000000c221b0_0 .net "Q8", 31 0, v0000000000c1d210_0;  1 drivers
v0000000000c222f0_0 .net "Q9", 31 0, v0000000000c1c810_0;  1 drivers
v0000000000c215d0_0 .net "RFLd", 0 0, o0000000000bc80f8;  alias, 0 drivers
v0000000000c21fd0_0 .net "RST", 0 0, v0000000000c275f0_0;  alias, 1 drivers
v0000000000c22390_0 .net "SA", 3 0, v0000000000bbe130_0;  alias, 1 drivers
v0000000000c21670_0 .net "SB", 3 0, v0000000000bbdf50_0;  alias, 1 drivers
v0000000000c21710_0 .net "SD", 3 0, o0000000000bc8878;  alias, 0 drivers
L_0000000000c37bc0 .part v0000000000c1d850_0, 0, 1;
L_0000000000c383e0 .part v0000000000c1d850_0, 1, 1;
L_0000000000c382a0 .part v0000000000c1d850_0, 2, 1;
L_0000000000c37440 .part v0000000000c1d850_0, 3, 1;
L_0000000000c37c60 .part v0000000000c1d850_0, 4, 1;
L_0000000000c38340 .part v0000000000c1d850_0, 5, 1;
L_0000000000c374e0 .part v0000000000c1d850_0, 6, 1;
L_0000000000c36ea0 .part v0000000000c1d850_0, 7, 1;
L_0000000000c378a0 .part v0000000000c1d850_0, 8, 1;
L_0000000000c38020 .part v0000000000c1d850_0, 9, 1;
L_0000000000c37940 .part v0000000000c1d850_0, 10, 1;
L_0000000000c376c0 .part v0000000000c1d850_0, 11, 1;
L_0000000000c37760 .part v0000000000c1d850_0, 12, 1;
L_0000000000c37d00 .part v0000000000c1d850_0, 13, 1;
L_0000000000c36f40 .part v0000000000c1d850_0, 14, 1;
L_0000000000c37da0 .part v0000000000c1d850_0, 15, 1;
S_0000000000c17970 .scope module, "R0" "register" 4 33, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1a370_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c18b10_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c18570_0 .var "Q", 31 0;
v0000000000c18610_0 .net "RFLd", 0 0, L_0000000000c37bc0;  1 drivers
S_0000000000c1bac0 .scope module, "R1" "register" 4 34, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c196f0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c186b0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c19790_0 .var "Q", 31 0;
v0000000000c193d0_0 .net "RFLd", 0 0, L_0000000000c383e0;  1 drivers
S_0000000000c1ae40 .scope module, "R10" "register" 4 43, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c18750_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c19650_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c18e30_0 .var "Q", 31 0;
v0000000000c18ed0_0 .net "RFLd", 0 0, L_0000000000c37940;  1 drivers
S_0000000000c1a800 .scope module, "R11" "register" 4 44, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c19010_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c19830_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c198d0_0 .var "Q", 31 0;
v0000000000c19a10_0 .net "RFLd", 0 0, L_0000000000c376c0;  1 drivers
S_0000000000c1a990 .scope module, "R12" "register" 4 45, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c19bf0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c19c90_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1c950_0 .var "Q", 31 0;
v0000000000c1d670_0 .net "RFLd", 0 0, L_0000000000c37760;  1 drivers
S_0000000000c1bde0 .scope module, "R13" "register" 4 46, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1dad0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1ddf0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1e110_0 .var "Q", 31 0;
v0000000000c1e070_0 .net "RFLd", 0 0, L_0000000000c37d00;  1 drivers
S_0000000000c1b160 .scope module, "R14" "register" 4 47, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1e390_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1c8b0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1dc10_0 .var "Q", 31 0;
v0000000000c1c9f0_0 .net "RFLd", 0 0, L_0000000000c36f40;  1 drivers
S_0000000000c1ab20 .scope module, "R15" "PCregister" 4 48, 4 151 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000c1d2b0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1d8f0_0 .net "PCin", 31 0, L_0000000000ba9ab0;  alias, 1 drivers
v0000000000c1db70_0 .net "PW", 31 0, v0000000000c20450_0;  alias, 1 drivers
v0000000000c1da30_0 .var "Q", 31 0;
v0000000000c1d030_0 .net "RFLd", 0 0, L_0000000000c37da0;  1 drivers
v0000000000c1cdb0_0 .net "RST", 0 0, v0000000000c275f0_0;  alias, 1 drivers
E_0000000000b90870 .event posedge, v0000000000bbd410_0, v0000000000b7af30_0;
S_0000000000c1c290 .scope module, "R2" "register" 4 35, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1d3f0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1d5d0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1d710_0 .var "Q", 31 0;
v0000000000c1c4f0_0 .net "RFLd", 0 0, L_0000000000c382a0;  1 drivers
S_0000000000c1b610 .scope module, "R3" "register" 4 36, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1d7b0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1cb30_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1ca90_0 .var "Q", 31 0;
v0000000000c1cf90_0 .net "RFLd", 0 0, L_0000000000c37440;  1 drivers
S_0000000000c1bf70 .scope module, "R4" "register" 4 37, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1cbd0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1e1b0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1dcb0_0 .var "Q", 31 0;
v0000000000c1c630_0 .net "RFLd", 0 0, L_0000000000c37c60;  1 drivers
S_0000000000c1afd0 .scope module, "R5" "register" 4 38, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1de90_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1e250_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1d0d0_0 .var "Q", 31 0;
v0000000000c1dd50_0 .net "RFLd", 0 0, L_0000000000c38340;  1 drivers
S_0000000000c1bc50 .scope module, "R6" "register" 4 39, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1cc70_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1d490_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1df30_0 .var "Q", 31 0;
v0000000000c1ce50_0 .net "RFLd", 0 0, L_0000000000c374e0;  1 drivers
S_0000000000c1acb0 .scope module, "R7" "register" 4 40, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1c770_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1d530_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1e2f0_0 .var "Q", 31 0;
v0000000000c1dfd0_0 .net "RFLd", 0 0, L_0000000000c36ea0;  1 drivers
S_0000000000c1c100 .scope module, "R8" "register" 4 41, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1c590_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1cd10_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1d210_0 .var "Q", 31 0;
v0000000000c1d170_0 .net "RFLd", 0 0, L_0000000000c378a0;  1 drivers
S_0000000000c1a4e0 .scope module, "R9" "register" 4 42, 4 136 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c1c6d0_0 .net "CLK", 0 0, v0000000000c27f50_0;  alias, 1 drivers
v0000000000c1cef0_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
v0000000000c1c810_0 .var "Q", 31 0;
v0000000000c1d990_0 .net "RFLd", 0 0, L_0000000000c38020;  1 drivers
S_0000000000c1b2f0 .scope module, "bc" "binary_decoder" 4 19, 4 53 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c1d350_0 .net "C", 3 0, o0000000000bc8098;  alias, 0 drivers
v0000000000c1d850_0 .var "E", 15 0;
v0000000000c1f230_0 .net "Ld", 0 0, o0000000000bc80f8;  alias, 0 drivers
E_0000000000b908b0 .event edge, v0000000000c1f230_0, v0000000000c1d350_0;
S_0000000000c1b480 .scope module, "muxA" "multiplexer" 4 22, 4 85 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c1f550_0 .net "I0", 31 0, v0000000000c18570_0;  alias, 1 drivers
v0000000000c1ebf0_0 .net "I1", 31 0, v0000000000c19790_0;  alias, 1 drivers
v0000000000c1f910_0 .net "I10", 31 0, v0000000000c18e30_0;  alias, 1 drivers
v0000000000c1fcd0_0 .net "I11", 31 0, v0000000000c198d0_0;  alias, 1 drivers
v0000000000c1fd70_0 .net "I12", 31 0, v0000000000c1c950_0;  alias, 1 drivers
v0000000000c1e8d0_0 .net "I13", 31 0, v0000000000c1e110_0;  alias, 1 drivers
v0000000000c1ea10_0 .net "I14", 31 0, v0000000000c1dc10_0;  alias, 1 drivers
v0000000000c1e970_0 .net "I15", 31 0, v0000000000c1da30_0;  alias, 1 drivers
v0000000000c1ec90_0 .net "I2", 31 0, v0000000000c1d710_0;  alias, 1 drivers
v0000000000c1f9b0_0 .net "I3", 31 0, v0000000000c1ca90_0;  alias, 1 drivers
v0000000000c1eab0_0 .net "I4", 31 0, v0000000000c1dcb0_0;  alias, 1 drivers
v0000000000c1faf0_0 .net "I5", 31 0, v0000000000c1d0d0_0;  alias, 1 drivers
v0000000000c1edd0_0 .net "I6", 31 0, v0000000000c1df30_0;  alias, 1 drivers
v0000000000c1fa50_0 .net "I7", 31 0, v0000000000c1e2f0_0;  alias, 1 drivers
v0000000000c1f7d0_0 .net "I8", 31 0, v0000000000c1d210_0;  alias, 1 drivers
v0000000000c20590_0 .net "I9", 31 0, v0000000000c1c810_0;  alias, 1 drivers
v0000000000c1ed30_0 .var "P", 31 0;
v0000000000c1f5f0_0 .net "S", 3 0, v0000000000bbe130_0;  alias, 1 drivers
E_0000000000b902f0/0 .event edge, v0000000000c1da30_0, v0000000000c1dc10_0, v0000000000c1e110_0, v0000000000c1c950_0;
E_0000000000b902f0/1 .event edge, v0000000000c198d0_0, v0000000000c18e30_0, v0000000000c1c810_0, v0000000000c1d210_0;
E_0000000000b902f0/2 .event edge, v0000000000c1e2f0_0, v0000000000c1df30_0, v0000000000c1d0d0_0, v0000000000c1dcb0_0;
E_0000000000b902f0/3 .event edge, v0000000000c1ca90_0, v0000000000c1d710_0, v0000000000c19790_0, v0000000000c18570_0;
E_0000000000b902f0/4 .event edge, v0000000000bbe130_0;
E_0000000000b902f0 .event/or E_0000000000b902f0/0, E_0000000000b902f0/1, E_0000000000b902f0/2, E_0000000000b902f0/3, E_0000000000b902f0/4;
S_0000000000c1a670 .scope module, "muxB" "multiplexer" 4 23, 4 85 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c20630_0 .net "I0", 31 0, v0000000000c18570_0;  alias, 1 drivers
v0000000000c20130_0 .net "I1", 31 0, v0000000000c19790_0;  alias, 1 drivers
v0000000000c209f0_0 .net "I10", 31 0, v0000000000c18e30_0;  alias, 1 drivers
v0000000000c1ee70_0 .net "I11", 31 0, v0000000000c198d0_0;  alias, 1 drivers
v0000000000c1fff0_0 .net "I12", 31 0, v0000000000c1c950_0;  alias, 1 drivers
v0000000000c1fc30_0 .net "I13", 31 0, v0000000000c1e110_0;  alias, 1 drivers
v0000000000c203b0_0 .net "I14", 31 0, v0000000000c1dc10_0;  alias, 1 drivers
v0000000000c1e790_0 .net "I15", 31 0, v0000000000c1da30_0;  alias, 1 drivers
v0000000000c1f870_0 .net "I2", 31 0, v0000000000c1d710_0;  alias, 1 drivers
v0000000000c206d0_0 .net "I3", 31 0, v0000000000c1ca90_0;  alias, 1 drivers
v0000000000c1efb0_0 .net "I4", 31 0, v0000000000c1dcb0_0;  alias, 1 drivers
v0000000000c1ef10_0 .net "I5", 31 0, v0000000000c1d0d0_0;  alias, 1 drivers
v0000000000c1f0f0_0 .net "I6", 31 0, v0000000000c1df30_0;  alias, 1 drivers
v0000000000c204f0_0 .net "I7", 31 0, v0000000000c1e2f0_0;  alias, 1 drivers
v0000000000c1f690_0 .net "I8", 31 0, v0000000000c1d210_0;  alias, 1 drivers
v0000000000c20810_0 .net "I9", 31 0, v0000000000c1c810_0;  alias, 1 drivers
v0000000000c201d0_0 .var "P", 31 0;
v0000000000c20090_0 .net "S", 3 0, v0000000000bbdf50_0;  alias, 1 drivers
E_0000000000b90530/0 .event edge, v0000000000c1da30_0, v0000000000c1dc10_0, v0000000000c1e110_0, v0000000000c1c950_0;
E_0000000000b90530/1 .event edge, v0000000000c198d0_0, v0000000000c18e30_0, v0000000000c1c810_0, v0000000000c1d210_0;
E_0000000000b90530/2 .event edge, v0000000000c1e2f0_0, v0000000000c1df30_0, v0000000000c1d0d0_0, v0000000000c1dcb0_0;
E_0000000000b90530/3 .event edge, v0000000000c1ca90_0, v0000000000c1d710_0, v0000000000c19790_0, v0000000000c18570_0;
E_0000000000b90530/4 .event edge, v0000000000bbdf50_0;
E_0000000000b90530 .event/or E_0000000000b90530/0, E_0000000000b90530/1, E_0000000000b90530/2, E_0000000000b90530/3, E_0000000000b90530/4;
S_0000000000c1b7a0 .scope module, "muxD" "multiplexer" 4 24, 4 85 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c1feb0_0 .net "I0", 31 0, v0000000000c18570_0;  alias, 1 drivers
v0000000000c1e5b0_0 .net "I1", 31 0, v0000000000c19790_0;  alias, 1 drivers
v0000000000c208b0_0 .net "I10", 31 0, v0000000000c18e30_0;  alias, 1 drivers
v0000000000c1f370_0 .net "I11", 31 0, v0000000000c198d0_0;  alias, 1 drivers
v0000000000c1f730_0 .net "I12", 31 0, v0000000000c1c950_0;  alias, 1 drivers
v0000000000c1f050_0 .net "I13", 31 0, v0000000000c1e110_0;  alias, 1 drivers
v0000000000c20950_0 .net "I14", 31 0, v0000000000c1dc10_0;  alias, 1 drivers
v0000000000c1f410_0 .net "I15", 31 0, v0000000000c1da30_0;  alias, 1 drivers
v0000000000c20b30_0 .net "I2", 31 0, v0000000000c1d710_0;  alias, 1 drivers
v0000000000c20bd0_0 .net "I3", 31 0, v0000000000c1ca90_0;  alias, 1 drivers
v0000000000c1ff50_0 .net "I4", 31 0, v0000000000c1dcb0_0;  alias, 1 drivers
v0000000000c1eb50_0 .net "I5", 31 0, v0000000000c1d0d0_0;  alias, 1 drivers
v0000000000c1f190_0 .net "I6", 31 0, v0000000000c1df30_0;  alias, 1 drivers
v0000000000c1fe10_0 .net "I7", 31 0, v0000000000c1e2f0_0;  alias, 1 drivers
v0000000000c1e650_0 .net "I8", 31 0, v0000000000c1d210_0;  alias, 1 drivers
v0000000000c20270_0 .net "I9", 31 0, v0000000000c1c810_0;  alias, 1 drivers
v0000000000c1f4b0_0 .var "P", 31 0;
v0000000000c1fb90_0 .net "S", 3 0, o0000000000bc8878;  alias, 0 drivers
E_0000000000b909b0/0 .event edge, v0000000000c1da30_0, v0000000000c1dc10_0, v0000000000c1e110_0, v0000000000c1c950_0;
E_0000000000b909b0/1 .event edge, v0000000000c198d0_0, v0000000000c18e30_0, v0000000000c1c810_0, v0000000000c1d210_0;
E_0000000000b909b0/2 .event edge, v0000000000c1e2f0_0, v0000000000c1df30_0, v0000000000c1d0d0_0, v0000000000c1dcb0_0;
E_0000000000b909b0/3 .event edge, v0000000000c1ca90_0, v0000000000c1d710_0, v0000000000c19790_0, v0000000000c18570_0;
E_0000000000b909b0/4 .event edge, v0000000000c1fb90_0;
E_0000000000b909b0 .event/or E_0000000000b909b0/0, E_0000000000b909b0/1, E_0000000000b909b0/2, E_0000000000b909b0/3, E_0000000000b909b0/4;
S_0000000000c1b930 .scope module, "r15mux" "twoToOneMultiplexer" 4 29, 4 116 0, S_0000000000c17650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c20450_0 .var "MO", 31 0;
v0000000000c20770_0 .net "PC", 31 0, L_0000000000ba9ab0;  alias, 1 drivers
v0000000000c20c70_0 .net "PCLd", 0 0, v0000000000c17350_0;  alias, 1 drivers
v0000000000c1e510_0 .net "PW", 31 0, L_0000000000baa4c0;  alias, 1 drivers
E_0000000000b908f0 .event edge, v0000000000c17350_0, v0000000000c16130_0, v0000000000c166d0_0;
S_0000000000c229c0 .scope module, "se" "SExtender" 2 211, 2 1294 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000ba9dc0 .functor BUFZ 32, v0000000000c21030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c20e50_0 .var/i "i", 31 0;
v0000000000c218f0_0 .net "in", 23 0, v0000000000bbdff0_0;  alias, 1 drivers
v0000000000c21990_0 .var "in1", 31 0;
v0000000000c20f90_0 .net/s "out1", 31 0, L_0000000000ba9dc0;  alias, 1 drivers
v0000000000c21030_0 .var/s "result", 31 0;
v0000000000c210d0_0 .var/s "shift_result", 31 0;
v0000000000c21a30_0 .var/s "temp_reg", 31 0;
v0000000000c25890_0 .var/s "twoscomp", 31 0;
E_0000000000b90470/0 .event edge, v0000000000bbdff0_0, v0000000000c21990_0, v0000000000c25890_0, v0000000000c21a30_0;
E_0000000000b90470/1 .event edge, v0000000000c210d0_0;
E_0000000000b90470 .event/or E_0000000000b90470/0, E_0000000000b90470/1;
S_0000000000c23320 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 425, 5 1 0, S_0000000000a5cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c26470_0 .net "A", 31 0, v0000000000bbe1d0_0;  alias, 1 drivers
v0000000000c24d50_0 .net "B", 31 0, v0000000000b74d00_0;  alias, 1 drivers
v0000000000c254d0_0 .var "C", 0 0;
v0000000000c26bf0_0 .var "by_imm_shift", 1 0;
v0000000000c25d90_0 .var/i "i", 31 0;
v0000000000c25b10_0 .var/i "num_of_rot", 31 0;
v0000000000c25bb0_0 .var "relleno", 0 0;
v0000000000c26510_0 .var "rm", 31 0;
v0000000000c26010_0 .var "rm1", 31 0;
v0000000000c261f0_0 .var "shift", 1 0;
v0000000000c26290_0 .var "shift_result", 31 0;
v0000000000c25c50_0 .var "shifter_op", 2 0;
v0000000000c26150_0 .var "tc", 0 0;
v0000000000c24ad0_0 .var "temp_reg", 31 0;
v0000000000c252f0_0 .var "temp_reg1", 31 0;
v0000000000c24b70_0 .var "temp_reg2", 31 0;
E_0000000000b8fff0/0 .event edge, v0000000000b74d00_0, v0000000000c25c50_0, v0000000000bbe1d0_0, v0000000000c15340_0;
E_0000000000b8fff0/1 .event edge, v0000000000c26bf0_0, v0000000000c25b10_0, v0000000000c24ad0_0, v0000000000c26150_0;
E_0000000000b8fff0/2 .event edge, v0000000000c25bb0_0, v0000000000c261f0_0, v0000000000c252f0_0, v0000000000c26510_0;
E_0000000000b8fff0/3 .event edge, v0000000000c24b70_0, v0000000000c26010_0;
E_0000000000b8fff0 .event/or E_0000000000b8fff0/0, E_0000000000b8fff0/1, E_0000000000b8fff0/2, E_0000000000b8fff0/3;
    .scope S_0000000000c17b00;
T_0 ;
    %wait E_0000000000b8fbf0;
    %load/vec4 v0000000000c19290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c191f0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c19b50_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c19b50_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c18a70, 4;
    %load/vec4 v0000000000c19b50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c18a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c19b50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c18a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c19b50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c18a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c191f0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c19b50_0;
    %load/vec4a v0000000000c18a70, 4;
    %pad/u 32;
    %store/vec4 v0000000000c191f0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a50030;
T_1 ;
    %wait E_0000000000b90630;
    %load/vec4 v0000000000c16db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000c164f0_0;
    %store/vec4 v0000000000c16590_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000c16270_0;
    %store/vec4 v0000000000c16590_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a4fea0;
T_2 ;
    %wait E_0000000000b90030;
    %load/vec4 v0000000000c16770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000c15ff0_0;
    %store/vec4 v0000000000c170d0_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000c17030_0;
    %store/vec4 v0000000000c170d0_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a922e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbd9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbda50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbcab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000000a922e0;
T_4 ;
    %wait E_0000000000b8fbb0;
    %load/vec4 v0000000000bbdeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bbcb50_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbcb50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbcb50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbd550_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000bbce70_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000bbe590_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bbe630_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bbe630_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000bbda50_0, 0, 32;
    %load/vec4 v0000000000bbe630_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000bbd9b0_0, 0, 32;
    %load/vec4 v0000000000bbe630_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bbcab0_0, 0, 32;
    %load/vec4 v0000000000bbd550_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000bbce70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe590_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000bbe630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe590_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000bbd550_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000bbe590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbce70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000bbe630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbce70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000bbd550_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000bbce70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe590_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000bbce70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe630_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbdb90_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a5f9b0;
T_5 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000bbd410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbcbf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbdf50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbd190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbe130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbd690_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bbdff0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000bbd370_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000bbd050_0;
    %store/vec4 v0000000000bbe090_0, 0, 32;
    %load/vec4 v0000000000bbd7d0_0;
    %assign/vec4 v0000000000bbcbf0_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bbdf50_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bbd190_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bbe130_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bbd690_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bbdff0_0, 0;
    %load/vec4 v0000000000bbd050_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000bbd370_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a57550;
T_6 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000bbd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbe4f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000bbe450_0;
    %assign/vec4 v0000000000bbe4f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c229c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c20e50_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c229c0;
T_8 ;
    %wait E_0000000000b90470;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c218f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c21990_0, 0, 32;
    %load/vec4 v0000000000c21990_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c20e50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c20e50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c25890_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c21a30_0, 0, 32;
    %load/vec4 v0000000000c20e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c20e50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c21a30_0;
    %store/vec4 v0000000000c210d0_0, 0, 32;
    %load/vec4 v0000000000c210d0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c21030_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a92470;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c13c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c14620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a92470;
T_10 ;
    %wait E_0000000000b8fdf0;
    %load/vec4 v0000000000c13540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c13ea0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c13ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c13ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c13b80_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000bbdc30_0;
    %pad/u 33;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000c14d00_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c14080_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c14080_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000c13c20_0, 0, 32;
    %load/vec4 v0000000000c14080_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000c15160_0, 0, 32;
    %load/vec4 v0000000000c14080_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c14620_0, 0, 32;
    %load/vec4 v0000000000c13b80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000bbdc30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14d00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000c14080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14d00_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000c13b80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000c14d00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbdc30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000c14080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbdc30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000c13b80_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000bbdc30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14d00_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000bbdc30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14080_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c15200_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c177e0;
T_11 ;
    %wait E_0000000000b90630;
    %load/vec4 v0000000000c19470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000c18930_0;
    %store/vec4 v0000000000c18cf0_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000c19330_0;
    %store/vec4 v0000000000c18cf0_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c1b2f0;
T_12 ;
    %wait E_0000000000b908b0;
    %load/vec4 v0000000000c1f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000c1d350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c1d850_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c1b480;
T_13 ;
    %wait E_0000000000b902f0;
    %load/vec4 v0000000000c1f5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c1f550_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c1ebf0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c1ec90_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c1f9b0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c1eab0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c1faf0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c1edd0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c1fa50_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c1f7d0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c20590_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c1f910_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c1fcd0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c1fd70_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c1e8d0_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c1ea10_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c1e970_0;
    %assign/vec4 v0000000000c1ed30_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c1a670;
T_14 ;
    %wait E_0000000000b90530;
    %load/vec4 v0000000000c20090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c20630_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c20130_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c1f870_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c206d0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c1efb0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c1ef10_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c1f0f0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c204f0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c1f690_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c20810_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c209f0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c1ee70_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c1fff0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c1fc30_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c203b0_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c1e790_0;
    %assign/vec4 v0000000000c201d0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c1b7a0;
T_15 ;
    %wait E_0000000000b909b0;
    %load/vec4 v0000000000c1fb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c1feb0_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c1e5b0_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c20b30_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c20bd0_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c1ff50_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c1eb50_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c1f190_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c1fe10_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c1e650_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c20270_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c208b0_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c1f370_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c1f730_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c1f050_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c20950_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c1f410_0;
    %assign/vec4 v0000000000c1f4b0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c1b930;
T_16 ;
    %wait E_0000000000b908f0;
    %load/vec4 v0000000000c20c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c1e510_0;
    %assign/vec4 v0000000000c20450_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000c20770_0;
    %assign/vec4 v0000000000c20450_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c17970;
T_17 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c18610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c18b10_0;
    %assign/vec4 v0000000000c18570_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c1bac0;
T_18 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c193d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c186b0_0;
    %assign/vec4 v0000000000c19790_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c1c290;
T_19 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c1d5d0_0;
    %assign/vec4 v0000000000c1d710_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c1b610;
T_20 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c1cb30_0;
    %assign/vec4 v0000000000c1ca90_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c1bf70;
T_21 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c1e1b0_0;
    %assign/vec4 v0000000000c1dcb0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c1afd0;
T_22 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c1e250_0;
    %assign/vec4 v0000000000c1d0d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c1bc50;
T_23 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c1d490_0;
    %assign/vec4 v0000000000c1df30_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c1acb0;
T_24 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c1d530_0;
    %assign/vec4 v0000000000c1e2f0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c1c100;
T_25 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c1cd10_0;
    %assign/vec4 v0000000000c1d210_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c1a4e0;
T_26 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c1cef0_0;
    %assign/vec4 v0000000000c1c810_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c1ae40;
T_27 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c18ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c19650_0;
    %assign/vec4 v0000000000c18e30_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c1a800;
T_28 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c19a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c19830_0;
    %assign/vec4 v0000000000c198d0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c1a990;
T_29 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c19c90_0;
    %assign/vec4 v0000000000c1c950_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c1bde0;
T_30 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c1ddf0_0;
    %assign/vec4 v0000000000c1e110_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c1b160;
T_31 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c1c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c1c8b0_0;
    %assign/vec4 v0000000000c1dc10_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c1ab20;
T_32 ;
    %wait E_0000000000b90870;
    %load/vec4 v0000000000c1cdb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c1da30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c1d8f0_0;
    %assign/vec4 v0000000000c1da30_0, 0;
T_32.1 ;
    %load/vec4 v0000000000c1d030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0000000000c1db70_0;
    %assign/vec4 v0000000000c1da30_0, 0;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c17c90;
T_33 ;
    %wait E_0000000000b8fc70;
    %load/vec4 v0000000000c19fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c19f10_0;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c18890_0;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c19510_0;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c18c50_0;
    %store/vec4 v0000000000c195b0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c174c0;
T_34 ;
    %wait E_0000000000b8fef0;
    %load/vec4 v0000000000c1a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c190b0_0;
    %store/vec4 v0000000000c19ab0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c184d0_0;
    %store/vec4 v0000000000c19ab0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c189d0_0;
    %store/vec4 v0000000000c19ab0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c187f0_0;
    %store/vec4 v0000000000c19ab0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000c17e20;
T_35 ;
    %wait E_0000000000b8fb70;
    %load/vec4 v0000000000c18bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c1a2d0_0;
    %store/vec4 v0000000000c19e70_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c1a050_0;
    %store/vec4 v0000000000c19e70_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c19150_0;
    %store/vec4 v0000000000c19e70_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c1a0f0_0;
    %store/vec4 v0000000000c19e70_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000ab1510;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13cc0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000ab1510;
T_37 ;
    %wait E_0000000000b904b0;
    %load/vec4 v0000000000c152a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13cc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000c14800_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c13d60_0, 0, 3;
    %load/vec4 v0000000000c13d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %load/vec4 v0000000000c14800_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c14440_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %load/vec4 v0000000000c14800_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c14440_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000c14800_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c16630_0, 0, 1;
    %load/vec4 v0000000000c14800_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c13f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %load/vec4 v0000000000c13f40_0;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %load/vec4 v0000000000c13f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000c16630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000c14800_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c16630_0, 0, 1;
    %load/vec4 v0000000000c14800_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c13f40_0, 0, 1;
    %load/vec4 v0000000000c16630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000c13f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c13cc0_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c13cc0_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000c14800_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13fe0_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c13fe0_0, 0, 1;
T_37.17 ;
    %load/vec4 v0000000000c13fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %load/vec4 v0000000000c13f40_0;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %load/vec4 v0000000000c13f40_0;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000000000c14800_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c139a0_0, 0, 1;
    %load/vec4 v0000000000c139a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c14bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c13a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c14b20_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c14440_0, 0, 4;
T_37.21 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a4fd10;
T_38 ;
    %wait E_0000000000b903f0;
    %load/vec4 v0000000000c16950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c15f50_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c16bd0_0;
    %store/vec4 v0000000000c15f50_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a5f820;
T_39 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000b748a0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b746c0_0, 0;
    %load/vec4 v0000000000b748a0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b7a530_0, 0;
    %load/vec4 v0000000000b748a0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b75200_0, 0;
    %load/vec4 v0000000000b748a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b74da0_0, 0;
    %load/vec4 v0000000000b75a20_0;
    %assign/vec4 v0000000000b75020_0, 0;
    %load/vec4 v0000000000b758e0_0;
    %assign/vec4 v0000000000b753e0_0, 0;
    %load/vec4 v0000000000ab4120_0;
    %assign/vec4 v0000000000ab4760_0, 0;
    %load/vec4 v0000000000b5c240_0;
    %assign/vec4 v0000000000bbe1d0_0, 0;
    %load/vec4 v0000000000bbcfb0_0;
    %assign/vec4 v0000000000bbd730_0, 0;
    %load/vec4 v0000000000b75ac0_0;
    %assign/vec4 v0000000000b743a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b75c00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b74d00_0, 0;
    %load/vec4 v0000000000b75340_0;
    %assign/vec4 v0000000000b73f40_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a92600;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c146c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c143a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c13680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a92600;
T_41 ;
    %wait E_0000000000b903b0;
    %load/vec4 v0000000000c14f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c15340_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c15340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c15340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c14300_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c141c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c14760_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c14260_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c14260_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c143a0_0, 0, 32;
    %load/vec4 v0000000000c14260_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c146c0_0, 0, 32;
    %load/vec4 v0000000000c14260_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c13680_0, 0, 32;
    %load/vec4 v0000000000c14300_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c141c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c14260_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14760_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c14300_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c14760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c141c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c14260_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c141c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c14300_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c141c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14760_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c141c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c14260_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c150c0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c23320;
T_42 ;
    %wait E_0000000000b8fff0;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c25c50_0, 0, 3;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c26bf0_0, 0, 2;
    %load/vec4 v0000000000c25c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c26470_0;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c25b10_0, 0, 32;
    %load/vec4 v0000000000c254d0_0;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c26bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c26470_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c25bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c25bb0_0;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c25b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c261f0_0, 0, 2;
    %load/vec4 v0000000000c261f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c25b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c25b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c26470_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c25bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c25bb0_0;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c25b10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c25d90_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c252f0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c252f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c24d50_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c26510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c25d90_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c26510_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24b70_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c24b70_0;
    %store/vec4 v0000000000c26010_0, 0, 32;
    %load/vec4 v0000000000c26150_0;
    %load/vec4 v0000000000c26010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c25d90_0;
    %load/vec4 v0000000000c25b10_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c26150_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c24ad0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c24ad0_0, 0, 32;
    %load/vec4 v0000000000c25d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c25d90_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c26150_0;
    %store/vec4 v0000000000c254d0_0, 0, 1;
    %load/vec4 v0000000000c24ad0_0;
    %store/vec4 v0000000000c26290_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000c18140;
T_43 ;
    %wait E_0000000000b90830;
    %load/vec4 v0000000000c15a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c15730_0;
    %store/vec4 v0000000000c155f0_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c16e50_0;
    %store/vec4 v0000000000c155f0_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a5cf30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b7b890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b7ba70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b7a670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b7b250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000a5cf30;
T_45 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000b7c150_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b7b890_0, 0, 32;
    %load/vec4 v0000000000b7c150_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b7ba70_0, 0, 32;
    %load/vec4 v0000000000b7c150_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b7a670_0, 0, 32;
    %load/vec4 v0000000000b7c150_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b7b250_0, 0, 32;
    %load/vec4 v0000000000b7be30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b7ba70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b7ba70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b7a670_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b7a670_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b7b890_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b7b890_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b7b250_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b7b250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b7a670_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b7ba70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b7a670_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b7ba70_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b7b250_0;
    %load/vec4 v0000000000b7b890_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b7b250_0;
    %load/vec4 v0000000000b7b890_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b7ba70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b7b890_0;
    %load/vec4 v0000000000b7b250_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b7ba70_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b7b890_0;
    %load/vec4 v0000000000b7b250_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7b4d0_0, 0, 1;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a5d0c0;
T_46 ;
    %wait E_0000000000b8ff30;
    %load/vec4 v0000000000b7a7b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b7acb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b7bc50_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b7bc50_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a5f690;
T_47 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000b7b750_0;
    %assign/vec4 v0000000000b7a2b0_0, 0;
    %load/vec4 v0000000000b7bed0_0;
    %assign/vec4 v0000000000b7ad50_0, 0;
    %load/vec4 v0000000000b7b1b0_0;
    %assign/vec4 v0000000000b7a490_0, 0;
    %load/vec4 v0000000000b7b930_0;
    %assign/vec4 v0000000000b7b9d0_0, 0;
    %load/vec4 v0000000000b7b610_0;
    %assign/vec4 v0000000000b7b570_0, 0;
    %load/vec4 v0000000000b7a990_0;
    %assign/vec4 v0000000000b7b6b0_0, 0;
    %load/vec4 v0000000000b7ae90_0;
    %assign/vec4 v0000000000b7bd90_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000ab16a0;
T_48 ;
    %wait E_0000000000b90930;
    %load/vec4 v0000000000c15910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c15c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c161d0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c16a90_0;
    %store/vec4a v0000000000c172b0, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c16a90_0;
    %load/vec4a v0000000000c172b0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c16090_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c15c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c161d0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c16a90_0;
    %store/vec4a v0000000000c172b0, 4, 0;
    %load/vec4 v0000000000c161d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c172b0, 4, 0;
    %load/vec4 v0000000000c161d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c172b0, 4, 0;
    %load/vec4 v0000000000c161d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c172b0, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c172b0, 4;
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c172b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c172b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c16a90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c172b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c16090_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000c17fb0;
T_49 ;
    %wait E_0000000000b906b0;
    %load/vec4 v0000000000c16ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c15690_0;
    %store/vec4 v0000000000c15d70_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c15af0_0;
    %store/vec4 v0000000000c15d70_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a573c0;
T_50 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000bbe270_0;
    %assign/vec4 v0000000000bbe3b0_0, 0;
    %load/vec4 v0000000000bbe310_0;
    %assign/vec4 v0000000000bbcdd0_0, 0;
    %load/vec4 v0000000000bbd2d0_0;
    %assign/vec4 v0000000000bbc830_0, 0;
    %load/vec4 v0000000000bbd230_0;
    %assign/vec4 v0000000000bbcf10_0, 0;
    %load/vec4 v0000000000bbcc90_0;
    %assign/vec4 v0000000000bbcd30_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000c182d0;
T_51 ;
    %wait E_0000000000b8feb0;
    %load/vec4 v0000000000c18f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c15e10_0;
    %store/vec4 v0000000000c19dd0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c16f90_0;
    %store/vec4 v0000000000c19dd0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000ab1830;
T_52 ;
    %wait E_0000000000b8f7b0;
    %load/vec4 v0000000000c17170_0;
    %load/vec4 v0000000000c15870_0;
    %load/vec4 v0000000000c16d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c169f0_0;
    %load/vec4 v0000000000c16d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c163b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c17350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c15b90_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000c16310_0;
    %load/vec4 v0000000000c15870_0;
    %load/vec4 v0000000000c16d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c169f0_0;
    %load/vec4 v0000000000c16d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c159b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c157d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c15eb0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000c16b30_0;
    %load/vec4 v0000000000c15870_0;
    %load/vec4 v0000000000c16810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c169f0_0;
    %load/vec4 v0000000000c16810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c159b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c157d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c15eb0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000c168b0_0;
    %load/vec4 v0000000000c15870_0;
    %load/vec4 v0000000000c17210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c169f0_0;
    %load/vec4 v0000000000c17210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c159b0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c157d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c15eb0_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c159b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c157d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c15eb0_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000a5cda0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c27f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c275f0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0000000000a5cda0;
T_54 ;
    %vpi_func 2 86 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c27870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c26830_0, 0, 32;
T_54.0 ;
    %vpi_func 2 88 "$feof" 32, v0000000000c27870_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 89 "$fscanf" 32, v0000000000c27870_0, "%b", v0000000000c27ff0_0 {0 0 0};
    %store/vec4 v0000000000c27550_0, 0, 32;
    %load/vec4 v0000000000c27ff0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c26830_0;
    %store/vec4a v0000000000c18a70, 4, 0;
    %load/vec4 v0000000000c26830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c26830_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 94 "$fclose", v0000000000c27870_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c27230_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c27230_0;
    %store/vec4 v0000000000c26830_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000a5cda0;
T_55 ;
    %vpi_call 2 100 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------       -------Instruction-------" {0 0 0};
    %vpi_call 2 101 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w                load | R F              " {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000a5cda0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c27f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c275f0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_0000000000a5cda0;
T_57 ;
    %vpi_call 2 115 "$display", v0000000000c275f0_0 {0 0 0};
    %load/vec4 v0000000000c27f50_0;
    %inv;
    %store/vec4 v0000000000c27f50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c275f0_0, 0, 1;
    %vpi_call 2 120 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                      %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                         %b |  %b             %b", v0000000000c28310_0, v0000000000c26790_0, &PV<v0000000000c24670_0, 6, 1>, &PV<v0000000000c24670_0, 2, 4>, &PV<v0000000000c24670_0, 1, 1>, &PV<v0000000000c24670_0, 0, 1>, v0000000000c245d0_0, v0000000000c259d0_0, v0000000000c265b0_0, v0000000000c24530_0, v0000000000c26b50_0, v0000000000c247b0_0, v0000000000c24f30_0, v0000000000c24df0_0, v0000000000c25070_0, v0000000000c283b0_0, v0000000000c27410_0, v0000000000c25cf0_0 {0 0 0};
    %jmp T_57;
    .thread T_57;
    .scope S_0000000000a5cda0;
T_58 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
