// Seed: 2272759586
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input tri0 id_4
    , id_13,
    input uwire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply1 id_11
);
  always @(posedge -1);
  wire [1 'b0 : 1] id_14;
  wire id_15;
  wire id_16;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd89,
    parameter id_11 = 32'd73,
    parameter id_3  = 32'd4
) (
    output wor id_0,
    input supply0 _id_1,
    output tri0 id_2,
    input supply0 _id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    output uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input tri _id_11
);
  assign id_4 = id_1;
  wire id_13;
  wire ['b0 -  id_1 : id_3] id_14;
  logic [id_11 : id_1] id_15;
  wire id_16;
  wire [{  -1  {  1 'd0 }  } : -1 'h0] id_17;
  always_latch force id_2 = 1;
  logic id_18;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_6,
      id_9,
      id_5,
      id_7,
      id_5,
      id_9,
      id_5,
      id_9,
      id_6
  );
endmodule
