############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode s_axilite "mul"
set_directive_interface -mode s_axilite "mul" a
set_directive_interface -mode s_axilite "mul" b
