<stg><name>sobel_ip</name>


<trans_list>

<trans id="1293" from="1" to="2">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="2" to="6">
<condition id="977">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="2" to="3">
<condition id="979">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="3" to="2">
<condition id="981">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="3" to="4">
<condition id="982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="4" to="5">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="5" to="3">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="6" to="7">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="7" to="8">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="8" to="9">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="9" to="10">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="10" to="11">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="11" to="47">
<condition id="1033">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="11" to="48">
<condition id="1079">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="12" to="13">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="13" to="14">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="14" to="15">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="15" to="16">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="16" to="17">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="17" to="18">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="18" to="19">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="19" to="20">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="20" to="21">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="21" to="22">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="22" to="23">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="23" to="24">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="24" to="25">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="25" to="26">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="26" to="27">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="27" to="28">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="28" to="29">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="29" to="30">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="30" to="31">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="31" to="32">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="32" to="33">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="33" to="34">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="34" to="35">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="35" to="36">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="36" to="37">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="37" to="38">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="38" to="39">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="39" to="40">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="40" to="41">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="41" to="42">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="42" to="43">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="43" to="44">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="44" to="45">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="45" to="46">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="46" to="11">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="48" to="49">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="49" to="50">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="50" to="51">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="51" to="52">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="52" to="53">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="53" to="54">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="54" to="55">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="55" to="56">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="56" to="57">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="57" to="12">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([274 x i32]* %sub_in) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %sub_out) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
:3  %Gx = alloca [9 x i32], align 4

]]></node>
<StgValue><ssdm name="Gx"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
:4  %Gy = alloca [9 x i32], align 4

]]></node>
<StgValue><ssdm name="Gy"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %sub_out, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([274 x i32]* %sub_in, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [17 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i2 [ 0, %0 ], [ %i_2, %1 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:1  %i_cast = zext i2 %i to i5

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %exitcond1 = icmp eq i2 %i, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %i_2 = add i2 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond1, label %.preheader.preheader, label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader10:0  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="4">
<![CDATA[
.preheader10:1  %p_shl_cast = zext i4 %p_shl to i5

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:2  %tmp = sub i5 %p_shl_cast, %i_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="9" op_0_bw="5">
<![CDATA[
.preheader10:3  %tmp_cast = sext i5 %tmp to i9

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="961">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %Gx_addr_1 = getelementptr [9 x i32]* %Gx, i64 0, i64 0

]]></node>
<StgValue><ssdm name="Gx_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %Gx_load = load i32* %Gx_addr_1, align 16

]]></node>
<StgValue><ssdm name="Gx_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %Gy_addr_1 = getelementptr [9 x i32]* %Gy, i64 0, i64 0

]]></node>
<StgValue><ssdm name="Gy_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="963">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %Gy_load = load i32* %Gy_addr_1, align 16

]]></node>
<StgValue><ssdm name="Gy_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j = phi i2 [ %j_1, %2 ], [ 0, %.preheader10 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="2">
<![CDATA[
:1  %j_cast = zext i2 %j to i9

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond3 = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %j_1 = add i2 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %.loopexit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:0  %tmp3 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 -64, i2 %j)

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_8 = add i9 %tmp3, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_9 = zext i9 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sub_in_addr = getelementptr [274 x i32]* %sub_in, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="sub_in_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="9">
<![CDATA[
:4  %sub_in_load = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="2">
<![CDATA[
:5  %tmp_trn_cast = zext i2 %j to i6

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="5">
<![CDATA[
:6  %p_addr_cast = sext i5 %tmp to i6

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %p_addr1 = add i6 %p_addr_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %tmp4 = add i9 %j_cast, -247

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %tmp_7 = add i9 %tmp4, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="9">
<![CDATA[
:4  %sub_in_load = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="9">
<![CDATA[
:14  %tmp_10 = zext i9 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sub_in_addr_1 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sub_in_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="9">
<![CDATA[
:16  %sub_in_load_1 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="6">
<![CDATA[
:8  %p_addr1_cast = sext i6 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_47 = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Gx_addr = getelementptr [9 x i32]* %Gx, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="Gx_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:11  store i32 %sub_in_load, i32* %Gx_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="9">
<![CDATA[
:16  %sub_in_load_1 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %Gy_addr = getelementptr [9 x i32]* %Gy, i64 0, i64 %tmp_47

]]></node>
<StgValue><ssdm name="Gy_addr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:18  store i32 %sub_in_load_1, i32* %Gy_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %Gx_load = load i32* %Gx_addr_1, align 16

]]></node>
<StgValue><ssdm name="Gx_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %Gy_load = load i32* %Gy_addr_1, align 16

]]></node>
<StgValue><ssdm name="Gy_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %Gx_addr_2 = getelementptr [9 x i32]* %Gx, i64 0, i64 1

]]></node>
<StgValue><ssdm name="Gx_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %Gx_load_1 = load i32* %Gx_addr_2, align 4

]]></node>
<StgValue><ssdm name="Gx_load_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %Gy_addr_2 = getelementptr [9 x i32]* %Gy, i64 0, i64 1

]]></node>
<StgValue><ssdm name="Gy_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %Gy_load_1 = load i32* %Gy_addr_2, align 4

]]></node>
<StgValue><ssdm name="Gy_load_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %Gx_addr_3 = getelementptr [9 x i32]* %Gx, i64 0, i64 2

]]></node>
<StgValue><ssdm name="Gx_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %Gx_load_2 = load i32* %Gx_addr_3, align 8

]]></node>
<StgValue><ssdm name="Gx_load_2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %Gy_addr_3 = getelementptr [9 x i32]* %Gy, i64 0, i64 2

]]></node>
<StgValue><ssdm name="Gy_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %Gy_load_2 = load i32* %Gy_addr_3, align 8

]]></node>
<StgValue><ssdm name="Gy_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %Gx_load_1 = load i32* %Gx_addr_2, align 4

]]></node>
<StgValue><ssdm name="Gx_load_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %Gy_load_1 = load i32* %Gy_addr_2, align 4

]]></node>
<StgValue><ssdm name="Gy_load_1"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %Gx_load_2 = load i32* %Gx_addr_3, align 8

]]></node>
<StgValue><ssdm name="Gx_load_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %Gy_load_2 = load i32* %Gy_addr_3, align 8

]]></node>
<StgValue><ssdm name="Gy_load_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %Gx_addr_4 = getelementptr [9 x i32]* %Gx, i64 0, i64 3

]]></node>
<StgValue><ssdm name="Gx_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %Gx_load_3 = load i32* %Gx_addr_4, align 4

]]></node>
<StgValue><ssdm name="Gx_load_3"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %Gy_addr_4 = getelementptr [9 x i32]* %Gy, i64 0, i64 3

]]></node>
<StgValue><ssdm name="Gy_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %Gy_load_3 = load i32* %Gy_addr_4, align 4

]]></node>
<StgValue><ssdm name="Gy_load_3"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %Gx_addr_5 = getelementptr [9 x i32]* %Gx, i64 0, i64 4

]]></node>
<StgValue><ssdm name="Gx_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %Gx_load_4 = load i32* %Gx_addr_5, align 4

]]></node>
<StgValue><ssdm name="Gx_load_4"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %Gy_addr_5 = getelementptr [9 x i32]* %Gy, i64 0, i64 4

]]></node>
<StgValue><ssdm name="Gy_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %Gy_load_4 = load i32* %Gy_addr_5, align 4

]]></node>
<StgValue><ssdm name="Gy_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %Gx_load_3 = load i32* %Gx_addr_4, align 4

]]></node>
<StgValue><ssdm name="Gx_load_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %Gy_load_3 = load i32* %Gy_addr_4, align 4

]]></node>
<StgValue><ssdm name="Gy_load_3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %Gx_load_4 = load i32* %Gx_addr_5, align 4

]]></node>
<StgValue><ssdm name="Gx_load_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %Gy_load_4 = load i32* %Gy_addr_5, align 4

]]></node>
<StgValue><ssdm name="Gy_load_4"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %Gx_addr_6 = getelementptr [9 x i32]* %Gx, i64 0, i64 5

]]></node>
<StgValue><ssdm name="Gx_addr_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %Gx_load_5 = load i32* %Gx_addr_6, align 4

]]></node>
<StgValue><ssdm name="Gx_load_5"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %Gy_addr_6 = getelementptr [9 x i32]* %Gy, i64 0, i64 5

]]></node>
<StgValue><ssdm name="Gy_addr_6"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:23  %Gy_load_5 = load i32* %Gy_addr_6, align 4

]]></node>
<StgValue><ssdm name="Gy_load_5"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %Gx_addr_7 = getelementptr [9 x i32]* %Gx, i64 0, i64 6

]]></node>
<StgValue><ssdm name="Gx_addr_7"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %Gx_load_6 = load i32* %Gx_addr_7, align 8

]]></node>
<StgValue><ssdm name="Gx_load_6"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %Gy_addr_7 = getelementptr [9 x i32]* %Gy, i64 0, i64 6

]]></node>
<StgValue><ssdm name="Gy_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %Gy_load_6 = load i32* %Gy_addr_7, align 8

]]></node>
<StgValue><ssdm name="Gy_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %Gx_load_5 = load i32* %Gx_addr_6, align 4

]]></node>
<StgValue><ssdm name="Gx_load_5"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:23  %Gy_load_5 = load i32* %Gy_addr_6, align 4

]]></node>
<StgValue><ssdm name="Gy_load_5"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %Gx_load_6 = load i32* %Gx_addr_7, align 8

]]></node>
<StgValue><ssdm name="Gx_load_6"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %Gy_load_6 = load i32* %Gy_addr_7, align 8

]]></node>
<StgValue><ssdm name="Gy_load_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %Gx_addr_8 = getelementptr [9 x i32]* %Gx, i64 0, i64 7

]]></node>
<StgValue><ssdm name="Gx_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %Gx_load_7 = load i32* %Gx_addr_8, align 4

]]></node>
<StgValue><ssdm name="Gx_load_7"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %Gy_addr_8 = getelementptr [9 x i32]* %Gy, i64 0, i64 7

]]></node>
<StgValue><ssdm name="Gy_addr_8"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %Gy_load_7 = load i32* %Gy_addr_8, align 4

]]></node>
<StgValue><ssdm name="Gy_load_7"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %Gx_addr_9 = getelementptr [9 x i32]* %Gx, i64 0, i64 8

]]></node>
<StgValue><ssdm name="Gx_addr_9"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %Gx_load_8 = load i32* %Gx_addr_9, align 8

]]></node>
<StgValue><ssdm name="Gx_load_8"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %Gy_addr_9 = getelementptr [9 x i32]* %Gy, i64 0, i64 8

]]></node>
<StgValue><ssdm name="Gy_addr_9"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:35  %Gy_load_8 = load i32* %Gy_addr_9, align 8

]]></node>
<StgValue><ssdm name="Gy_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %Gx_load_7 = load i32* %Gx_addr_8, align 4

]]></node>
<StgValue><ssdm name="Gx_load_7"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %Gy_load_7 = load i32* %Gy_addr_8, align 4

]]></node>
<StgValue><ssdm name="Gy_load_7"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %Gx_load_8 = load i32* %Gx_addr_9, align 8

]]></node>
<StgValue><ssdm name="Gx_load_8"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:35  %Gy_load_8 = load i32* %Gy_addr_9, align 8

]]></node>
<StgValue><ssdm name="Gy_load_8"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:36  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i8 [ %i_3, %._crit_edge.0.0.0_ifconv ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i8 %i_1, -128

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %i_3 = add i8 %i_1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond2, label %3, label %._crit_edge.0.0.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:160  %tmp_41 = trunc i8 %i_1 to i7

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:165  %tmp_38_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 3)

]]></node>
<StgValue><ssdm name="tmp_38_0_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:166  %tmp_38_0_1_cast = zext i10 %tmp_38_0_1 to i11

]]></node>
<StgValue><ssdm name="tmp_38_0_1_cast"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:282  %tmp_60_0_1_2 = add i11 %tmp_38_0_1_cast, 1

]]></node>
<StgValue><ssdm name="tmp_60_0_1_2"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:283  %tmp_57 = trunc i11 %tmp_60_0_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:284  %adjSize503_cast = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_60_0_1_2, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="adjSize503_cast"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:285  %mem_index_gep8 = add i9 %adjSize503_cast, 72

]]></node>
<StgValue><ssdm name="mem_index_gep8"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:286  %addrCmp13 = icmp ult i9 %mem_index_gep8, -166

]]></node>
<StgValue><ssdm name="addrCmp13"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:287  %gepindex21 = select i1 %addrCmp13, i9 %adjSize503_cast, i9 -239

]]></node>
<StgValue><ssdm name="gepindex21"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:288  %gepindex2687_cast = zext i9 %gepindex21 to i64

]]></node>
<StgValue><ssdm name="gepindex2687_cast"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:289  %sub_in_addr_11 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2687_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_11"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:290  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:588  %tmp_34_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 -4)

]]></node>
<StgValue><ssdm name="tmp_34_1_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:589  %tmp_34_1_1_cast = zext i10 %tmp_34_1_1 to i11

]]></node>
<StgValue><ssdm name="tmp_34_1_1_cast"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:594  %tmp_39_1_1 = add i11 %tmp_34_1_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_39_1_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:595  %tmp_86 = trunc i11 %tmp_39_1_1 to i2

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:596  %tmp_87 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_39_1_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="172" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:34  %sel_tmp = icmp eq i8 %i_1, 127

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:35  %sel_tmp1 = icmp eq i8 %i_1, 0

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:36  %sel_tmp2 = or i1 %sel_tmp, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:290  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:291  %start_pos7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_57, i3 0)

]]></node>
<StgValue><ssdm name="start_pos7"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:292  %start_pos690_cast = zext i5 %start_pos7 to i64

]]></node>
<StgValue><ssdm name="start_pos690_cast"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:293  %end_pos7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_57, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos7"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:294  %end_pos691968_cast = zext i5 %end_pos7 to i64

]]></node>
<StgValue><ssdm name="end_pos691968_cast"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:295  %call_get_range7 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_11, i64 %start_pos690_cast, i64 %end_pos691968_cast)

]]></node>
<StgValue><ssdm name="call_get_range7"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:296  %tmp_58 = trunc i32 %call_get_range7 to i8

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:590  %tmp_35_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 -3)

]]></node>
<StgValue><ssdm name="tmp_35_1_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:591  %tmp_35_1_1_cast = zext i10 %tmp_35_1_1 to i11

]]></node>
<StgValue><ssdm name="tmp_35_1_1_cast"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:597  %tmp_88 = sext i9 %tmp_87 to i12

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:598  %mem_index_gep16 = add i12 %tmp_88, 72

]]></node>
<StgValue><ssdm name="mem_index_gep16"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:599  %adjSize813_cast = zext i12 %mem_index_gep16 to i13

]]></node>
<StgValue><ssdm name="adjSize813_cast"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:600  %addrCmp26 = icmp ult i9 %tmp_87, -72

]]></node>
<StgValue><ssdm name="addrCmp26"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:601  %gepindex40 = add i13 %adjSize813_cast, -72

]]></node>
<StgValue><ssdm name="gepindex40"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:602  %gepindex41 = select i1 %addrCmp26, i13 %gepindex40, i13 273

]]></node>
<StgValue><ssdm name="gepindex41"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:603  %gepindex2819_cast = sext i13 %gepindex41 to i64

]]></node>
<StgValue><ssdm name="gepindex2819_cast"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:604  %sub_in_addr_19 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2819_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_19"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:605  %sub_in_load_19 = load i32* %sub_in_addr_19, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_19"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:619  %tmp_46_1_1 = add i11 %tmp_35_1_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_46_1_1"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:620  %tmp_90 = trunc i11 %tmp_46_1_1 to i2

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:621  %tmp_91 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_46_1_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:297  %tmp_62_0_1_2 = zext i8 %tmp_58 to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_1_2"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2925">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:300  %tmp_66_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_66_0_1_2"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:592  %tmp_37_1_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 -2)

]]></node>
<StgValue><ssdm name="tmp_37_1_1"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:593  %tmp_37_1_1_cast = zext i10 %tmp_37_1_1 to i11

]]></node>
<StgValue><ssdm name="tmp_37_1_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:605  %sub_in_load_19 = load i32* %sub_in_addr_19, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_19"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:606  %start_pos13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_86, i3 0)

]]></node>
<StgValue><ssdm name="start_pos13"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:607  %start_pos822_cast = zext i5 %start_pos13 to i64

]]></node>
<StgValue><ssdm name="start_pos822_cast"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:608  %end_pos13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_86, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos13"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:609  %end_pos823979_cast = zext i5 %end_pos13 to i64

]]></node>
<StgValue><ssdm name="end_pos823979_cast"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:610  %call_get_range13 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_19, i64 %start_pos822_cast, i64 %end_pos823979_cast)

]]></node>
<StgValue><ssdm name="call_get_range13"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:611  %tmp_89 = trunc i32 %call_get_range13 to i8

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:612  %tmp_41_1_1 = zext i8 %tmp_89 to i32

]]></node>
<StgValue><ssdm name="tmp_41_1_1"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3404">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:613  %tmp_44_1_1 = mul nsw i32 %Gx_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3361">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:615  %tmp_45_1_1 = mul nsw i32 %Gy_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:622  %tmp_92 = sext i9 %tmp_91 to i12

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:623  %mem_index_gep17 = add i12 %tmp_92, 72

]]></node>
<StgValue><ssdm name="mem_index_gep17"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:624  %adjSize825_cast = zext i12 %mem_index_gep17 to i13

]]></node>
<StgValue><ssdm name="adjSize825_cast"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:625  %addrCmp27 = icmp ult i9 %tmp_91, -72

]]></node>
<StgValue><ssdm name="addrCmp27"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:626  %gepindex42 = add i13 %adjSize825_cast, -72

]]></node>
<StgValue><ssdm name="gepindex42"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:627  %gepindex43 = select i1 %addrCmp27, i13 %gepindex42, i13 273

]]></node>
<StgValue><ssdm name="gepindex43"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:628  %gepindex2831_cast = sext i13 %gepindex43 to i64

]]></node>
<StgValue><ssdm name="gepindex2831_cast"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:629  %sub_in_addr_20 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2831_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_20"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:630  %sub_in_load_20 = load i32* %sub_in_addr_20, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_20"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:644  %tmp_53_1_1 = add i11 %tmp_37_1_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_53_1_1"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:645  %tmp_94 = trunc i11 %tmp_53_1_1 to i2

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:646  %tmp_95 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_53_1_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2926">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:300  %tmp_66_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_66_0_1_2"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:306  %tmp_37_0_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 2)

]]></node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:307  %tmp_37_0_2_cast = zext i11 %tmp_37_0_2 to i12

]]></node>
<StgValue><ssdm name="tmp_37_0_2_cast"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:337  %tmp_53_0_2 = add i12 %tmp_37_0_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_53_0_2"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:338  %tmp_63 = trunc i12 %tmp_53_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:339  %tmp_64 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_53_0_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:340  %tmp_65 = sext i10 %tmp_64 to i12

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:341  %mem_index_gep10 = add i12 %tmp_65, 72

]]></node>
<StgValue><ssdm name="mem_index_gep10"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:343  %addrCmp16 = icmp ult i10 %tmp_64, -72

]]></node>
<StgValue><ssdm name="addrCmp16"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3405">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:613  %tmp_44_1_1 = mul nsw i32 %Gx_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3362">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:615  %tmp_45_1_1 = mul nsw i32 %Gy_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:630  %sub_in_load_20 = load i32* %sub_in_addr_20, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_20"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:631  %start_pos14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_90, i3 0)

]]></node>
<StgValue><ssdm name="start_pos14"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:632  %start_pos834_cast = zext i5 %start_pos14 to i64

]]></node>
<StgValue><ssdm name="start_pos834_cast"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:633  %end_pos14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_90, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos14"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:634  %end_pos835980_cast = zext i5 %end_pos14 to i64

]]></node>
<StgValue><ssdm name="end_pos835980_cast"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:635  %call_get_range14 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_20, i64 %start_pos834_cast, i64 %end_pos835980_cast)

]]></node>
<StgValue><ssdm name="call_get_range14"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:636  %tmp_93 = trunc i32 %call_get_range14 to i8

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:637  %tmp_48_1_1 = zext i8 %tmp_93 to i32

]]></node>
<StgValue><ssdm name="tmp_48_1_1"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3576">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:638  %tmp_51_1_1 = mul nsw i32 %Gx_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3533">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:640  %tmp_52_1_1 = mul nsw i32 %Gy_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:647  %tmp_96 = sext i9 %tmp_95 to i12

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:648  %mem_index_gep18 = add i12 %tmp_96, 72

]]></node>
<StgValue><ssdm name="mem_index_gep18"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:649  %adjSize837_cast = zext i12 %mem_index_gep18 to i13

]]></node>
<StgValue><ssdm name="adjSize837_cast"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:650  %addrCmp28 = icmp ult i9 %tmp_95, -72

]]></node>
<StgValue><ssdm name="addrCmp28"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:651  %gepindex44 = add i13 %adjSize837_cast, -72

]]></node>
<StgValue><ssdm name="gepindex44"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:652  %gepindex45 = select i1 %addrCmp28, i13 %gepindex44, i13 273

]]></node>
<StgValue><ssdm name="gepindex45"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:653  %gepindex2843_cast = sext i13 %gepindex45 to i64

]]></node>
<StgValue><ssdm name="gepindex2843_cast"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:654  %sub_in_addr_21 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2843_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_21"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:655  %sub_in_load_21 = load i32* %sub_in_addr_21, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2927">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:300  %tmp_66_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_66_0_1_2"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:308  %tmp_38_0_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 3)

]]></node>
<StgValue><ssdm name="tmp_38_0_2"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:309  %tmp_38_0_2_cast = zext i11 %tmp_38_0_2 to i12

]]></node>
<StgValue><ssdm name="tmp_38_0_2_cast"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:342  %adjSize705_cast = zext i12 %mem_index_gep10 to i13

]]></node>
<StgValue><ssdm name="adjSize705_cast"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:344  %addrCmp17 = icmp ult i12 %mem_index_gep10, 346

]]></node>
<StgValue><ssdm name="addrCmp17"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:345  %gepindex25 = add i13 %adjSize705_cast, -72

]]></node>
<StgValue><ssdm name="gepindex25"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:346  %gepindex26 = select i1 %addrCmp16, i13 %gepindex25, i13 273

]]></node>
<StgValue><ssdm name="gepindex26"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:347  %gepindex27 = select i1 %addrCmp17, i13 %gepindex26, i13 273

]]></node>
<StgValue><ssdm name="gepindex27"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:348  %gepindex2711_cast = sext i13 %gepindex27 to i64

]]></node>
<StgValue><ssdm name="gepindex2711_cast"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:349  %sub_in_addr_13 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2711_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_13"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:350  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:364  %tmp_60_0_2 = add i12 %tmp_38_0_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_60_0_2"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:365  %tmp_67 = trunc i12 %tmp_60_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:366  %tmp_68 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_60_0_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:367  %tmp_69 = sext i10 %tmp_68 to i12

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:368  %mem_index_gep11 = add i12 %tmp_69, 72

]]></node>
<StgValue><ssdm name="mem_index_gep11"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:370  %addrCmp18 = icmp ult i10 %tmp_68, -72

]]></node>
<StgValue><ssdm name="addrCmp18"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3406">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:613  %tmp_44_1_1 = mul nsw i32 %Gx_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3363">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:615  %tmp_45_1_1 = mul nsw i32 %Gy_load_3, %tmp_41_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3577">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:638  %tmp_51_1_1 = mul nsw i32 %Gx_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3534">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:640  %tmp_52_1_1 = mul nsw i32 %Gy_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:655  %sub_in_load_21 = load i32* %sub_in_addr_21, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_21"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:656  %start_pos15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_94, i3 0)

]]></node>
<StgValue><ssdm name="start_pos15"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:657  %start_pos846_cast = zext i5 %start_pos15 to i64

]]></node>
<StgValue><ssdm name="start_pos846_cast"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:658  %end_pos15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_94, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos15"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:659  %end_pos847981_cast = zext i5 %end_pos15 to i64

]]></node>
<StgValue><ssdm name="end_pos847981_cast"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:660  %call_get_range15 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_21, i64 %start_pos846_cast, i64 %end_pos847981_cast)

]]></node>
<StgValue><ssdm name="call_get_range15"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:661  %tmp_97 = trunc i32 %call_get_range15 to i8

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:662  %tmp_55_1_1 = zext i8 %tmp_97 to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_1"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3490">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:663  %tmp_58_1_1 = mul nsw i32 %Gx_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3447">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:665  %tmp_59_1_1 = mul nsw i32 %Gy_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="283" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:350  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:351  %start_pos9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_63, i3 0)

]]></node>
<StgValue><ssdm name="start_pos9"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:352  %start_pos714_cast = zext i5 %start_pos9 to i64

]]></node>
<StgValue><ssdm name="start_pos714_cast"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:353  %end_pos9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_63, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos9"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:354  %end_pos715970_cast = zext i5 %end_pos9 to i64

]]></node>
<StgValue><ssdm name="end_pos715970_cast"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:355  %call_get_range9 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_13, i64 %start_pos714_cast, i64 %end_pos715970_cast)

]]></node>
<StgValue><ssdm name="call_get_range9"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:356  %tmp_66 = trunc i32 %call_get_range9 to i8

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:357  %tmp_55_0_2 = zext i8 %tmp_66 to i32

]]></node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2496">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:358  %tmp_58_0_2 = mul nsw i32 %Gx_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_58_0_2"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2453">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:360  %tmp_59_0_2 = mul nsw i32 %Gy_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_59_0_2"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:369  %adjSize717_cast = zext i12 %mem_index_gep11 to i13

]]></node>
<StgValue><ssdm name="adjSize717_cast"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:371  %addrCmp19 = icmp ult i12 %mem_index_gep11, 346

]]></node>
<StgValue><ssdm name="addrCmp19"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:372  %gepindex28 = add i13 %adjSize717_cast, -72

]]></node>
<StgValue><ssdm name="gepindex28"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:373  %gepindex29 = select i1 %addrCmp18, i13 %gepindex28, i13 273

]]></node>
<StgValue><ssdm name="gepindex29"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:374  %gepindex30 = select i1 %addrCmp19, i13 %gepindex29, i13 273

]]></node>
<StgValue><ssdm name="gepindex30"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:375  %gepindex2723_cast = sext i13 %gepindex30 to i64

]]></node>
<StgValue><ssdm name="gepindex2723_cast"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:376  %sub_in_addr_14 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2723_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_14"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:377  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3578">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:638  %tmp_51_1_1 = mul nsw i32 %Gx_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3535">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:640  %tmp_52_1_1 = mul nsw i32 %Gy_load_3, %tmp_48_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3491">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:663  %tmp_58_1_1 = mul nsw i32 %Gx_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3448">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:665  %tmp_59_1_1 = mul nsw i32 %Gy_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:715  %tmp_34_1_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 -4)

]]></node>
<StgValue><ssdm name="tmp_34_1_2"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:716  %tmp_34_1_2_cast = zext i11 %tmp_34_1_2 to i12

]]></node>
<StgValue><ssdm name="tmp_34_1_2_cast"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:721  %tmp_39_1_2 = add i12 %tmp_34_1_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_39_1_2"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:722  %tmp_98 = trunc i12 %tmp_39_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:723  %tmp_99 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_39_1_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:724  %tmp_100 = sext i10 %tmp_99 to i12

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:725  %mem_index_gep19 = add i12 %tmp_100, 72

]]></node>
<StgValue><ssdm name="mem_index_gep19"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:727  %addrCmp29 = icmp ult i10 %tmp_99, -72

]]></node>
<StgValue><ssdm name="addrCmp29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="313" st_id="19" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2497">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:358  %tmp_58_0_2 = mul nsw i32 %Gx_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_58_0_2"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2454">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:360  %tmp_59_0_2 = mul nsw i32 %Gy_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_59_0_2"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:377  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:378  %start_pos10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_67, i3 0)

]]></node>
<StgValue><ssdm name="start_pos10"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:379  %start_pos726_cast = zext i5 %start_pos10 to i64

]]></node>
<StgValue><ssdm name="start_pos726_cast"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:380  %end_pos10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_67, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos10"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:381  %end_pos727971_cast = zext i5 %end_pos10 to i64

]]></node>
<StgValue><ssdm name="end_pos727971_cast"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:382  %call_get_range10 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_14, i64 %start_pos726_cast, i64 %end_pos727971_cast)

]]></node>
<StgValue><ssdm name="call_get_range10"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:383  %tmp_70 = trunc i32 %call_get_range10 to i8

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:384  %tmp_62_0_2 = zext i8 %tmp_70 to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_2"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2877">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:385  %tmp_65_0_2 = mul nsw i32 %Gx_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2920">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:387  %tmp_66_0_2 = mul nsw i32 %Gy_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3492">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:663  %tmp_58_1_1 = mul nsw i32 %Gx_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3449">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:665  %tmp_59_1_1 = mul nsw i32 %Gy_load_3, %tmp_55_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:719  %tmp_37_1_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 -2)

]]></node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:720  %tmp_37_1_2_cast = zext i11 %tmp_37_1_2 to i12

]]></node>
<StgValue><ssdm name="tmp_37_1_2_cast"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1085">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:726  %adjSize885_cast = zext i12 %mem_index_gep19 to i13

]]></node>
<StgValue><ssdm name="adjSize885_cast"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:728  %addrCmp30 = icmp ult i12 %mem_index_gep19, 346

]]></node>
<StgValue><ssdm name="addrCmp30"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:729  %gepindex46 = add i13 %adjSize885_cast, -72

]]></node>
<StgValue><ssdm name="gepindex46"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:730  %gepindex47 = select i1 %addrCmp29, i13 %gepindex46, i13 273

]]></node>
<StgValue><ssdm name="gepindex47"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:731  %gepindex48 = select i1 %addrCmp30, i13 %gepindex47, i13 273

]]></node>
<StgValue><ssdm name="gepindex48"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:732  %gepindex2891_cast = sext i13 %gepindex48 to i64

]]></node>
<StgValue><ssdm name="gepindex2891_cast"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:733  %sub_in_addr_23 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2891_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_23"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:734  %sub_in_load_23 = load i32* %sub_in_addr_23, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_23"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:775  %tmp_53_1_2 = add i12 %tmp_37_1_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_53_1_2"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:776  %tmp_106 = trunc i12 %tmp_53_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:777  %tmp_107 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_53_1_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:778  %tmp_108 = sext i10 %tmp_107 to i12

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:779  %mem_index_gep21 = add i12 %tmp_108, 72

]]></node>
<StgValue><ssdm name="mem_index_gep21"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:781  %addrCmp33 = icmp ult i10 %tmp_107, -72

]]></node>
<StgValue><ssdm name="addrCmp33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:304  %tmp_35_0_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 1)

]]></node>
<StgValue><ssdm name="tmp_35_0_2"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:305  %tmp_35_0_2_cast = zext i11 %tmp_35_0_2 to i12

]]></node>
<StgValue><ssdm name="tmp_35_0_2_cast"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:310  %tmp_46_0_2 = add i12 %tmp_35_0_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_46_0_2"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:311  %tmp_59 = trunc i12 %tmp_46_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:312  %tmp_60 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_46_0_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:313  %tmp_61 = sext i10 %tmp_60 to i12

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:314  %mem_index_gep9 = add i12 %tmp_61, 72

]]></node>
<StgValue><ssdm name="mem_index_gep9"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:316  %addrCmp14 = icmp ult i10 %tmp_60, -72

]]></node>
<StgValue><ssdm name="addrCmp14"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:358  %tmp_58_0_2 = mul nsw i32 %Gx_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_58_0_2"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:360  %tmp_59_0_2 = mul nsw i32 %Gy_load_6, %tmp_55_0_2

]]></node>
<StgValue><ssdm name="tmp_59_0_2"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2878">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:385  %tmp_65_0_2 = mul nsw i32 %Gx_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2921">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:387  %tmp_66_0_2 = mul nsw i32 %Gy_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:734  %sub_in_load_23 = load i32* %sub_in_addr_23, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_23"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:735  %start_pos16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_98, i3 0)

]]></node>
<StgValue><ssdm name="start_pos16"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:736  %start_pos894_cast = zext i5 %start_pos16 to i64

]]></node>
<StgValue><ssdm name="start_pos894_cast"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:737  %end_pos16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_98, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos16"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:738  %end_pos895985_cast = zext i5 %end_pos16 to i64

]]></node>
<StgValue><ssdm name="end_pos895985_cast"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:739  %call_get_range16 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_23, i64 %start_pos894_cast, i64 %end_pos895985_cast)

]]></node>
<StgValue><ssdm name="call_get_range16"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:740  %tmp_101 = trunc i32 %call_get_range16 to i8

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:741  %tmp_41_1_2 = zext i8 %tmp_101 to i32

]]></node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3389">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:742  %tmp_44_1_2 = mul nsw i32 %Gx_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3346">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:744  %tmp_45_1_2 = mul nsw i32 %Gy_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:780  %adjSize909_cast = zext i12 %mem_index_gep21 to i13

]]></node>
<StgValue><ssdm name="adjSize909_cast"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:782  %addrCmp34 = icmp ult i12 %mem_index_gep21, 346

]]></node>
<StgValue><ssdm name="addrCmp34"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:783  %gepindex52 = add i13 %adjSize909_cast, -72

]]></node>
<StgValue><ssdm name="gepindex52"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:784  %gepindex53 = select i1 %addrCmp33, i13 %gepindex52, i13 273

]]></node>
<StgValue><ssdm name="gepindex53"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:785  %gepindex54 = select i1 %addrCmp34, i13 %gepindex53, i13 273

]]></node>
<StgValue><ssdm name="gepindex54"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:786  %gepindex2915_cast = sext i13 %gepindex54 to i64

]]></node>
<StgValue><ssdm name="gepindex2915_cast"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:787  %sub_in_addr_25 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2915_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_25"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:788  %sub_in_load_25 = load i32* %sub_in_addr_25, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:315  %adjSize693_cast = zext i12 %mem_index_gep9 to i13

]]></node>
<StgValue><ssdm name="adjSize693_cast"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:317  %addrCmp15 = icmp ult i12 %mem_index_gep9, 346

]]></node>
<StgValue><ssdm name="addrCmp15"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:318  %gepindex22 = add i13 %adjSize693_cast, -72

]]></node>
<StgValue><ssdm name="gepindex22"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:319  %gepindex23 = select i1 %addrCmp14, i13 %gepindex22, i13 273

]]></node>
<StgValue><ssdm name="gepindex23"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:320  %gepindex24 = select i1 %addrCmp15, i13 %gepindex23, i13 273

]]></node>
<StgValue><ssdm name="gepindex24"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:321  %gepindex2699_cast = sext i13 %gepindex24 to i64

]]></node>
<StgValue><ssdm name="gepindex2699_cast"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:322  %sub_in_addr_12 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2699_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_12"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:323  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2879">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:385  %tmp_65_0_2 = mul nsw i32 %Gx_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2922">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:387  %tmp_66_0_2 = mul nsw i32 %Gy_load_6, %tmp_62_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3390">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:742  %tmp_44_1_2 = mul nsw i32 %Gx_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3347">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:744  %tmp_45_1_2 = mul nsw i32 %Gy_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:788  %sub_in_load_25 = load i32* %sub_in_addr_25, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_25"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:789  %start_pos18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_106, i3 0)

]]></node>
<StgValue><ssdm name="start_pos18"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:790  %start_pos918_cast = zext i5 %start_pos18 to i64

]]></node>
<StgValue><ssdm name="start_pos918_cast"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:791  %end_pos18 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_106, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos18"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:792  %end_pos919987_cast = zext i5 %end_pos18 to i64

]]></node>
<StgValue><ssdm name="end_pos919987_cast"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:793  %call_get_range18 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_25, i64 %start_pos918_cast, i64 %end_pos919987_cast)

]]></node>
<StgValue><ssdm name="call_get_range18"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:794  %tmp_109 = trunc i32 %call_get_range18 to i8

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:795  %tmp_55_1_2 = zext i8 %tmp_109 to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3475">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:796  %tmp_58_1_2 = mul nsw i32 %Gx_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3432">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:798  %tmp_59_1_2 = mul nsw i32 %Gy_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="395" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:323  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:324  %start_pos8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_59, i3 0)

]]></node>
<StgValue><ssdm name="start_pos8"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:325  %start_pos702_cast = zext i5 %start_pos8 to i64

]]></node>
<StgValue><ssdm name="start_pos702_cast"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:326  %end_pos8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_59, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos8"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:327  %end_pos703969_cast = zext i5 %end_pos8 to i64

]]></node>
<StgValue><ssdm name="end_pos703969_cast"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:328  %call_get_range8 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_12, i64 %start_pos702_cast, i64 %end_pos703969_cast)

]]></node>
<StgValue><ssdm name="call_get_range8"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:329  %tmp_62 = trunc i32 %call_get_range8 to i8

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:330  %tmp_48_0_2 = zext i8 %tmp_62 to i32

]]></node>
<StgValue><ssdm name="tmp_48_0_2"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3262">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:331  %tmp_51_0_2 = mul nsw i32 %Gx_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_51_0_2"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3219">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:333  %tmp_52_0_2 = mul nsw i32 %Gy_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:391  %adjSize = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %i_3, i1 false)

]]></node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:392  %adjSize511_cast = zext i9 %adjSize to i10

]]></node>
<StgValue><ssdm name="adjSize511_cast"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:393  %mem_index_gep12 = add i10 %adjSize511_cast, 72

]]></node>
<StgValue><ssdm name="mem_index_gep12"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="9" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:394  %tmp_71 = trunc i10 %mem_index_gep12 to i9

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:395  %addrCmp20 = icmp ult i10 %mem_index_gep12, 346

]]></node>
<StgValue><ssdm name="addrCmp20"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:396  %gepindex31 = add i9 %tmp_71, -72

]]></node>
<StgValue><ssdm name="gepindex31"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:397  %gepindex32 = select i1 %addrCmp20, i9 %gepindex31, i9 -239

]]></node>
<StgValue><ssdm name="gepindex32"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:398  %gepindex2735_cast = zext i9 %gepindex32 to i64

]]></node>
<StgValue><ssdm name="gepindex2735_cast"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:399  %sub_in_addr_15 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2735_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_15"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:400  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:437  %tmp_60_0_2_2 = add i12 %tmp_38_0_2_cast, 1

]]></node>
<StgValue><ssdm name="tmp_60_0_2_2"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:438  %tmp_72 = trunc i12 %tmp_60_0_2_2 to i2

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:439  %cast_gep_index242_cast = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_60_0_2_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="cast_gep_index242_cast"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3391">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:742  %tmp_44_1_2 = mul nsw i32 %Gx_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3348">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:744  %tmp_45_1_2 = mul nsw i32 %Gy_load_6, %tmp_41_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3476">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:796  %tmp_58_1_2 = mul nsw i32 %Gx_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3433">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:798  %tmp_59_1_2 = mul nsw i32 %Gy_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="422" st_id="23" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3263">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:331  %tmp_51_0_2 = mul nsw i32 %Gx_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_51_0_2"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3220">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:333  %tmp_52_0_2 = mul nsw i32 %Gy_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:400  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:401  %call_get_range740_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_15, i64 8, i64 15)

]]></node>
<StgValue><ssdm name="call_get_range740_part"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:402  %tmp_48_0_2_1 = zext i8 %call_get_range740_part to i32

]]></node>
<StgValue><ssdm name="tmp_48_0_2_1"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:403  %tmp_51_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_1"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:405  %tmp_52_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_1"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:409  %call_get_range752_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_15, i64 16, i64 23)

]]></node>
<StgValue><ssdm name="call_get_range752_part"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:410  %tmp_55_0_2_1 = zext i8 %call_get_range752_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_0_2_1"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2491">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:411  %tmp_58_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_1"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:413  %tmp_59_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_1"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:417  %call_get_range764_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_15, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range764_part"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:418  %tmp_62_0_2_1 = zext i8 %call_get_range764_part to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_2_1"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2872">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:419  %tmp_65_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_65_0_2_1"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:440  %mem_index_gep13 = add i10 %cast_gep_index242_cast, 72

]]></node>
<StgValue><ssdm name="mem_index_gep13"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:441  %addrCmp21 = icmp ult i10 %mem_index_gep13, 346

]]></node>
<StgValue><ssdm name="addrCmp21"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="14" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:442  %gepindex769_cast = zext i10 %cast_gep_index242_cast to i14

]]></node>
<StgValue><ssdm name="gepindex769_cast"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
._crit_edge.0.0.0_ifconv:443  %gepindex33 = select i1 %addrCmp21, i14 %gepindex769_cast, i14 273

]]></node>
<StgValue><ssdm name="gepindex33"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge.0.0.0_ifconv:444  %gepindex2771_cast = zext i14 %gepindex33 to i64

]]></node>
<StgValue><ssdm name="gepindex2771_cast"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:445  %sub_in_addr_16 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2771_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_16"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:446  %sub_in_load_16 = load i32* %sub_in_addr_16, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_16"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:717  %tmp_35_1_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_3, i3 -3)

]]></node>
<StgValue><ssdm name="tmp_35_1_2"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:718  %tmp_35_1_2_cast = zext i11 %tmp_35_1_2 to i12

]]></node>
<StgValue><ssdm name="tmp_35_1_2_cast"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:748  %tmp_46_1_2 = add i12 %tmp_35_1_2_cast, -1

]]></node>
<StgValue><ssdm name="tmp_46_1_2"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:749  %tmp_102 = trunc i12 %tmp_46_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:750  %tmp_103 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_46_1_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:751  %tmp_104 = sext i10 %tmp_103 to i12

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:752  %mem_index_gep20 = add i12 %tmp_104, 72

]]></node>
<StgValue><ssdm name="mem_index_gep20"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:754  %addrCmp31 = icmp ult i10 %tmp_103, -72

]]></node>
<StgValue><ssdm name="addrCmp31"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3477">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:796  %tmp_58_1_2 = mul nsw i32 %Gx_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3434">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:798  %tmp_59_1_2 = mul nsw i32 %Gy_load_6, %tmp_55_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="453" st_id="24" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3264">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:331  %tmp_51_0_2 = mul nsw i32 %Gx_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_51_0_2"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3221">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:333  %tmp_52_0_2 = mul nsw i32 %Gy_load_6, %tmp_48_0_2

]]></node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:403  %tmp_51_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_1"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3215">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:405  %tmp_52_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_1"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:411  %tmp_58_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_1"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:413  %tmp_59_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_1"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2873">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:419  %tmp_65_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_65_0_2_1"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2915">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:421  %tmp_66_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_66_0_2_1"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2486">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:431  %tmp_58_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_2"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:433  %tmp_59_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_2"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:446  %sub_in_load_16 = load i32* %sub_in_addr_16, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_16"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:447  %start_pos11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_72, i3 0)

]]></node>
<StgValue><ssdm name="start_pos11"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:448  %start_pos774_cast = zext i5 %start_pos11 to i64

]]></node>
<StgValue><ssdm name="start_pos774_cast"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:449  %end_pos11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_72, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos11"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:450  %end_pos775975_cast = zext i5 %end_pos11 to i64

]]></node>
<StgValue><ssdm name="end_pos775975_cast"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:451  %call_get_range11 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_16, i64 %start_pos774_cast, i64 %end_pos775975_cast)

]]></node>
<StgValue><ssdm name="call_get_range11"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:452  %tmp_73 = trunc i32 %call_get_range11 to i8

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:453  %tmp_62_0_2_2 = zext i8 %tmp_73 to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_2_2"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2867">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:454  %tmp_65_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2_2"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2910">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:456  %tmp_66_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2_2"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1091">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:753  %adjSize897_cast = zext i12 %mem_index_gep20 to i13

]]></node>
<StgValue><ssdm name="adjSize897_cast"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:755  %addrCmp32 = icmp ult i12 %mem_index_gep20, 346

]]></node>
<StgValue><ssdm name="addrCmp32"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1090">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:756  %gepindex49 = add i13 %adjSize897_cast, -72

]]></node>
<StgValue><ssdm name="gepindex49"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:757  %gepindex50 = select i1 %addrCmp31, i13 %gepindex49, i13 273

]]></node>
<StgValue><ssdm name="gepindex50"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:758  %gepindex51 = select i1 %addrCmp32, i13 %gepindex50, i13 273

]]></node>
<StgValue><ssdm name="gepindex51"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:759  %gepindex2903_cast = sext i13 %gepindex51 to i64

]]></node>
<StgValue><ssdm name="gepindex2903_cast"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:760  %sub_in_addr_24 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2903_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_24"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:761  %sub_in_load_24 = load i32* %sub_in_addr_24, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="481" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:4  %tmp_1 = add i8 %i_1, -1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:242  %tmp_56 = shl i8 %i_1, 1

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3259">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:403  %tmp_51_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_1"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3216">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:405  %tmp_52_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_1"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2493">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:411  %tmp_58_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_1"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2450">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:413  %tmp_59_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_1"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2874">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:419  %tmp_65_0_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_65_0_2_1"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2916">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:421  %tmp_66_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_66_0_2_1"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3252">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:425  %tmp_51_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_2"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2487">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:431  %tmp_58_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_2"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2444">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:433  %tmp_59_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_2"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2868">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:454  %tmp_65_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2_2"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:456  %tmp_66_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2_2"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:761  %sub_in_load_24 = load i32* %sub_in_addr_24, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_24"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:762  %start_pos17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_102, i3 0)

]]></node>
<StgValue><ssdm name="start_pos17"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:763  %start_pos906_cast = zext i5 %start_pos17 to i64

]]></node>
<StgValue><ssdm name="start_pos906_cast"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:764  %end_pos17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_102, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos17"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:765  %end_pos907986_cast = zext i5 %end_pos17 to i64

]]></node>
<StgValue><ssdm name="end_pos907986_cast"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:766  %call_get_range17 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_24, i64 %start_pos906_cast, i64 %end_pos907986_cast)

]]></node>
<StgValue><ssdm name="call_get_range17"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:767  %tmp_105 = trunc i32 %call_get_range17 to i8

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:768  %tmp_48_1_2 = zext i8 %tmp_105 to i32

]]></node>
<StgValue><ssdm name="tmp_48_1_2"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3561">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:769  %tmp_51_1_2 = mul nsw i32 %Gx_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_51_1_2"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3518">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:771  %tmp_52_1_2 = mul nsw i32 %Gy_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_52_1_2"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3384">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:802  %tmp_44_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2_1"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3341">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:804  %tmp_45_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2_1"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:808  %adjSize2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %i_3, i1 true)

]]></node>
<StgValue><ssdm name="adjSize2"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:809  %adjSize548_cast = zext i9 %adjSize2 to i10

]]></node>
<StgValue><ssdm name="adjSize548_cast"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:810  %mem_index_gep22 = add i10 %adjSize548_cast, 72

]]></node>
<StgValue><ssdm name="mem_index_gep22"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="9" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:811  %tmp_110 = trunc i10 %mem_index_gep22 to i9

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:812  %addrCmp35 = icmp ult i10 %mem_index_gep22, 346

]]></node>
<StgValue><ssdm name="addrCmp35"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:813  %gepindex55 = add i9 %tmp_110, -72

]]></node>
<StgValue><ssdm name="gepindex55"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:814  %gepindex56 = select i1 %addrCmp35, i9 %gepindex55, i9 -239

]]></node>
<StgValue><ssdm name="gepindex56"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:815  %gepindex2927_cast = zext i9 %gepindex56 to i64

]]></node>
<StgValue><ssdm name="gepindex2927_cast"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:816  %sub_in_addr_26 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2927_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_26"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:817  %sub_in_load_26 = load i32* %sub_in_addr_26, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:7  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 2)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:8  %tmp_cast_42 = sext i11 %tmp_3 to i12

]]></node>
<StgValue><ssdm name="tmp_cast_42"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:39  %tmp_17 = add i12 %tmp_cast_42, -1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:40  %tmp_18 = trunc i12 %tmp_17 to i2

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:41  %tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_17, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:42  %tmp_22 = sext i10 %tmp_19 to i12

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:43  %mem_index_gep1 = add i12 %tmp_22, 72

]]></node>
<StgValue><ssdm name="mem_index_gep1"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:45  %addrCmp2 = icmp ult i10 %tmp_19, -72

]]></node>
<StgValue><ssdm name="addrCmp2"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:243  %gepindex2651_cast = zext i8 %tmp_56 to i64

]]></node>
<StgValue><ssdm name="gepindex2651_cast"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:244  %sub_in_addr_10 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2651_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_10"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:245  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2917">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:421  %tmp_66_0_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_66_0_2_1"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3253">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:425  %tmp_51_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_2"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:431  %tmp_58_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_58_0_2_2"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2445">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:433  %tmp_59_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_1

]]></node>
<StgValue><ssdm name="tmp_59_0_2_2"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2869">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:454  %tmp_65_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_65_0_2_2"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2912">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:456  %tmp_66_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_66_0_2_2"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3562">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:769  %tmp_51_1_2 = mul nsw i32 %Gx_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_51_1_2"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3519">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:771  %tmp_52_1_2 = mul nsw i32 %Gy_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_52_1_2"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3385">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:802  %tmp_44_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2_1"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3342">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:804  %tmp_45_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2_1"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:817  %sub_in_load_26 = load i32* %sub_in_addr_26, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_26"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:818  %call_get_range932_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_26, i64 8, i64 15)

]]></node>
<StgValue><ssdm name="call_get_range932_part"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:819  %tmp_48_1_2_1 = zext i8 %call_get_range932_part to i32

]]></node>
<StgValue><ssdm name="tmp_48_1_2_1"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3556">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:820  %tmp_51_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_1"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3513">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:822  %tmp_52_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_1"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:826  %call_get_range944_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_26, i64 16, i64 23)

]]></node>
<StgValue><ssdm name="call_get_range944_part"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:827  %tmp_55_1_2_1 = zext i8 %call_get_range944_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_2_1"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3470">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:828  %tmp_58_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_58_1_2_1"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3427">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:830  %tmp_59_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_59_1_2_1"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:834  %tmp_44_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_44_1_2_2"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:846  %call_get_range956_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_26, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range956_part"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:9  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 3)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:10  %tmp_11_cast = sext i11 %tmp_5 to i12

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:44  %adjSize561_cast = zext i12 %mem_index_gep1 to i13

]]></node>
<StgValue><ssdm name="adjSize561_cast"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:46  %addrCmp3 = icmp ult i12 %mem_index_gep1, 346

]]></node>
<StgValue><ssdm name="addrCmp3"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:47  %gepindex3 = add i13 %adjSize561_cast, -72

]]></node>
<StgValue><ssdm name="gepindex3"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:48  %gepindex4 = select i1 %addrCmp2, i13 %gepindex3, i13 273

]]></node>
<StgValue><ssdm name="gepindex4"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:49  %gepindex5 = select i1 %addrCmp3, i13 %gepindex4, i13 273

]]></node>
<StgValue><ssdm name="gepindex5"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:50  %gepindex2567_cast = sext i13 %gepindex5 to i64

]]></node>
<StgValue><ssdm name="gepindex2567_cast"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:51  %sub_in_addr_3 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2567_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_3"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:52  %sub_in_load_3 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:64  %tmp_27 = add i12 %tmp_11_cast, -1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:65  %tmp_28 = trunc i12 %tmp_27 to i2

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:66  %tmp_29 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_27, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:67  %tmp_30 = sext i10 %tmp_29 to i12

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:68  %mem_index_gep2 = add i12 %tmp_30, 72

]]></node>
<StgValue><ssdm name="mem_index_gep2"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:70  %addrCmp4 = icmp ult i10 %tmp_29, -72

]]></node>
<StgValue><ssdm name="addrCmp4"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:245  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:246  %call_get_range656_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_10, i64 8, i64 15)

]]></node>
<StgValue><ssdm name="call_get_range656_part"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:247  %tmp_48_0_1_1 = zext i8 %call_get_range656_part to i32

]]></node>
<StgValue><ssdm name="tmp_48_0_1_1"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3272">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:248  %tmp_51_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_1"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:254  %call_get_range668_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_10, i64 16, i64 23)

]]></node>
<StgValue><ssdm name="call_get_range668_part"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:255  %tmp_55_0_1_1 = zext i8 %call_get_range668_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_0_1_1"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2506">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:256  %tmp_58_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_1"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:258  %tmp_59_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_1"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:262  %call_get_range680_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_10, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range680_part"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:263  %tmp_62_0_1_1 = zext i8 %call_get_range680_part to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_1_1"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2887">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:264  %tmp_65_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1_1"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2930">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:266  %tmp_66_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1_1"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3254">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:425  %tmp_51_0_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_51_0_2_2"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3563">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:769  %tmp_51_1_2 = mul nsw i32 %Gx_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_51_1_2"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3520">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:771  %tmp_52_1_2 = mul nsw i32 %Gy_load_6, %tmp_48_1_2

]]></node>
<StgValue><ssdm name="tmp_52_1_2"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3386">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:802  %tmp_44_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_44_1_2_1"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3343">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:804  %tmp_45_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_62_0_2_2

]]></node>
<StgValue><ssdm name="tmp_45_1_2_1"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3557">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:820  %tmp_51_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_1"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3514">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:822  %tmp_52_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_1"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3471">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:828  %tmp_58_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_58_1_2_1"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3428">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:830  %tmp_59_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_59_1_2_1"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3380">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:834  %tmp_44_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_44_1_2_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="586" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:52  %sub_in_load_3 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:53  %start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 0)

]]></node>
<StgValue><ssdm name="start_pos1"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:54  %start_pos570_cast = zext i5 %start_pos1 to i64

]]></node>
<StgValue><ssdm name="start_pos570_cast"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:55  %end_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos1"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:56  %end_pos571958_cast = zext i5 %end_pos1 to i64

]]></node>
<StgValue><ssdm name="end_pos571958_cast"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:57  %call_get_range1 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_3, i64 %start_pos570_cast, i64 %end_pos571958_cast)

]]></node>
<StgValue><ssdm name="call_get_range1"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:58  %tmp_23 = trunc i32 %call_get_range1 to i8

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:59  %tmp_24 = zext i8 %tmp_23 to i32

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2525">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:60  %tmp_25 = mul nsw i32 %Gx_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:61  %tmp_26 = mul nsw i32 %Gy_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:69  %adjSize573_cast = zext i12 %mem_index_gep2 to i13

]]></node>
<StgValue><ssdm name="adjSize573_cast"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:71  %addrCmp5 = icmp ult i12 %mem_index_gep2, 346

]]></node>
<StgValue><ssdm name="addrCmp5"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:72  %gepindex6 = add i13 %adjSize573_cast, -72

]]></node>
<StgValue><ssdm name="gepindex6"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:73  %gepindex7 = select i1 %addrCmp4, i13 %gepindex6, i13 273

]]></node>
<StgValue><ssdm name="gepindex7"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:74  %gepindex8 = select i1 %addrCmp5, i13 %gepindex7, i13 273

]]></node>
<StgValue><ssdm name="gepindex8"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:75  %gepindex2579_cast = sext i13 %gepindex8 to i64

]]></node>
<StgValue><ssdm name="gepindex2579_cast"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:76  %sub_in_addr_4 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2579_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_4"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:77  %sub_in_load_4 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3287">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:89  %tmp_51_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_51_0_0_1"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3244">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:91  %tmp_52_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_52_0_0_1"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:101  %tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:102  %tmp_36 = sext i9 %tmp_35 to i12

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:103  %mem_index_gep3 = add i12 %tmp_36, 72

]]></node>
<StgValue><ssdm name="mem_index_gep3"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:105  %addrCmp6 = icmp ult i9 %tmp_35, -72

]]></node>
<StgValue><ssdm name="addrCmp6"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3273">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:248  %tmp_51_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_1"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3229">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:250  %tmp_52_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_1"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:256  %tmp_58_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_1"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2464">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:258  %tmp_59_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_1"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2888">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:264  %tmp_65_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1_1"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2931">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:266  %tmp_66_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1_1"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3558">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:820  %tmp_51_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_1"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3515">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:822  %tmp_52_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_1"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3472">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:828  %tmp_58_1_2_1 = mul nsw i32 %Gx_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_58_1_2_1"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3429">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:830  %tmp_59_1_2_1 = mul nsw i32 %Gy_load_7, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_59_1_2_1"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3381">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:834  %tmp_44_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_44_1_2_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="621" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2526">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:60  %tmp_25 = mul nsw i32 %Gx_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:61  %tmp_26 = mul nsw i32 %Gy_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:77  %sub_in_load_4 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:78  %start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_28, i3 0)

]]></node>
<StgValue><ssdm name="start_pos2"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:79  %start_pos582_cast = zext i5 %start_pos2 to i64

]]></node>
<StgValue><ssdm name="start_pos582_cast"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:80  %end_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_28, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos2"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:81  %end_pos583959_cast = zext i5 %end_pos2 to i64

]]></node>
<StgValue><ssdm name="end_pos583959_cast"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:82  %call_get_range2 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_4, i64 %start_pos582_cast, i64 %end_pos583959_cast)

]]></node>
<StgValue><ssdm name="call_get_range2"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:83  %tmp_31 = trunc i32 %call_get_range2 to i8

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:84  %tmp_32 = zext i8 %tmp_31 to i32

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2906">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:85  %tmp_33 = mul nsw i32 %Gx_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2949">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:86  %tmp_34 = mul nsw i32 %Gy_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3288">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:89  %tmp_51_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_51_0_0_1"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3245">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:91  %tmp_52_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_52_0_0_1"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2521">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:95  %tmp_58_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_58_0_0_1"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:97  %tmp_59_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_59_0_0_1"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:104  %adjSize585_cast = zext i12 %mem_index_gep3 to i13

]]></node>
<StgValue><ssdm name="adjSize585_cast"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:106  %addrCmp7 = icmp ult i12 %mem_index_gep3, 346

]]></node>
<StgValue><ssdm name="addrCmp7"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:107  %gepindex9 = add i13 %adjSize585_cast, -72

]]></node>
<StgValue><ssdm name="gepindex9"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:108  %gepindex10 = select i1 %addrCmp6, i13 %gepindex9, i13 273

]]></node>
<StgValue><ssdm name="gepindex10"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:109  %gepindex11 = select i1 %addrCmp7, i13 %gepindex10, i13 273

]]></node>
<StgValue><ssdm name="gepindex11"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:110  %gepindex2591_cast = sext i13 %gepindex11 to i64

]]></node>
<StgValue><ssdm name="gepindex2591_cast"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:111  %sub_in_addr_5 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2591_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_5"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:112  %sub_in_load_5 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3282">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:121  %tmp_51_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_51_0_0_2"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3274">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:248  %tmp_51_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_1"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3230">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:250  %tmp_52_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_1"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:256  %tmp_58_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_1"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2465">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:258  %tmp_59_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_1"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2889">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:264  %tmp_65_0_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1_1"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2932">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:266  %tmp_66_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1_1"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:501  %tmp_42 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 -2)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:502  %tmp_37_1_cast = sext i11 %tmp_42 to i12

]]></node>
<StgValue><ssdm name="tmp_37_1_cast"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:511  %tmp_53_1 = add i12 %tmp_37_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:512  %tmp_80 = trunc i12 %tmp_53_1 to i2

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:513  %tmp_81 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_53_1, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:514  %tmp_82 = sext i10 %tmp_81 to i12

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:515  %mem_index_gep14 = add i12 %tmp_82, 72

]]></node>
<StgValue><ssdm name="mem_index_gep14"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:517  %addrCmp22 = icmp ult i10 %tmp_81, -72

]]></node>
<StgValue><ssdm name="addrCmp22"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:5  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:6  %tmp_6_cast = sext i11 %tmp_2 to i12

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:11  %tmp_s = add i12 %tmp_6_cast, -1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:12  %tmp_6 = trunc i12 %tmp_s to i2

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:13  %tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_s, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:14  %tmp_12 = sext i10 %tmp_11 to i12

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:15  %mem_index_gep = add i12 %tmp_12, 72

]]></node>
<StgValue><ssdm name="mem_index_gep"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:17  %addrCmp = icmp ult i10 %tmp_11, -72

]]></node>
<StgValue><ssdm name="addrCmp"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2527">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:60  %tmp_25 = mul nsw i32 %Gx_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2484">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:61  %tmp_26 = mul nsw i32 %Gy_load, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2907">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:85  %tmp_33 = mul nsw i32 %Gx_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2950">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:86  %tmp_34 = mul nsw i32 %Gy_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3289">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:89  %tmp_51_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_51_0_0_1"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3246">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:91  %tmp_52_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_52_0_0_1"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:95  %tmp_58_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_58_0_0_1"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:97  %tmp_59_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_59_0_0_1"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:112  %sub_in_load_5 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:113  %call_get_range596_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_5, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range596_part"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:114  %tmp_62_0_0_1 = zext i8 %call_get_range596_part to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_0_1"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2902">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:115  %tmp_65_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_0_1"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2945">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:117  %tmp_66_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_0_1"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3283">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:121  %tmp_51_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_51_0_0_2"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:127  %tmp_58_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_0_2"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3231">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:250  %tmp_52_0_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_1"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3418">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:503  %tmp_44_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="685" st_id="30" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3375">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:504  %tmp_45_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="686" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:516  %adjSize777_cast = zext i12 %mem_index_gep14 to i13

]]></node>
<StgValue><ssdm name="adjSize777_cast"/></StgValue>
</operation>

<operation id="687" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:518  %addrCmp23 = icmp ult i12 %mem_index_gep14, 346

]]></node>
<StgValue><ssdm name="addrCmp23"/></StgValue>
</operation>

<operation id="688" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp22" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:519  %gepindex34 = add i13 %adjSize777_cast, -72

]]></node>
<StgValue><ssdm name="gepindex34"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:520  %gepindex35 = select i1 %addrCmp22, i13 %gepindex34, i13 273

]]></node>
<StgValue><ssdm name="gepindex35"/></StgValue>
</operation>

<operation id="690" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:521  %gepindex36 = select i1 %addrCmp23, i13 %gepindex35, i13 273

]]></node>
<StgValue><ssdm name="gepindex36"/></StgValue>
</operation>

<operation id="691" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:522  %gepindex2783_cast = sext i13 %gepindex36 to i64

]]></node>
<StgValue><ssdm name="gepindex2783_cast"/></StgValue>
</operation>

<operation id="692" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:523  %sub_in_addr_17 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2783_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_17"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:524  %sub_in_load_17 = load i32* %sub_in_addr_17, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_17"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="694" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1101">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:16  %adjSize558_cast = zext i12 %mem_index_gep to i13

]]></node>
<StgValue><ssdm name="adjSize558_cast"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:18  %addrCmp1 = icmp ult i12 %mem_index_gep, 346

]]></node>
<StgValue><ssdm name="addrCmp1"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1100">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:19  %gepindex = add i13 %adjSize558_cast, -72

]]></node>
<StgValue><ssdm name="gepindex"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:20  %gepindex1 = select i1 %addrCmp, i13 %gepindex, i13 273

]]></node>
<StgValue><ssdm name="gepindex1"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:21  %gepindex2 = select i1 %addrCmp1, i13 %gepindex1, i13 273

]]></node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:22  %gepindex2_cast = sext i13 %gepindex2 to i64

]]></node>
<StgValue><ssdm name="gepindex2_cast"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:23  %sub_in_addr_2 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_2"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:24  %sub_in_load_2 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2481">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:62  %sumy2_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_26

]]></node>
<StgValue><ssdm name="sumy2_2"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2524">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:63  %sumx2_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_25

]]></node>
<StgValue><ssdm name="sumx2_2"/></StgValue>
</operation>

<operation id="704" st_id="31" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2908">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:85  %tmp_33 = mul nsw i32 %Gx_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="705" st_id="31" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2951">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:86  %tmp_34 = mul nsw i32 %Gy_load, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="706" st_id="31" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:95  %tmp_58_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_58_0_0_1"/></StgValue>
</operation>

<operation id="707" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2520">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:96  %sumx2_3_0_0_1 = add nsw i32 %tmp_58_0_0_1, %sumx2_2

]]></node>
<StgValue><ssdm name="sumx2_3_0_0_1"/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2480">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:97  %tmp_59_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_59_0_0_1"/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2477">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:98  %sumy2_3_0_0_1 = add nsw i32 %tmp_59_0_0_1, %sumy2_2

]]></node>
<StgValue><ssdm name="sumy2_3_0_0_1"/></StgValue>
</operation>

<operation id="710" st_id="31" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2903">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:115  %tmp_65_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_0_1"/></StgValue>
</operation>

<operation id="711" st_id="31" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2946">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:117  %tmp_66_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_0_1"/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3284">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:121  %tmp_51_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_51_0_0_2"/></StgValue>
</operation>

<operation id="713" st_id="31" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2517">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:127  %tmp_58_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_0_2"/></StgValue>
</operation>

<operation id="714" st_id="31" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2473">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:129  %tmp_59_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_0_2"/></StgValue>
</operation>

<operation id="715" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:133  %tmp_60_0_0_2 = add i12 %tmp_11_cast, 1

]]></node>
<StgValue><ssdm name="tmp_60_0_0_2"/></StgValue>
</operation>

<operation id="716" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="2" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:134  %tmp_37 = trunc i12 %tmp_60_0_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="717" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:135  %tmp_38 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %tmp_60_0_0_2, i32 2, i32 11)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:136  %tmp_39 = sext i10 %tmp_38 to i12

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="719" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:137  %mem_index_gep4 = add i12 %tmp_39, 72

]]></node>
<StgValue><ssdm name="mem_index_gep4"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:139  %addrCmp8 = icmp ult i10 %tmp_38, -72

]]></node>
<StgValue><ssdm name="addrCmp8"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3419">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:503  %tmp_44_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3376">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:504  %tmp_45_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:524  %sub_in_load_17 = load i32* %sub_in_addr_17, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_17"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:525  %start_pos12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_80, i3 0)

]]></node>
<StgValue><ssdm name="start_pos12"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:526  %start_pos786_cast = zext i5 %start_pos12 to i64

]]></node>
<StgValue><ssdm name="start_pos786_cast"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:527  %end_pos12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_80, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos12"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:528  %end_pos787976_cast = zext i5 %end_pos12 to i64

]]></node>
<StgValue><ssdm name="end_pos787976_cast"/></StgValue>
</operation>

<operation id="728" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:529  %call_get_range12 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_17, i64 %start_pos786_cast, i64 %end_pos787976_cast)

]]></node>
<StgValue><ssdm name="call_get_range12"/></StgValue>
</operation>

<operation id="729" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:530  %tmp_83 = trunc i32 %call_get_range12 to i8

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="730" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:531  %tmp_55_1 = zext i8 %tmp_83 to i32

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="731" st_id="31" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3504">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:532  %tmp_58_1 = mul nsw i32 %Gx_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="732" st_id="31" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3461">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:533  %tmp_59_1 = mul nsw i32 %Gy_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="733" st_id="31" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3586">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:542  %tmp_51_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_1"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3543">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:544  %tmp_52_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="735" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:24  %sub_in_load_2 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>

<operation id="736" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:25  %start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_6, i3 0)

]]></node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="737" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:26  %start_pos_cast = zext i5 %start_pos to i64

]]></node>
<StgValue><ssdm name="start_pos_cast"/></StgValue>
</operation>

<operation id="738" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:27  %end_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_6, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos"/></StgValue>
</operation>

<operation id="739" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:28  %end_pos957_cast = zext i5 %end_pos to i64

]]></node>
<StgValue><ssdm name="end_pos957_cast"/></StgValue>
</operation>

<operation id="740" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:29  %call_get_range = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_2, i64 %start_pos_cast, i64 %end_pos957_cast)

]]></node>
<StgValue><ssdm name="call_get_range"/></StgValue>
</operation>

<operation id="741" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:30  %tmp_13 = trunc i32 %call_get_range to i8

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="742" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:31  %tmp_14 = zext i8 %tmp_13 to i32

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="743" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3291">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:32  %tmp_15 = mul nsw i32 %Gx_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3248">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:33  %tmp_16 = mul nsw i32 %Gy_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2905">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:87  %sumx3_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_33

]]></node>
<StgValue><ssdm name="sumx3_2"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2948">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:88  %sumy3_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_34

]]></node>
<StgValue><ssdm name="sumy3_2"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:100  %sumx2_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_0_1

]]></node>
<StgValue><ssdm name="sumx2_2_0_0_1"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2904">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:115  %tmp_65_0_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_0_1"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2901">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:116  %sumx3_3_0_0_1 = add nsw i32 %tmp_65_0_0_1, %sumx3_2

]]></node>
<StgValue><ssdm name="sumx3_3_0_0_1"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2947">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:117  %tmp_66_0_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_0_1"/></StgValue>
</operation>

<operation id="751" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2944">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:118  %sumy3_3_0_0_1 = add nsw i32 %tmp_66_0_0_1, %sumy3_2

]]></node>
<StgValue><ssdm name="sumy3_3_0_0_1"/></StgValue>
</operation>

<operation id="752" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3239">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:123  %tmp_52_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_52_0_0_2"/></StgValue>
</operation>

<operation id="753" st_id="32" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:127  %tmp_58_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_0_2"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:128  %sumx2_3_0_0_2 = add nsw i32 %tmp_58_0_0_2, %sumx2_2_0_0_1

]]></node>
<StgValue><ssdm name="sumx2_3_0_0_2"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2474">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:129  %tmp_59_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_0_2"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:138  %adjSize597_cast = zext i12 %mem_index_gep4 to i13

]]></node>
<StgValue><ssdm name="adjSize597_cast"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:140  %addrCmp9 = icmp ult i12 %mem_index_gep4, 346

]]></node>
<StgValue><ssdm name="addrCmp9"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:141  %gepindex12 = add i13 %adjSize597_cast, -72

]]></node>
<StgValue><ssdm name="gepindex12"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:142  %gepindex13 = select i1 %addrCmp8, i13 %gepindex12, i13 273

]]></node>
<StgValue><ssdm name="gepindex13"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:143  %gepindex14 = select i1 %addrCmp9, i13 %gepindex13, i13 273

]]></node>
<StgValue><ssdm name="gepindex14"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:144  %gepindex2603_cast = sext i13 %gepindex14 to i64

]]></node>
<StgValue><ssdm name="gepindex2603_cast"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:145  %sub_in_addr_6 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2603_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_6"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:146  %sub_in_load_6 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3420">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:503  %tmp_44_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3377">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:504  %tmp_45_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3505">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:532  %tmp_58_1 = mul nsw i32 %Gx_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3462">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:533  %tmp_59_1 = mul nsw i32 %Gy_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3587">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:542  %tmp_51_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_1"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3544">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:544  %tmp_52_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_1"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:548  %tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 true)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:549  %tmp_85 = sext i9 %tmp_84 to i12

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:550  %mem_index_gep15 = add i12 %tmp_85, 72

]]></node>
<StgValue><ssdm name="mem_index_gep15"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:552  %addrCmp24 = icmp ult i9 %tmp_84, -72

]]></node>
<StgValue><ssdm name="addrCmp24"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3409">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:568  %tmp_44_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_44_1_0_2"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3366">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:570  %tmp_45_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_45_1_0_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="776" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3292">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:32  %tmp_15 = mul nsw i32 %Gx_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="777" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3249">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:33  %tmp_16 = mul nsw i32 %Gy_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="778" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2476">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:99  %sumy2_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_0_1

]]></node>
<StgValue><ssdm name="sumy2_2_0_0_1"/></StgValue>
</operation>

<operation id="779" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3240">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:123  %tmp_52_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_52_0_0_2"/></StgValue>
</operation>

<operation id="780" st_id="33" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:129  %tmp_59_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_0_2"/></StgValue>
</operation>

<operation id="781" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:130  %sumy2_3_0_0_2 = add nsw i32 %tmp_59_0_0_2, %sumy2_2_0_0_1

]]></node>
<StgValue><ssdm name="sumy2_3_0_0_2"/></StgValue>
</operation>

<operation id="782" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:146  %sub_in_load_6 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>

<operation id="783" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:147  %start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_37, i3 0)

]]></node>
<StgValue><ssdm name="start_pos3"/></StgValue>
</operation>

<operation id="784" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:148  %start_pos606_cast = zext i5 %start_pos3 to i64

]]></node>
<StgValue><ssdm name="start_pos606_cast"/></StgValue>
</operation>

<operation id="785" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:149  %end_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_37, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos3"/></StgValue>
</operation>

<operation id="786" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:150  %end_pos607961_cast = zext i5 %end_pos3 to i64

]]></node>
<StgValue><ssdm name="end_pos607961_cast"/></StgValue>
</operation>

<operation id="787" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:151  %call_get_range3 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_6, i64 %start_pos606_cast, i64 %end_pos607961_cast)

]]></node>
<StgValue><ssdm name="call_get_range3"/></StgValue>
</operation>

<operation id="788" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:152  %tmp_40 = trunc i32 %call_get_range3 to i8

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="789" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:153  %tmp_62_0_0_2 = zext i8 %tmp_40 to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_0_2"/></StgValue>
</operation>

<operation id="790" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2897">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:154  %tmp_65_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_0_2"/></StgValue>
</operation>

<operation id="791" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:156  %tmp_66_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_0_2"/></StgValue>
</operation>

<operation id="792" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3590">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:507  %tmp_51_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="793" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3547">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:508  %tmp_52_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="794" st_id="33" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3506">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:532  %tmp_58_1 = mul nsw i32 %Gx_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="795" st_id="33" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3463">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:533  %tmp_59_1 = mul nsw i32 %Gy_load, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="796" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3414">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:536  %tmp_44_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_44_1_0_1"/></StgValue>
</operation>

<operation id="797" st_id="33" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3588">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:542  %tmp_51_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_1"/></StgValue>
</operation>

<operation id="798" st_id="33" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3545">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:544  %tmp_52_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_1"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:551  %adjSize789_cast = zext i12 %mem_index_gep15 to i13

]]></node>
<StgValue><ssdm name="adjSize789_cast"/></StgValue>
</operation>

<operation id="800" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:553  %addrCmp25 = icmp ult i12 %mem_index_gep15, 346

]]></node>
<StgValue><ssdm name="addrCmp25"/></StgValue>
</operation>

<operation id="801" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="addrCmp24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:554  %gepindex37 = add i13 %adjSize789_cast, -72

]]></node>
<StgValue><ssdm name="gepindex37"/></StgValue>
</operation>

<operation id="802" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:555  %gepindex38 = select i1 %addrCmp24, i13 %gepindex37, i13 273

]]></node>
<StgValue><ssdm name="gepindex38"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:556  %gepindex39 = select i1 %addrCmp25, i13 %gepindex38, i13 273

]]></node>
<StgValue><ssdm name="gepindex39"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:557  %gepindex2795_cast = sext i13 %gepindex39 to i64

]]></node>
<StgValue><ssdm name="gepindex2795_cast"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:558  %sub_in_addr_18 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2795_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_18"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:559  %sub_in_load_18 = load i32* %sub_in_addr_18, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_18"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3410">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:568  %tmp_44_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_44_1_0_2"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3367">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:570  %tmp_45_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_45_1_0_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="809" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3293">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:32  %tmp_15 = mul nsw i32 %Gx_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="810" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3250">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:33  %tmp_16 = mul nsw i32 %Gy_load, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="811" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3241">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:123  %tmp_52_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_52_0_0_2"/></StgValue>
</operation>

<operation id="812" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2898">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:154  %tmp_65_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_0_2"/></StgValue>
</operation>

<operation id="813" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2941">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:156  %tmp_66_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_0_2"/></StgValue>
</operation>

<operation id="814" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:161  %tmp_35_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 1)

]]></node>
<StgValue><ssdm name="tmp_35_0_1"/></StgValue>
</operation>

<operation id="815" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:162  %tmp_35_0_1_cast = zext i10 %tmp_35_0_1 to i11

]]></node>
<StgValue><ssdm name="tmp_35_0_1_cast"/></StgValue>
</operation>

<operation id="816" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:167  %tmp_46_0_1 = add i11 %tmp_35_0_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_46_0_1"/></StgValue>
</operation>

<operation id="817" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:168  %tmp_43 = trunc i11 %tmp_46_0_1 to i2

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="818" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:169  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_46_0_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="819" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3591">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:507  %tmp_51_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="820" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3548">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:508  %tmp_52_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="821" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3415">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:536  %tmp_44_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_44_1_0_1"/></StgValue>
</operation>

<operation id="822" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3371">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:538  %tmp_45_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_45_1_0_1"/></StgValue>
</operation>

<operation id="823" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:559  %sub_in_load_18 = load i32* %sub_in_addr_18, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_18"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:560  %call_get_range800_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_18, i64 16, i64 23)

]]></node>
<StgValue><ssdm name="call_get_range800_part"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:561  %tmp_55_1_0_1 = zext i8 %call_get_range800_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_0_1"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3500">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:562  %tmp_58_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_58_1_0_1"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3457">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:564  %tmp_59_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_59_1_0_1"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3411">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:568  %tmp_44_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_44_1_0_2"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3368">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:570  %tmp_45_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1

]]></node>
<StgValue><ssdm name="tmp_45_1_0_2"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:580  %call_get_range812_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_18, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range812_part"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:581  %tmp_55_1_0_2 = zext i8 %call_get_range812_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_0_2"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3495">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:582  %tmp_58_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_58_1_0_2"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3452">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:584  %tmp_59_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_59_1_0_2"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
._crit_edge.0.0.0_ifconv:675  %adjSize1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_41, i1 true)

]]></node>
<StgValue><ssdm name="adjSize1"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:676  %gepindex2855_cast = zext i8 %adjSize1 to i64

]]></node>
<StgValue><ssdm name="gepindex2855_cast"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:677  %sub_in_addr_22 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2855_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_22"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:678  %sub_in_load_22 = load i32* %sub_in_addr_22, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="838" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3247">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:37  %sumy1_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_16

]]></node>
<StgValue><ssdm name="sumy1_2"/></StgValue>
</operation>

<operation id="839" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3290">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:38  %sumx1_2 = select i1 %sel_tmp2, i32 255, i32 %tmp_15

]]></node>
<StgValue><ssdm name="sumx1_2"/></StgValue>
</operation>

<operation id="840" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3286">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:90  %sumx1_3_0_0_1 = add nsw i32 %tmp_51_0_0_1, %sumx1_2

]]></node>
<StgValue><ssdm name="sumx1_3_0_0_1"/></StgValue>
</operation>

<operation id="841" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3243">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:92  %sumy1_3_0_0_1 = add nsw i32 %tmp_52_0_0_1, %sumy1_2

]]></node>
<StgValue><ssdm name="sumy1_3_0_0_1"/></StgValue>
</operation>

<operation id="842" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3242">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:93  %sumy1_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_0_1

]]></node>
<StgValue><ssdm name="sumy1_2_0_0_1"/></StgValue>
</operation>

<operation id="843" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3285">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:94  %sumx1_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_0_1

]]></node>
<StgValue><ssdm name="sumx1_2_0_0_1"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2900">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:119  %sumx3_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_0_1

]]></node>
<StgValue><ssdm name="sumx3_2_0_0_1"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2943">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:120  %sumy3_2_0_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_0_1

]]></node>
<StgValue><ssdm name="sumy3_2_0_0_1"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3281">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:122  %sumx1_3_0_0_2 = add nsw i32 %tmp_51_0_0_2, %sumx1_2_0_0_1

]]></node>
<StgValue><ssdm name="sumx1_3_0_0_2"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3238">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:124  %sumy1_3_0_0_2 = add nsw i32 %tmp_52_0_0_2, %sumy1_2_0_0_1

]]></node>
<StgValue><ssdm name="sumy1_3_0_0_2"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2899">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:154  %tmp_65_0_0_2 = mul nsw i32 %Gx_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_65_0_0_2"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2896">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:155  %sumx3_3_0_0_2 = add nsw i32 %tmp_65_0_0_2, %sumx3_2_0_0_1

]]></node>
<StgValue><ssdm name="sumx3_3_0_0_2"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2942">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:156  %tmp_66_0_0_2 = mul nsw i32 %Gy_load_2, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_66_0_0_2"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2939">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:157  %sumy3_3_0_0_2 = add nsw i32 %tmp_66_0_0_2, %sumy3_2_0_0_1

]]></node>
<StgValue><ssdm name="sumy3_3_0_0_2"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:163  %tmp_37_0_1 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_41, i3 2)

]]></node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.0.0.0_ifconv:164  %tmp_37_0_1_cast = zext i10 %tmp_37_0_1 to i11

]]></node>
<StgValue><ssdm name="tmp_37_0_1_cast"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:170  %tmp_45 = sext i9 %tmp_44 to i12

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:171  %mem_index_gep5 = add i12 %tmp_45, 72

]]></node>
<StgValue><ssdm name="mem_index_gep5"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:172  %adjSize609_cast = zext i12 %mem_index_gep5 to i13

]]></node>
<StgValue><ssdm name="adjSize609_cast"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:173  %addrCmp10 = icmp ult i9 %tmp_44, -72

]]></node>
<StgValue><ssdm name="addrCmp10"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:174  %gepindex15 = add i13 %adjSize609_cast, -72

]]></node>
<StgValue><ssdm name="gepindex15"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:175  %gepindex16 = select i1 %addrCmp10, i13 %gepindex15, i13 273

]]></node>
<StgValue><ssdm name="gepindex16"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:176  %gepindex2615_cast = sext i13 %gepindex16 to i64

]]></node>
<StgValue><ssdm name="gepindex2615_cast"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:177  %sub_in_addr_7 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2615_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_7"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:178  %sub_in_load_7 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:192  %tmp_53_0_1 = add i11 %tmp_37_0_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_53_0_1"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:193  %tmp_48 = trunc i11 %tmp_53_0_1 to i2

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:194  %tmp_49 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_53_0_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3267">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:270  %tmp_51_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_2"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3417">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:506  %sumx0_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_44_1

]]></node>
<StgValue><ssdm name="sumx0_2_1"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3592">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:507  %tmp_51_1 = mul nsw i32 %Gx_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3549">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:508  %tmp_52_1 = mul nsw i32 %Gy_load, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3416">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:536  %tmp_44_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_44_1_0_1"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3413">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:537  %sumx0_3_1_0_1 = add nsw i32 %tmp_44_1_0_1, %sumx0_2_1

]]></node>
<StgValue><ssdm name="sumx0_3_1_0_1"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3372">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:538  %tmp_45_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_45_1_0_1"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3501">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:562  %tmp_58_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_58_1_0_1"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3458">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:564  %tmp_59_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_59_1_0_1"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3581">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:574  %tmp_51_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_2"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3538">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:576  %tmp_52_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_2"/></StgValue>
</operation>

<operation id="877" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3496">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:582  %tmp_58_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_58_1_0_2"/></StgValue>
</operation>

<operation id="878" st_id="35" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3453">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:584  %tmp_59_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_59_1_0_2"/></StgValue>
</operation>

<operation id="879" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:678  %sub_in_load_22 = load i32* %sub_in_addr_22, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_22"/></StgValue>
</operation>

<operation id="880" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:679  %call_get_range860_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_22, i64 8, i64 15)

]]></node>
<StgValue><ssdm name="call_get_range860_part"/></StgValue>
</operation>

<operation id="881" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:687  %call_get_range872_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_22, i64 16, i64 23)

]]></node>
<StgValue><ssdm name="call_get_range872_part"/></StgValue>
</operation>

<operation id="882" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:688  %tmp_55_1_1_1 = zext i8 %call_get_range872_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_1_1"/></StgValue>
</operation>

<operation id="883" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3485">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:689  %tmp_58_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1_1"/></StgValue>
</operation>

<operation id="884" st_id="35" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3442">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:691  %tmp_59_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1_1"/></StgValue>
</operation>

<operation id="885" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:707  %call_get_range884_part = call i8 @_ssdm_op_PartSelect.i8.i32.i64.i64(i32 %sub_in_load_22, i64 24, i64 31)

]]></node>
<StgValue><ssdm name="call_get_range884_part"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="886" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:178  %sub_in_load_7 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:179  %start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_43, i3 0)

]]></node>
<StgValue><ssdm name="start_pos4"/></StgValue>
</operation>

<operation id="888" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:180  %start_pos618_cast = zext i5 %start_pos4 to i64

]]></node>
<StgValue><ssdm name="start_pos618_cast"/></StgValue>
</operation>

<operation id="889" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:181  %end_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_43, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos4"/></StgValue>
</operation>

<operation id="890" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:182  %end_pos619962_cast = zext i5 %end_pos4 to i64

]]></node>
<StgValue><ssdm name="end_pos619962_cast"/></StgValue>
</operation>

<operation id="891" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:183  %call_get_range4 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_7, i64 %start_pos618_cast, i64 %end_pos619962_cast)

]]></node>
<StgValue><ssdm name="call_get_range4"/></StgValue>
</operation>

<operation id="892" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:184  %tmp_46 = trunc i32 %call_get_range4 to i8

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="893" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:185  %tmp_48_0_1 = zext i8 %tmp_46 to i32

]]></node>
<StgValue><ssdm name="tmp_48_0_1"/></StgValue>
</operation>

<operation id="894" st_id="36" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3277">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:186  %tmp_51_0_1 = mul nsw i32 %Gx_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1"/></StgValue>
</operation>

<operation id="895" st_id="36" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3234">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:188  %tmp_52_0_1 = mul nsw i32 %Gy_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="896" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:195  %tmp_50 = sext i9 %tmp_49 to i12

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="897" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:196  %mem_index_gep6 = add i12 %tmp_50, 72

]]></node>
<StgValue><ssdm name="mem_index_gep6"/></StgValue>
</operation>

<operation id="898" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:197  %adjSize621_cast = zext i12 %mem_index_gep6 to i13

]]></node>
<StgValue><ssdm name="adjSize621_cast"/></StgValue>
</operation>

<operation id="899" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:198  %addrCmp11 = icmp ult i9 %tmp_49, -72

]]></node>
<StgValue><ssdm name="addrCmp11"/></StgValue>
</operation>

<operation id="900" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:199  %gepindex17 = add i13 %adjSize621_cast, -72

]]></node>
<StgValue><ssdm name="gepindex17"/></StgValue>
</operation>

<operation id="901" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:200  %gepindex18 = select i1 %addrCmp11, i13 %gepindex17, i13 273

]]></node>
<StgValue><ssdm name="gepindex18"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:201  %gepindex2627_cast = sext i13 %gepindex18 to i64

]]></node>
<StgValue><ssdm name="gepindex2627_cast"/></StgValue>
</operation>

<operation id="903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:202  %sub_in_addr_8 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2627_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_8"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:203  %sub_in_load_8 = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:217  %tmp_60_0_1 = add i11 %tmp_38_0_1_cast, -1

]]></node>
<StgValue><ssdm name="tmp_60_0_1"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge.0.0.0_ifconv:218  %tmp_52 = trunc i11 %tmp_60_0_1 to i2

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:219  %tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %tmp_60_0_1, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3268">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:270  %tmp_51_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_2"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3224">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:272  %tmp_52_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_2"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2501">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:276  %tmp_58_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_2"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:278  %tmp_59_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_2"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3374">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:505  %sumy0_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_45_1

]]></node>
<StgValue><ssdm name="sumy0_2_1"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3546">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:509  %sumy1_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_52_1

]]></node>
<StgValue><ssdm name="sumy1_2_1"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3589">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:510  %sumx1_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_51_1

]]></node>
<StgValue><ssdm name="sumx1_2_1"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3460">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:534  %sumy2_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_59_1

]]></node>
<StgValue><ssdm name="sumy2_2_1"/></StgValue>
</operation>

<operation id="916" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3503">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:535  %sumx2_2_1 = select i1 %sel_tmp2, i32 255, i32 %tmp_58_1

]]></node>
<StgValue><ssdm name="sumx2_2_1"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3373">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:538  %tmp_45_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_62_0_0_2

]]></node>
<StgValue><ssdm name="tmp_45_1_0_1"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3370">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:539  %sumy0_3_1_0_1 = add nsw i32 %tmp_45_1_0_1, %sumy0_2_1

]]></node>
<StgValue><ssdm name="sumy0_3_1_0_1"/></StgValue>
</operation>

<operation id="919" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3412">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:541  %sumx0_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_0_1

]]></node>
<StgValue><ssdm name="sumx0_2_1_0_1"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3585">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:543  %sumx1_3_1_0_1 = add nsw i32 %tmp_51_1_0_1, %sumx1_2_1

]]></node>
<StgValue><ssdm name="sumx1_3_1_0_1"/></StgValue>
</operation>

<operation id="921" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3542">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:545  %sumy1_3_1_0_1 = add nsw i32 %tmp_52_1_0_1, %sumy1_2_1

]]></node>
<StgValue><ssdm name="sumy1_3_1_0_1"/></StgValue>
</operation>

<operation id="922" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3502">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:562  %tmp_58_1_0_1 = mul nsw i32 %Gx_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_58_1_0_1"/></StgValue>
</operation>

<operation id="923" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3499">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:563  %sumx2_3_1_0_1 = add nsw i32 %tmp_58_1_0_1, %sumx2_2_1

]]></node>
<StgValue><ssdm name="sumx2_3_1_0_1"/></StgValue>
</operation>

<operation id="924" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3459">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:564  %tmp_59_1_0_1 = mul nsw i32 %Gy_load_1, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_59_1_0_1"/></StgValue>
</operation>

<operation id="925" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3456">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:565  %sumy2_3_1_0_1 = add nsw i32 %tmp_59_1_0_1, %sumy2_2_1

]]></node>
<StgValue><ssdm name="sumy2_3_1_0_1"/></StgValue>
</operation>

<operation id="926" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3408">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:569  %sumx0_3_1_0_2 = add nsw i32 %tmp_44_1_0_2, %sumx0_2_1_0_1

]]></node>
<StgValue><ssdm name="sumx0_3_1_0_2"/></StgValue>
</operation>

<operation id="927" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3407">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:573  %sumx0_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_0_2

]]></node>
<StgValue><ssdm name="sumx0_2_1_0_2"/></StgValue>
</operation>

<operation id="928" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3582">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:574  %tmp_51_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_2"/></StgValue>
</operation>

<operation id="929" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3539">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:576  %tmp_52_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_2"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3497">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:582  %tmp_58_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_58_1_0_2"/></StgValue>
</operation>

<operation id="931" st_id="36" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3454">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:584  %tmp_59_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_2

]]></node>
<StgValue><ssdm name="tmp_59_1_0_2"/></StgValue>
</operation>

<operation id="932" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3403">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:614  %sumx0_3_1_1 = add nsw i32 %tmp_44_1_1, %sumx0_2_1_0_2

]]></node>
<StgValue><ssdm name="sumx0_3_1_1"/></StgValue>
</operation>

<operation id="933" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3486">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:689  %tmp_58_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1_1"/></StgValue>
</operation>

<operation id="934" st_id="36" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3443">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:691  %tmp_59_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="935" st_id="37" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3278">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:186  %tmp_51_0_1 = mul nsw i32 %Gx_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1"/></StgValue>
</operation>

<operation id="936" st_id="37" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3235">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:188  %tmp_52_0_1 = mul nsw i32 %Gy_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="937" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:203  %sub_in_load_8 = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>

<operation id="938" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:204  %start_pos5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_48, i3 0)

]]></node>
<StgValue><ssdm name="start_pos5"/></StgValue>
</operation>

<operation id="939" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:205  %start_pos630_cast = zext i5 %start_pos5 to i64

]]></node>
<StgValue><ssdm name="start_pos630_cast"/></StgValue>
</operation>

<operation id="940" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:206  %end_pos5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_48, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos5"/></StgValue>
</operation>

<operation id="941" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:207  %end_pos631963_cast = zext i5 %end_pos5 to i64

]]></node>
<StgValue><ssdm name="end_pos631963_cast"/></StgValue>
</operation>

<operation id="942" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:208  %call_get_range5 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_8, i64 %start_pos630_cast, i64 %end_pos631963_cast)

]]></node>
<StgValue><ssdm name="call_get_range5"/></StgValue>
</operation>

<operation id="943" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:209  %tmp_51 = trunc i32 %call_get_range5 to i8

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="944" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:210  %tmp_55_0_1 = zext i8 %tmp_51 to i32

]]></node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="945" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2511">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:211  %tmp_58_0_1 = mul nsw i32 %Gx_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:213  %tmp_59_0_1 = mul nsw i32 %Gy_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:220  %tmp_54 = sext i9 %tmp_53 to i12

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:221  %mem_index_gep7 = add i12 %tmp_54, 72

]]></node>
<StgValue><ssdm name="mem_index_gep7"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.0.0.0_ifconv:222  %adjSize633_cast = zext i12 %mem_index_gep7 to i13

]]></node>
<StgValue><ssdm name="adjSize633_cast"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:223  %addrCmp12 = icmp ult i9 %tmp_53, -72

]]></node>
<StgValue><ssdm name="addrCmp12"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:224  %gepindex19 = add i13 %adjSize633_cast, -72

]]></node>
<StgValue><ssdm name="gepindex19"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:225  %gepindex20 = select i1 %addrCmp12, i13 %gepindex19, i13 273

]]></node>
<StgValue><ssdm name="gepindex20"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.0.0.0_ifconv:226  %gepindex2639_cast = sext i13 %gepindex20 to i64

]]></node>
<StgValue><ssdm name="gepindex2639_cast"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:227  %sub_in_addr_9 = getelementptr [274 x i32]* %sub_in, i64 0, i64 %gepindex2639_cast

]]></node>
<StgValue><ssdm name="sub_in_addr_9"/></StgValue>
</operation>

<operation id="955" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:228  %sub_in_load_9 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>

<operation id="956" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3269">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:270  %tmp_51_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1_2"/></StgValue>
</operation>

<operation id="957" st_id="37" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:272  %tmp_52_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_2"/></StgValue>
</operation>

<operation id="958" st_id="37" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:276  %tmp_58_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_2"/></StgValue>
</operation>

<operation id="959" st_id="37" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:278  %tmp_59_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_2"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3369">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:540  %sumy0_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_0_1

]]></node>
<StgValue><ssdm name="sumy0_2_1_0_1"/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3541">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:546  %sumy1_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_0_1

]]></node>
<StgValue><ssdm name="sumy1_2_1_0_1"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3584">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:547  %sumx1_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_0_1

]]></node>
<StgValue><ssdm name="sumx1_2_1_0_1"/></StgValue>
</operation>

<operation id="963" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3455">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:566  %sumy2_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_0_1

]]></node>
<StgValue><ssdm name="sumy2_2_1_0_1"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3498">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:567  %sumx2_2_1_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_0_1

]]></node>
<StgValue><ssdm name="sumx2_2_1_0_1"/></StgValue>
</operation>

<operation id="965" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3365">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:571  %sumy0_3_1_0_2 = add nsw i32 %tmp_45_1_0_2, %sumy0_2_1_0_1

]]></node>
<StgValue><ssdm name="sumy0_3_1_0_2"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3364">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:572  %sumy0_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_0_2

]]></node>
<StgValue><ssdm name="sumy0_2_1_0_2"/></StgValue>
</operation>

<operation id="967" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3583">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:574  %tmp_51_1_0_2 = mul nsw i32 %Gx_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_51_1_0_2"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3580">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:575  %sumx1_3_1_0_2 = add nsw i32 %tmp_51_1_0_2, %sumx1_2_1_0_1

]]></node>
<StgValue><ssdm name="sumx1_3_1_0_2"/></StgValue>
</operation>

<operation id="969" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3540">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:576  %tmp_52_1_0_2 = mul nsw i32 %Gy_load_2, %tmp_55_1_0_1

]]></node>
<StgValue><ssdm name="tmp_52_1_0_2"/></StgValue>
</operation>

<operation id="970" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3537">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:577  %sumy1_3_1_0_2 = add nsw i32 %tmp_52_1_0_2, %sumy1_2_1_0_1

]]></node>
<StgValue><ssdm name="sumy1_3_1_0_2"/></StgValue>
</operation>

<operation id="971" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3494">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:583  %sumx2_3_1_0_2 = add nsw i32 %tmp_58_1_0_2, %sumx2_2_1_0_1

]]></node>
<StgValue><ssdm name="sumx2_3_1_0_2"/></StgValue>
</operation>

<operation id="972" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3451">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:585  %sumy2_3_1_0_2 = add nsw i32 %tmp_59_1_0_2, %sumy2_2_1_0_1

]]></node>
<StgValue><ssdm name="sumy2_3_1_0_2"/></StgValue>
</operation>

<operation id="973" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3450">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:586  %sumy2_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_0_2

]]></node>
<StgValue><ssdm name="sumy2_2_1_0_2"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3493">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:587  %sumx2_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_0_2

]]></node>
<StgValue><ssdm name="sumx2_2_1_0_2"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3360">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:616  %sumy0_3_1_1 = add nsw i32 %tmp_45_1_1, %sumy0_2_1_0_2

]]></node>
<StgValue><ssdm name="sumy0_3_1_1"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3489">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:664  %sumx2_3_1_1 = add nsw i32 %tmp_58_1_1, %sumx2_2_1_0_2

]]></node>
<StgValue><ssdm name="sumx2_3_1_1"/></StgValue>
</operation>

<operation id="977" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3446">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:666  %sumy2_3_1_1 = add nsw i32 %tmp_59_1_1, %sumy2_2_1_0_2

]]></node>
<StgValue><ssdm name="sumy2_3_1_1"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:680  %tmp_48_1_1_1 = zext i8 %call_get_range860_part to i32

]]></node>
<StgValue><ssdm name="tmp_48_1_1_1"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3571">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:681  %tmp_51_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_1"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3528">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:683  %tmp_52_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_1"/></StgValue>
</operation>

<operation id="981" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3487">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:689  %tmp_58_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_58_1_1_1"/></StgValue>
</operation>

<operation id="982" st_id="37" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3444">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:691  %tmp_59_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_59_1_1_1"/></StgValue>
</operation>

<operation id="983" st_id="37" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3394">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:695  %tmp_44_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="984" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3237">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:125  %sumy1_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_0_2

]]></node>
<StgValue><ssdm name="sumy1_2_0_0_2"/></StgValue>
</operation>

<operation id="985" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3280">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:126  %sumx1_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_0_2

]]></node>
<StgValue><ssdm name="sumx1_2_0_0_2"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3279">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:186  %tmp_51_0_1 = mul nsw i32 %Gx_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_51_0_1"/></StgValue>
</operation>

<operation id="987" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3276">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:187  %sumx1_3_0_1 = add nsw i32 %tmp_51_0_1, %sumx1_2_0_0_2

]]></node>
<StgValue><ssdm name="sumx1_3_0_1"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3236">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:188  %tmp_52_0_1 = mul nsw i32 %Gy_load_3, %tmp_48_0_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="989" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3233">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:189  %sumy1_3_0_1 = add nsw i32 %tmp_52_0_1, %sumy1_2_0_0_2

]]></node>
<StgValue><ssdm name="sumy1_3_0_1"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:211  %tmp_58_0_1 = mul nsw i32 %Gx_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1"/></StgValue>
</operation>

<operation id="991" st_id="38" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:213  %tmp_59_0_1 = mul nsw i32 %Gy_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge.0.0.0_ifconv:228  %sub_in_load_9 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>

<operation id="993" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:229  %start_pos6 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_52, i3 0)

]]></node>
<StgValue><ssdm name="start_pos6"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:230  %start_pos642_cast = zext i5 %start_pos6 to i64

]]></node>
<StgValue><ssdm name="start_pos642_cast"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
._crit_edge.0.0.0_ifconv:231  %end_pos6 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_52, i3 -1)

]]></node>
<StgValue><ssdm name="end_pos6"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.0.0.0_ifconv:232  %end_pos643964_cast = zext i5 %end_pos6 to i64

]]></node>
<StgValue><ssdm name="end_pos643964_cast"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:233  %call_get_range6 = call i32 @_ssdm_op_PartSelect.i32.i32.i64.i64(i32 %sub_in_load_9, i64 %start_pos642_cast, i64 %end_pos643964_cast)

]]></node>
<StgValue><ssdm name="call_get_range6"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:234  %tmp_55 = trunc i32 %call_get_range6 to i8

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:235  %tmp_62_0_1 = zext i8 %tmp_55 to i32

]]></node>
<StgValue><ssdm name="tmp_62_0_1"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2892">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:236  %tmp_65_0_1 = mul nsw i32 %Gx_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2935">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:238  %tmp_66_0_1 = mul nsw i32 %Gy_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3226">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:272  %tmp_52_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_0_1_1

]]></node>
<StgValue><ssdm name="tmp_52_0_1_2"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:276  %tmp_58_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1_2"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2460">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:278  %tmp_59_0_1_2 = mul nsw i32 %Gy_load_5, %tmp_62_0_1_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1_2"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3536">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:578  %sumy1_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_0_2

]]></node>
<StgValue><ssdm name="sumy1_2_1_0_2"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3579">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:579  %sumx1_2_1_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_0_2

]]></node>
<StgValue><ssdm name="sumx1_2_1_0_2"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3575">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:639  %sumx1_3_1_1 = add nsw i32 %tmp_51_1_1, %sumx1_2_1_0_2

]]></node>
<StgValue><ssdm name="sumx1_3_1_1"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3532">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:641  %sumy1_3_1_1 = add nsw i32 %tmp_52_1_1, %sumy1_2_1_0_2

]]></node>
<StgValue><ssdm name="sumy1_3_1_1"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3445">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:667  %sumy2_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_1

]]></node>
<StgValue><ssdm name="sumy2_2_1_1"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:668  %sumx2_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_1

]]></node>
<StgValue><ssdm name="sumx2_2_1_1"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3572">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:681  %tmp_51_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_1"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3529">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:683  %tmp_52_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_1"/></StgValue>
</operation>

<operation id="1013" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3484">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:690  %sumx2_3_1_1_1 = add nsw i32 %tmp_58_1_1_1, %sumx2_2_1_1

]]></node>
<StgValue><ssdm name="sumx2_3_1_1_1"/></StgValue>
</operation>

<operation id="1014" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3441">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:692  %sumy2_3_1_1_1 = add nsw i32 %tmp_59_1_1_1, %sumy2_2_1_1

]]></node>
<StgValue><ssdm name="sumy2_3_1_1_1"/></StgValue>
</operation>

<operation id="1015" st_id="38" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3395">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:695  %tmp_44_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1_2"/></StgValue>
</operation>

<operation id="1016" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3351">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:697  %tmp_45_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1_2"/></StgValue>
</operation>

<operation id="1017" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3566">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:701  %tmp_51_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_2"/></StgValue>
</operation>

<operation id="1018" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3523">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:703  %tmp_52_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1019" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2471">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:131  %sumy2_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_0_2

]]></node>
<StgValue><ssdm name="sumy2_2_0_0_2"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2514">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:132  %sumx2_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_0_2

]]></node>
<StgValue><ssdm name="sumx2_2_0_0_2"/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3232">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:190  %sumy1_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_1

]]></node>
<StgValue><ssdm name="sumy1_2_0_1"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3275">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:191  %sumx1_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_1

]]></node>
<StgValue><ssdm name="sumx1_2_0_1"/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2513">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:211  %tmp_58_0_1 = mul nsw i32 %Gx_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_58_0_1"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2510">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:212  %sumx2_3_0_1 = add nsw i32 %tmp_58_0_1, %sumx2_2_0_0_2

]]></node>
<StgValue><ssdm name="sumx2_3_0_1"/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2470">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:213  %tmp_59_0_1 = mul nsw i32 %Gy_load_3, %tmp_55_0_1

]]></node>
<StgValue><ssdm name="tmp_59_0_1"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2467">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:214  %sumy2_3_0_1 = add nsw i32 %tmp_59_0_1, %sumy2_2_0_0_2

]]></node>
<StgValue><ssdm name="sumy2_3_0_1"/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2893">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:236  %tmp_65_0_1 = mul nsw i32 %Gx_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2936">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:238  %tmp_66_0_1 = mul nsw i32 %Gy_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1"/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3271">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:249  %sumx1_3_0_1_1 = add nsw i32 %tmp_51_0_1_1, %sumx1_2_0_1

]]></node>
<StgValue><ssdm name="sumx1_3_0_1_1"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3228">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:251  %sumy1_3_0_1_1 = add nsw i32 %tmp_52_0_1_1, %sumy1_2_0_1

]]></node>
<StgValue><ssdm name="sumy1_3_0_1_1"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3227">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:252  %sumy1_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_1_1

]]></node>
<StgValue><ssdm name="sumy1_2_0_1_1"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3270">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:253  %sumx1_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_1_1

]]></node>
<StgValue><ssdm name="sumx1_2_0_1_1"/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3266">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:271  %sumx1_3_0_1_2 = add nsw i32 %tmp_51_0_1_2, %sumx1_2_0_1_1

]]></node>
<StgValue><ssdm name="sumx1_3_0_1_2"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3223">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:273  %sumy1_3_0_1_2 = add nsw i32 %tmp_52_0_1_2, %sumy1_2_0_1_1

]]></node>
<StgValue><ssdm name="sumy1_3_0_1_2"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2882">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:298  %tmp_65_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_65_0_1_2"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3531">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:642  %sumy1_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_1

]]></node>
<StgValue><ssdm name="sumy1_2_1_1"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3574">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:643  %sumx1_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_1

]]></node>
<StgValue><ssdm name="sumx1_2_1_1"/></StgValue>
</operation>

<operation id="1038" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3399">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:669  %tmp_44_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_1_1"/></StgValue>
</operation>

<operation id="1039" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3356">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:671  %tmp_45_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_1_1"/></StgValue>
</operation>

<operation id="1040" st_id="39" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3573">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:681  %tmp_51_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_1"/></StgValue>
</operation>

<operation id="1041" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3570">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:682  %sumx1_3_1_1_1 = add nsw i32 %tmp_51_1_1_1, %sumx1_2_1_1

]]></node>
<StgValue><ssdm name="sumx1_3_1_1_1"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3530">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:683  %tmp_52_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_1"/></StgValue>
</operation>

<operation id="1043" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3527">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:684  %sumy1_3_1_1_1 = add nsw i32 %tmp_52_1_1_1, %sumy1_2_1_1

]]></node>
<StgValue><ssdm name="sumy1_3_1_1_1"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3396">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:695  %tmp_44_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_44_1_1_2"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3352">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:697  %tmp_45_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1_2"/></StgValue>
</operation>

<operation id="1046" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3567">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:701  %tmp_51_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_2"/></StgValue>
</operation>

<operation id="1047" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3524">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:703  %tmp_52_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_2"/></StgValue>
</operation>

<operation id="1048" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:708  %tmp_55_1_1_2 = zext i8 %call_get_range884_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_1_2"/></StgValue>
</operation>

<operation id="1049" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3480">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:709  %tmp_58_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_1_2"/></StgValue>
</operation>

<operation id="1050" st_id="39" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3437">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:711  %tmp_59_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_1_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1051" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2895">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:158  %sumx3_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_0_2

]]></node>
<StgValue><ssdm name="sumx3_2_0_0_2"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2938">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:159  %sumy3_2_0_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_0_2

]]></node>
<StgValue><ssdm name="sumy3_2_0_0_2"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2466">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:215  %sumy2_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_1

]]></node>
<StgValue><ssdm name="sumy2_2_0_1"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:216  %sumx2_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_1

]]></node>
<StgValue><ssdm name="sumx2_2_0_1"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2894">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:236  %tmp_65_0_1 = mul nsw i32 %Gx_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_65_0_1"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2891">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:237  %sumx3_3_0_1 = add nsw i32 %tmp_65_0_1, %sumx3_2_0_0_2

]]></node>
<StgValue><ssdm name="sumx3_3_0_1"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2937">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:238  %tmp_66_0_1 = mul nsw i32 %Gy_load_3, %tmp_62_0_1

]]></node>
<StgValue><ssdm name="tmp_66_0_1"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2934">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:239  %sumy3_3_0_1 = add nsw i32 %tmp_66_0_1, %sumy3_2_0_0_2

]]></node>
<StgValue><ssdm name="sumy3_3_0_1"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2505">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:257  %sumx2_3_0_1_1 = add nsw i32 %tmp_58_0_1_1, %sumx2_2_0_1

]]></node>
<StgValue><ssdm name="sumx2_3_0_1_1"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:259  %sumy2_3_0_1_1 = add nsw i32 %tmp_59_0_1_1, %sumy2_2_0_1

]]></node>
<StgValue><ssdm name="sumy2_3_0_1_1"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2461">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:260  %sumy2_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_1_1

]]></node>
<StgValue><ssdm name="sumy2_2_0_1_1"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2504">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:261  %sumx2_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_1_1

]]></node>
<StgValue><ssdm name="sumx2_2_0_1_1"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3222">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:274  %sumy1_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_1_2

]]></node>
<StgValue><ssdm name="sumy1_2_0_1_2"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:275  %sumx1_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_1_2

]]></node>
<StgValue><ssdm name="sumx1_2_0_1_2"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2500">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:277  %sumx2_3_0_1_2 = add nsw i32 %tmp_58_0_1_2, %sumx2_2_0_1_1

]]></node>
<StgValue><ssdm name="sumx2_3_0_1_2"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2457">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:279  %sumy2_3_0_1_2 = add nsw i32 %tmp_59_0_1_2, %sumy2_2_0_1_1

]]></node>
<StgValue><ssdm name="sumy2_3_0_1_2"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2883">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:298  %tmp_65_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_65_0_1_2"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3261">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:332  %sumx1_3_0_2 = add nsw i32 %tmp_51_0_2, %sumx1_2_0_1_2

]]></node>
<StgValue><ssdm name="sumx1_3_0_2"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3218">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:334  %sumy1_3_0_2 = add nsw i32 %tmp_52_0_2, %sumy1_2_0_1_2

]]></node>
<StgValue><ssdm name="sumy1_3_0_2"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3217">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:335  %sumy1_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_2

]]></node>
<StgValue><ssdm name="sumy1_2_0_2"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3260">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:336  %sumx1_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_2

]]></node>
<StgValue><ssdm name="sumx1_2_0_2"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:404  %sumx1_3_0_2_1 = add nsw i32 %tmp_51_0_2_1, %sumx1_2_0_2

]]></node>
<StgValue><ssdm name="sumx1_3_0_2_1"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3213">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:406  %sumy1_3_0_2_1 = add nsw i32 %tmp_52_0_2_1, %sumy1_2_0_2

]]></node>
<StgValue><ssdm name="sumy1_3_0_2_1"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3400">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:669  %tmp_44_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_1_1"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3357">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:671  %tmp_45_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_1_1"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3526">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:685  %sumy1_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_1_1

]]></node>
<StgValue><ssdm name="sumy1_2_1_1_1"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3569">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:686  %sumx1_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_1_1

]]></node>
<StgValue><ssdm name="sumx1_2_1_1_1"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3353">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:697  %tmp_45_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_48_1_1_1

]]></node>
<StgValue><ssdm name="tmp_45_1_1_2"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3568">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:701  %tmp_51_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_51_1_1_2"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3565">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:702  %sumx1_3_1_1_2 = add nsw i32 %tmp_51_1_1_2, %sumx1_2_1_1_1

]]></node>
<StgValue><ssdm name="sumx1_3_1_1_2"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3525">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:703  %tmp_52_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_1

]]></node>
<StgValue><ssdm name="tmp_52_1_1_2"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3522">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:704  %sumy1_3_1_1_2 = add nsw i32 %tmp_52_1_1_2, %sumy1_2_1_1_1

]]></node>
<StgValue><ssdm name="sumy1_3_1_1_2"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3481">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:709  %tmp_58_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_1_2"/></StgValue>
</operation>

<operation id="1084" st_id="40" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3438">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:711  %tmp_59_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_1_2"/></StgValue>
</operation>

<operation id="1085" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3336">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:836  %tmp_45_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_45_1_2_2"/></StgValue>
</operation>

<operation id="1086" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:847  %tmp_55_1_2_2 = zext i8 %call_get_range956_part to i32

]]></node>
<StgValue><ssdm name="tmp_55_1_2_2"/></StgValue>
</operation>

<operation id="1087" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3465">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:848  %tmp_58_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1088" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2890">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:240  %sumx3_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_1

]]></node>
<StgValue><ssdm name="sumx3_2_0_1"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2933">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:241  %sumy3_2_0_1 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_1

]]></node>
<StgValue><ssdm name="sumy3_2_0_1"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2886">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:265  %sumx3_3_0_1_1 = add nsw i32 %tmp_65_0_1_1, %sumx3_2_0_1

]]></node>
<StgValue><ssdm name="sumx3_3_0_1_1"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2929">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:267  %sumy3_3_0_1_1 = add nsw i32 %tmp_66_0_1_1, %sumy3_2_0_1

]]></node>
<StgValue><ssdm name="sumy3_3_0_1_1"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2885">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:268  %sumx3_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_1_1

]]></node>
<StgValue><ssdm name="sumx3_2_0_1_1"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2928">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:269  %sumy3_2_0_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_1_1

]]></node>
<StgValue><ssdm name="sumy3_2_0_1_1"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2456">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:280  %sumy2_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_1_2

]]></node>
<StgValue><ssdm name="sumy2_2_0_1_2"/></StgValue>
</operation>

<operation id="1095" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:281  %sumx2_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_1_2

]]></node>
<StgValue><ssdm name="sumx2_2_0_1_2"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2884">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:298  %tmp_65_0_1_2 = mul nsw i32 %Gx_load_5, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_65_0_1_2"/></StgValue>
</operation>

<operation id="1097" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2881">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:299  %sumx3_3_0_1_2 = add nsw i32 %tmp_65_0_1_2, %sumx3_2_0_1_1

]]></node>
<StgValue><ssdm name="sumx3_3_0_1_2"/></StgValue>
</operation>

<operation id="1098" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2924">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:301  %sumy3_3_0_1_2 = add nsw i32 %tmp_66_0_1_2, %sumy3_2_0_1_1

]]></node>
<StgValue><ssdm name="sumy3_3_0_1_2"/></StgValue>
</operation>

<operation id="1099" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:359  %sumx2_3_0_2 = add nsw i32 %tmp_58_0_2, %sumx2_2_0_1_2

]]></node>
<StgValue><ssdm name="sumx2_3_0_2"/></StgValue>
</operation>

<operation id="1100" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:361  %sumy2_3_0_2 = add nsw i32 %tmp_59_0_2, %sumy2_2_0_1_2

]]></node>
<StgValue><ssdm name="sumy2_3_0_2"/></StgValue>
</operation>

<operation id="1101" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2451">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:362  %sumy2_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_2

]]></node>
<StgValue><ssdm name="sumy2_2_0_2"/></StgValue>
</operation>

<operation id="1102" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2494">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:363  %sumx2_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_2

]]></node>
<StgValue><ssdm name="sumx2_2_0_2"/></StgValue>
</operation>

<operation id="1103" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3255">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:408  %sumx1_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_2_1

]]></node>
<StgValue><ssdm name="sumx1_2_0_2_1"/></StgValue>
</operation>

<operation id="1104" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2490">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:412  %sumx2_3_0_2_1 = add nsw i32 %tmp_58_0_2_1, %sumx2_2_0_2

]]></node>
<StgValue><ssdm name="sumx2_3_0_2_1"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2447">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:414  %sumy2_3_0_2_1 = add nsw i32 %tmp_59_0_2_1, %sumy2_2_0_2

]]></node>
<StgValue><ssdm name="sumy2_3_0_2_1"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3251">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:426  %sumx1_3_0_2_2 = add nsw i32 %tmp_51_0_2_2, %sumx1_2_0_2_1

]]></node>
<StgValue><ssdm name="sumx1_3_0_2_2"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3209">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:427  %tmp_52_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_2"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3359">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:617  %sumy0_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_1

]]></node>
<StgValue><ssdm name="sumy0_2_1_1"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3402">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:618  %sumx0_2_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_1

]]></node>
<StgValue><ssdm name="sumx0_2_1_1"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3401">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:669  %tmp_44_1_1_1 = mul nsw i32 %Gx_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_44_1_1_1"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3398">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:670  %sumx0_3_1_1_1 = add nsw i32 %tmp_44_1_1_1, %sumx0_2_1_1

]]></node>
<StgValue><ssdm name="sumx0_3_1_1_1"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3358">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:671  %tmp_45_1_1_1 = mul nsw i32 %Gy_load_4, %tmp_62_0_1_2

]]></node>
<StgValue><ssdm name="tmp_45_1_1_1"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3355">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:672  %sumy0_3_1_1_1 = add nsw i32 %tmp_45_1_1_1, %sumy0_2_1_1

]]></node>
<StgValue><ssdm name="sumy0_3_1_1_1"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3440">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:693  %sumy2_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_1_1

]]></node>
<StgValue><ssdm name="sumy2_2_1_1_1"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3483">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:694  %sumx2_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_1_1

]]></node>
<StgValue><ssdm name="sumx2_2_1_1_1"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3521">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:705  %sumy1_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_1_2

]]></node>
<StgValue><ssdm name="sumy1_2_1_1_2"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3564">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:706  %sumx1_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_1_2

]]></node>
<StgValue><ssdm name="sumx1_2_1_1_2"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3482">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:709  %tmp_58_1_1_2 = mul nsw i32 %Gx_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_58_1_1_2"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3479">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:710  %sumx2_3_1_1_2 = add nsw i32 %tmp_58_1_1_2, %sumx2_2_1_1_1

]]></node>
<StgValue><ssdm name="sumx2_3_1_1_2"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3439">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:711  %tmp_59_1_1_2 = mul nsw i32 %Gy_load_5, %tmp_55_1_1_2

]]></node>
<StgValue><ssdm name="tmp_59_1_1_2"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3436">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:712  %sumy2_3_1_1_2 = add nsw i32 %tmp_59_1_1_2, %sumy2_2_1_1_1

]]></node>
<StgValue><ssdm name="sumy2_3_1_1_2"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3560">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:770  %sumx1_3_1_2 = add nsw i32 %tmp_51_1_2, %sumx1_2_1_1_2

]]></node>
<StgValue><ssdm name="sumx1_3_1_2"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3517">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:772  %sumy1_3_1_2 = add nsw i32 %tmp_52_1_2, %sumy1_2_1_1_2

]]></node>
<StgValue><ssdm name="sumy1_3_1_2"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3516">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:773  %sumy1_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_2

]]></node>
<StgValue><ssdm name="sumy1_2_1_2"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3559">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:774  %sumx1_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_2

]]></node>
<StgValue><ssdm name="sumx1_2_1_2"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3555">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:821  %sumx1_3_1_2_1 = add nsw i32 %tmp_51_1_2_1, %sumx1_2_1_2

]]></node>
<StgValue><ssdm name="sumx1_3_1_2_1"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3512">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:823  %sumy1_3_1_2_1 = add nsw i32 %tmp_52_1_2_1, %sumy1_2_1_2

]]></node>
<StgValue><ssdm name="sumy1_3_1_2_1"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3337">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:836  %tmp_45_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_45_1_2_2"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3551">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:840  %tmp_51_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_2"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3466">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:848  %tmp_58_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2_2"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3422">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:850  %tmp_59_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1132" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2880">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:302  %sumx3_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_1_2

]]></node>
<StgValue><ssdm name="sumx3_2_0_1_2"/></StgValue>
</operation>

<operation id="1133" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:303  %sumy3_2_0_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_1_2

]]></node>
<StgValue><ssdm name="sumy3_2_0_1_2"/></StgValue>
</operation>

<operation id="1134" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2876">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:386  %sumx3_3_0_2 = add nsw i32 %tmp_65_0_2, %sumx3_2_0_1_2

]]></node>
<StgValue><ssdm name="sumx3_3_0_2"/></StgValue>
</operation>

<operation id="1135" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2919">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:388  %sumy3_3_0_2 = add nsw i32 %tmp_66_0_2, %sumy3_2_0_1_2

]]></node>
<StgValue><ssdm name="sumy3_3_0_2"/></StgValue>
</operation>

<operation id="1136" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2875">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:389  %sumx3_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_2

]]></node>
<StgValue><ssdm name="sumx3_2_0_2"/></StgValue>
</operation>

<operation id="1137" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2918">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:390  %sumy3_2_0_2 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_2

]]></node>
<StgValue><ssdm name="sumy3_2_0_2"/></StgValue>
</operation>

<operation id="1138" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2446">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:415  %sumy2_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_2_1

]]></node>
<StgValue><ssdm name="sumy2_2_0_2_1"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:416  %sumx2_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_2_1

]]></node>
<StgValue><ssdm name="sumx2_2_0_2_1"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2871">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:420  %sumx3_3_0_2_1 = add nsw i32 %tmp_65_0_2_1, %sumx3_2_0_2

]]></node>
<StgValue><ssdm name="sumx3_3_0_2_1"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2914">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:422  %sumy3_3_0_2_1 = add nsw i32 %tmp_66_0_2_1, %sumy3_2_0_2

]]></node>
<StgValue><ssdm name="sumy3_3_0_2_1"/></StgValue>
</operation>

<operation id="1142" st_id="42" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3210">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:427  %tmp_52_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_2"/></StgValue>
</operation>

<operation id="1143" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2485">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:432  %sumx2_3_0_2_2 = add nsw i32 %tmp_58_0_2_2, %sumx2_2_0_2_1

]]></node>
<StgValue><ssdm name="sumx2_3_0_2_2"/></StgValue>
</operation>

<operation id="1144" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:434  %sumy2_3_0_2_2 = add nsw i32 %tmp_59_0_2_2, %sumy2_2_0_2_1

]]></node>
<StgValue><ssdm name="sumy2_3_0_2_2"/></StgValue>
</operation>

<operation id="1145" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:435  %sumy2_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_0_2_2

]]></node>
<StgValue><ssdm name="sumy2_2_0_2_2"/></StgValue>
</operation>

<operation id="1146" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:436  %sumx2_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_0_2_2

]]></node>
<StgValue><ssdm name="sumx2_2_0_2_2"/></StgValue>
</operation>

<operation id="1147" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3354">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:673  %sumy0_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_1_1

]]></node>
<StgValue><ssdm name="sumy0_2_1_1_1"/></StgValue>
</operation>

<operation id="1148" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3397">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:674  %sumx0_2_1_1_1 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_1_1

]]></node>
<StgValue><ssdm name="sumx0_2_1_1_1"/></StgValue>
</operation>

<operation id="1149" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3393">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:696  %sumx0_3_1_1_2 = add nsw i32 %tmp_44_1_1_2, %sumx0_2_1_1_1

]]></node>
<StgValue><ssdm name="sumx0_3_1_1_2"/></StgValue>
</operation>

<operation id="1150" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3350">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:698  %sumy0_3_1_1_2 = add nsw i32 %tmp_45_1_1_2, %sumy0_2_1_1_1

]]></node>
<StgValue><ssdm name="sumy0_3_1_1_2"/></StgValue>
</operation>

<operation id="1151" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3349">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:699  %sumy0_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_1_2

]]></node>
<StgValue><ssdm name="sumy0_2_1_1_2"/></StgValue>
</operation>

<operation id="1152" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3392">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:700  %sumx0_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_1_2

]]></node>
<StgValue><ssdm name="sumx0_2_1_1_2"/></StgValue>
</operation>

<operation id="1153" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3435">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:713  %sumy2_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_1_2

]]></node>
<StgValue><ssdm name="sumy2_2_1_1_2"/></StgValue>
</operation>

<operation id="1154" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3478">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:714  %sumx2_2_1_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_1_2

]]></node>
<StgValue><ssdm name="sumx2_2_1_1_2"/></StgValue>
</operation>

<operation id="1155" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3388">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:743  %sumx0_3_1_2 = add nsw i32 %tmp_44_1_2, %sumx0_2_1_1_2

]]></node>
<StgValue><ssdm name="sumx0_3_1_2"/></StgValue>
</operation>

<operation id="1156" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3345">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:745  %sumy0_3_1_2 = add nsw i32 %tmp_45_1_2, %sumy0_2_1_1_2

]]></node>
<StgValue><ssdm name="sumy0_3_1_2"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3474">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:797  %sumx2_3_1_2 = add nsw i32 %tmp_58_1_2, %sumx2_2_1_1_2

]]></node>
<StgValue><ssdm name="sumx2_3_1_2"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3431">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:799  %sumy2_3_1_2 = add nsw i32 %tmp_59_1_2, %sumy2_2_1_1_2

]]></node>
<StgValue><ssdm name="sumy2_3_1_2"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3430">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:800  %sumy2_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_2

]]></node>
<StgValue><ssdm name="sumy2_2_1_2"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3473">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:801  %sumx2_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_2

]]></node>
<StgValue><ssdm name="sumx2_2_1_2"/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3469">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:829  %sumx2_3_1_2_1 = add nsw i32 %tmp_58_1_2_1, %sumx2_2_1_2

]]></node>
<StgValue><ssdm name="sumx2_3_1_2_1"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3426">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:831  %sumy2_3_1_2_1 = add nsw i32 %tmp_59_1_2_1, %sumy2_2_1_2

]]></node>
<StgValue><ssdm name="sumy2_3_1_2_1"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3338">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:836  %tmp_45_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_48_1_2_1

]]></node>
<StgValue><ssdm name="tmp_45_1_2_2"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3552">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:840  %tmp_51_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_2"/></StgValue>
</operation>

<operation id="1165" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3508">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:842  %tmp_52_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_2"/></StgValue>
</operation>

<operation id="1166" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3467">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:848  %tmp_58_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_58_1_2_2"/></StgValue>
</operation>

<operation id="1167" st_id="42" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3423">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:850  %tmp_59_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1168" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3212">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:407  %sumy1_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_2_1

]]></node>
<StgValue><ssdm name="sumy1_2_0_2_1"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2870">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:423  %sumx3_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_2_1

]]></node>
<StgValue><ssdm name="sumx3_2_0_2_1"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2913">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:424  %sumy3_2_0_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_2_1

]]></node>
<StgValue><ssdm name="sumy3_2_0_2_1"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:427  %tmp_52_0_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_0_2_1

]]></node>
<StgValue><ssdm name="tmp_52_0_2_2"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:428  %sumy1_3_0_2_2 = add nsw i32 %tmp_52_0_2_2, %sumy1_2_0_2_1

]]></node>
<StgValue><ssdm name="sumy1_3_0_2_2"/></StgValue>
</operation>

<operation id="1173" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2866">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:455  %sumx3_3_0_2_2 = add nsw i32 %tmp_65_0_2_2, %sumx3_2_0_2_1

]]></node>
<StgValue><ssdm name="sumx3_3_0_2_2"/></StgValue>
</operation>

<operation id="1174" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2909">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:457  %sumy3_3_0_2_2 = add nsw i32 %tmp_66_0_2_2, %sumy3_2_0_2_1

]]></node>
<StgValue><ssdm name="sumy3_3_0_2_2"/></StgValue>
</operation>

<operation id="1175" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:458  %sumx3_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx3_3_0_2_2

]]></node>
<StgValue><ssdm name="sumx3_2_0_2_2"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:459  %sumy3_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy3_3_0_2_2

]]></node>
<StgValue><ssdm name="sumy3_2_0_2_2"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:467  %neg4 = sub i32 0, %sumx2_2_0_2_2

]]></node>
<StgValue><ssdm name="neg4"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:468  %abscond4 = icmp sgt i32 %sumx2_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond4"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:469  %abs4 = select i1 %abscond4, i32 %sumx2_2_0_2_2, i32 %neg4

]]></node>
<StgValue><ssdm name="abs4"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:470  %neg5 = sub i32 0, %sumy2_2_0_2_2

]]></node>
<StgValue><ssdm name="neg5"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:471  %abscond5 = icmp sgt i32 %sumy2_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond5"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:472  %abs5 = select i1 %abscond5, i32 %sumy2_2_0_2_2, i32 %neg5

]]></node>
<StgValue><ssdm name="abs5"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:473  %sum2 = add nsw i32 %abs5, %abs4

]]></node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:475  %abscond6 = icmp sgt i32 %sumx3_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond6"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:478  %abscond7 = icmp sgt i32 %sumy3_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond7"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:485  %tmp_75 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum2, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:486  %icmp1 = icmp sgt i24 %tmp_75, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:746  %sumy0_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_2

]]></node>
<StgValue><ssdm name="sumy0_2_1_2"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3387">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:747  %sumx0_2_1_2 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_2

]]></node>
<StgValue><ssdm name="sumx0_2_1_2"/></StgValue>
</operation>

<operation id="1190" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3383">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:803  %sumx0_3_1_2_1 = add nsw i32 %tmp_44_1_2_1, %sumx0_2_1_2

]]></node>
<StgValue><ssdm name="sumx0_3_1_2_1"/></StgValue>
</operation>

<operation id="1191" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3340">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:805  %sumy0_3_1_2_1 = add nsw i32 %tmp_45_1_2_1, %sumy0_2_1_2

]]></node>
<StgValue><ssdm name="sumy0_3_1_2_1"/></StgValue>
</operation>

<operation id="1192" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3339">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:806  %sumy0_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_2_1

]]></node>
<StgValue><ssdm name="sumy0_2_1_2_1"/></StgValue>
</operation>

<operation id="1193" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3382">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:807  %sumx0_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_2_1

]]></node>
<StgValue><ssdm name="sumx0_2_1_2_1"/></StgValue>
</operation>

<operation id="1194" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3554">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:825  %sumx1_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_2_1

]]></node>
<StgValue><ssdm name="sumx1_2_1_2_1"/></StgValue>
</operation>

<operation id="1195" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3425">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:832  %sumy2_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_2_1

]]></node>
<StgValue><ssdm name="sumy2_2_1_2_1"/></StgValue>
</operation>

<operation id="1196" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3468">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:833  %sumx2_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_2_1

]]></node>
<StgValue><ssdm name="sumx2_2_1_2_1"/></StgValue>
</operation>

<operation id="1197" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3378">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:835  %sumx0_3_1_2_2 = add nsw i32 %tmp_44_1_2_2, %sumx0_2_1_2_1

]]></node>
<StgValue><ssdm name="sumx0_3_1_2_2"/></StgValue>
</operation>

<operation id="1198" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3335">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:837  %sumy0_3_1_2_2 = add nsw i32 %tmp_45_1_2_2, %sumy0_2_1_2_1

]]></node>
<StgValue><ssdm name="sumy0_3_1_2_2"/></StgValue>
</operation>

<operation id="1199" st_id="43" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3553">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:840  %tmp_51_1_2_2 = mul nsw i32 %Gx_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_51_1_2_2"/></StgValue>
</operation>

<operation id="1200" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3550">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:841  %sumx1_3_1_2_2 = add nsw i32 %tmp_51_1_2_2, %sumx1_2_1_2_1

]]></node>
<StgValue><ssdm name="sumx1_3_1_2_2"/></StgValue>
</operation>

<operation id="1201" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3509">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:842  %tmp_52_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_2"/></StgValue>
</operation>

<operation id="1202" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3464">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:849  %sumx2_3_1_2_2 = add nsw i32 %tmp_58_1_2_2, %sumx2_2_1_2_1

]]></node>
<StgValue><ssdm name="sumx2_3_1_2_2"/></StgValue>
</operation>

<operation id="1203" st_id="43" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3424">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:850  %tmp_59_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_2

]]></node>
<StgValue><ssdm name="tmp_59_1_2_2"/></StgValue>
</operation>

<operation id="1204" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3421">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:851  %sumy2_3_1_2_2 = add nsw i32 %tmp_59_1_2_2, %sumy2_2_1_2_1

]]></node>
<StgValue><ssdm name="sumy2_3_1_2_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1205" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:429  %sumy1_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_0_2_2

]]></node>
<StgValue><ssdm name="sumy1_2_0_2_2"/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:430  %sumx1_2_0_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_0_2_2

]]></node>
<StgValue><ssdm name="sumx1_2_0_2_2"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:460  %neg2 = sub i32 0, %sumx1_2_0_2_2

]]></node>
<StgValue><ssdm name="neg2"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:461  %abscond2 = icmp sgt i32 %sumx1_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond2"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:462  %abs2 = select i1 %abscond2, i32 %sumx1_2_0_2_2, i32 %neg2

]]></node>
<StgValue><ssdm name="abs2"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:463  %neg3 = sub i32 0, %sumy1_2_0_2_2

]]></node>
<StgValue><ssdm name="neg3"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:464  %abscond3 = icmp sgt i32 %sumy1_2_0_2_2, 0

]]></node>
<StgValue><ssdm name="abscond3"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:465  %abs3 = select i1 %abscond3, i32 %sumy1_2_0_2_2, i32 %neg3

]]></node>
<StgValue><ssdm name="abs3"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:466  %sum1 = add nsw i32 %abs3, %abs2

]]></node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3294">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="abscond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:474  %neg6 = sub i32 0, %sumx3_2_0_2_2

]]></node>
<StgValue><ssdm name="neg6"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:476  %abs6 = select i1 %abscond6, i32 %sumx3_2_0_2_2, i32 %neg6

]]></node>
<StgValue><ssdm name="abs6"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3295">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="abscond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:477  %neg7 = sub i32 0, %sumy3_2_0_2_2

]]></node>
<StgValue><ssdm name="neg7"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:479  %abs7 = select i1 %abscond7, i32 %sumy3_2_0_2_2, i32 %neg7

]]></node>
<StgValue><ssdm name="abs7"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:480  %sum3 = add nsw i32 %abs7, %abs6

]]></node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:481  %tmp_74 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum1, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3296">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:487  %p_op8 = sub i32 255, %sum2

]]></node>
<StgValue><ssdm name="p_op8"/></StgValue>
</operation>

<operation id="1221" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:488  %sum2_1 = select i1 %icmp1, i32 0, i32 %p_op8

]]></node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="1222" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:489  %tmp_76 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum3, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1223" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:490  %icmp2 = icmp sgt i24 %tmp_76, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="1224" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:491  %p_op9 = sub i32 255, %sum3

]]></node>
<StgValue><ssdm name="p_op9"/></StgValue>
</operation>

<operation id="1225" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3511">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:824  %sumy1_2_1_2_1 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_2_1

]]></node>
<StgValue><ssdm name="sumy1_2_1_2_1"/></StgValue>
</operation>

<operation id="1226" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:838  %sumy0_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy0_3_1_2_2

]]></node>
<StgValue><ssdm name="sumy0_2_1_2_2"/></StgValue>
</operation>

<operation id="1227" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:839  %sumx0_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx0_3_1_2_2

]]></node>
<StgValue><ssdm name="sumx0_2_1_2_2"/></StgValue>
</operation>

<operation id="1228" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3510">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:842  %tmp_52_1_2_2 = mul nsw i32 %Gy_load_8, %tmp_55_1_2_1

]]></node>
<StgValue><ssdm name="tmp_52_1_2_2"/></StgValue>
</operation>

<operation id="1229" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:843  %sumy1_3_1_2_2 = add nsw i32 %tmp_52_1_2_2, %sumy1_2_1_2_1

]]></node>
<StgValue><ssdm name="sumy1_3_1_2_2"/></StgValue>
</operation>

<operation id="1230" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:852  %sumy2_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy2_3_1_2_2

]]></node>
<StgValue><ssdm name="sumy2_2_1_2_2"/></StgValue>
</operation>

<operation id="1231" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:853  %sumx2_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx2_3_1_2_2

]]></node>
<StgValue><ssdm name="sumx2_2_1_2_2"/></StgValue>
</operation>

<operation id="1232" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:854  %neg_1 = sub i32 0, %sumx0_2_1_2_2

]]></node>
<StgValue><ssdm name="neg_1"/></StgValue>
</operation>

<operation id="1233" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:855  %abscond_1 = icmp sgt i32 %sumx0_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond_1"/></StgValue>
</operation>

<operation id="1234" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:856  %abs_1 = select i1 %abscond_1, i32 %sumx0_2_1_2_2, i32 %neg_1

]]></node>
<StgValue><ssdm name="abs_1"/></StgValue>
</operation>

<operation id="1235" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:857  %neg1_1 = sub i32 0, %sumy0_2_1_2_2

]]></node>
<StgValue><ssdm name="neg1_1"/></StgValue>
</operation>

<operation id="1236" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:858  %abscond1_1 = icmp sgt i32 %sumy0_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond1_1"/></StgValue>
</operation>

<operation id="1237" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:859  %abs1_1 = select i1 %abscond1_1, i32 %sumy0_2_1_2_2, i32 %neg1_1

]]></node>
<StgValue><ssdm name="abs1_1"/></StgValue>
</operation>

<operation id="1238" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:860  %sum0_s = add nsw i32 %abs1_1, %abs_1

]]></node>
<StgValue><ssdm name="sum0_s"/></StgValue>
</operation>

<operation id="1239" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:868  %neg4_1 = sub i32 0, %sumx2_2_1_2_2

]]></node>
<StgValue><ssdm name="neg4_1"/></StgValue>
</operation>

<operation id="1240" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:869  %abscond4_1 = icmp sgt i32 %sumx2_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond4_1"/></StgValue>
</operation>

<operation id="1241" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:870  %abs4_1 = select i1 %abscond4_1, i32 %sumx2_2_1_2_2, i32 %neg4_1

]]></node>
<StgValue><ssdm name="abs4_1"/></StgValue>
</operation>

<operation id="1242" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:871  %neg5_1 = sub i32 0, %sumy2_2_1_2_2

]]></node>
<StgValue><ssdm name="neg5_1"/></StgValue>
</operation>

<operation id="1243" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:872  %abscond5_1 = icmp sgt i32 %sumy2_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond5_1"/></StgValue>
</operation>

<operation id="1244" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:873  %abs5_1 = select i1 %abscond5_1, i32 %sumy2_2_1_2_2, i32 %neg5_1

]]></node>
<StgValue><ssdm name="abs5_1"/></StgValue>
</operation>

<operation id="1245" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:874  %sum2_s = add nsw i32 %abs5_1, %abs4_1

]]></node>
<StgValue><ssdm name="sum2_s"/></StgValue>
</operation>

<operation id="1246" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:875  %tmp_111 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum0_s, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1247" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:883  %tmp_113 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum2_s, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1248" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:482  %icmp = icmp sgt i24 %tmp_74, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:483  %p_op7 = sub i32 255, %sum1

]]></node>
<StgValue><ssdm name="p_op7"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:484  %sum1_1 = select i1 %icmp, i32 0, i32 %p_op7

]]></node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:492  %sum3_1 = select i1 %icmp2, i32 0, i32 %p_op9

]]></node>
<StgValue><ssdm name="sum3_1"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:493  %tmp_77 = shl i32 %sum1_1, 8

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:494  %tmp_78 = shl i32 %sum2_1, 16

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1254" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:495  %tmp_79 = shl i32 %sum3_1, 24

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1255" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:496  %tmp1 = add i32 %tmp_78, %tmp_79

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="1256" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:497  %tmp_20 = add i32 %tmp1, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:498  %tmp_21 = zext i8 %tmp_56 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:499  %sub_out_addr = getelementptr [256 x i32]* %sub_out, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="sub_out_addr"/></StgValue>
</operation>

<operation id="1259" st_id="45" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:500  store i32 %tmp_20, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:844  %sumy1_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumy1_3_1_2_2

]]></node>
<StgValue><ssdm name="sumy1_2_1_2_2"/></StgValue>
</operation>

<operation id="1261" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:845  %sumx1_2_1_2_2 = select i1 %sel_tmp2, i32 255, i32 %sumx1_3_1_2_2

]]></node>
<StgValue><ssdm name="sumx1_2_1_2_2"/></StgValue>
</operation>

<operation id="1262" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:861  %neg2_1 = sub i32 0, %sumx1_2_1_2_2

]]></node>
<StgValue><ssdm name="neg2_1"/></StgValue>
</operation>

<operation id="1263" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:862  %abscond2_1 = icmp sgt i32 %sumx1_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond2_1"/></StgValue>
</operation>

<operation id="1264" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:863  %abs2_1 = select i1 %abscond2_1, i32 %sumx1_2_1_2_2, i32 %neg2_1

]]></node>
<StgValue><ssdm name="abs2_1"/></StgValue>
</operation>

<operation id="1265" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:864  %neg3_1 = sub i32 0, %sumy1_2_1_2_2

]]></node>
<StgValue><ssdm name="neg3_1"/></StgValue>
</operation>

<operation id="1266" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:865  %abscond3_1 = icmp sgt i32 %sumy1_2_1_2_2, 0

]]></node>
<StgValue><ssdm name="abscond3_1"/></StgValue>
</operation>

<operation id="1267" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:866  %abs3_1 = select i1 %abscond3_1, i32 %sumy1_2_1_2_2, i32 %neg3_1

]]></node>
<StgValue><ssdm name="abs3_1"/></StgValue>
</operation>

<operation id="1268" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:867  %sum1_s = add nsw i32 %abs3_1, %abs2_1

]]></node>
<StgValue><ssdm name="sum1_s"/></StgValue>
</operation>

<operation id="1269" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:876  %icmp3 = icmp sgt i24 %tmp_111, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="1270" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:877  %p_op_1 = sub i32 255, %sum0_s

]]></node>
<StgValue><ssdm name="p_op_1"/></StgValue>
</operation>

<operation id="1271" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:878  %sum0_1_1 = select i1 %icmp3, i32 0, i32 %p_op_1

]]></node>
<StgValue><ssdm name="sum0_1_1"/></StgValue>
</operation>

<operation id="1272" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:879  %tmp_112 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sum1_s, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1273" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:884  %icmp5 = icmp sgt i24 %tmp_113, 0

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="1274" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:885  %p_op8_1 = sub i32 255, %sum2_s

]]></node>
<StgValue><ssdm name="p_op8_1"/></StgValue>
</operation>

<operation id="1275" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:886  %sum2_1_1 = select i1 %icmp5, i32 0, i32 %p_op8_1

]]></node>
<StgValue><ssdm name="sum2_1_1"/></StgValue>
</operation>

<operation id="1276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:888  %tmp_115 = shl i32 %sum2_1_1, 16

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1277" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:889  %tmp2 = add i32 %sum0_1_1, %tmp_115

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1282" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge.0.0.0_ifconv:880  %icmp4 = icmp sgt i24 %tmp_112, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="1283" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:881  %p_op7_1 = sub i32 255, %sum1_s

]]></node>
<StgValue><ssdm name="p_op7_1"/></StgValue>
</operation>

<operation id="1284" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:882  %sum1_1_1 = select i1 %icmp4, i32 0, i32 %p_op7_1

]]></node>
<StgValue><ssdm name="sum1_1_1"/></StgValue>
</operation>

<operation id="1285" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:887  %tmp_114 = shl i32 %sum1_1_1, 8

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1286" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:890  %tmp_30_1 = add i32 %tmp2, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="1287" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:891  %tmp_31_1 = zext i8 %adjSize1 to i64

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="1288" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0.0.0_ifconv:892  %sub_out_addr_1 = getelementptr [256 x i32]* %sub_out, i64 0, i64 %tmp_31_1

]]></node>
<StgValue><ssdm name="sub_out_addr_1"/></StgValue>
</operation>

<operation id="1289" st_id="46" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.0.0.0_ifconv:893  store i32 %tmp_30_1, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1290" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.0.0.0_ifconv:894  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_4) nounwind

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1291" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0.0_ifconv:895  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="1345">
</state>

<state id="49" st_id="1346">
</state>

<state id="50" st_id="1347">
</state>

<state id="51" st_id="1348">
</state>

<state id="52" st_id="1349">
</state>

<state id="53" st_id="1350">
</state>

<state id="54" st_id="1351">
</state>

<state id="55" st_id="1352">
</state>

<state id="56" st_id="1353">
</state>

<state id="57" st_id="1354">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
