#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557b7737bd20 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 10;
 .timescale -9 -12;
v0x557b773e6e50_0 .var "CLOCK_50", 0 0;
v0x557b773e6ef0_0 .var "rst", 0 0;
S_0x557b7737bea0 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 30, 3 9 0, S_0x557b7737bd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x557b773e69f0_0 .net "clk", 0 0, v0x557b773e6e50_0;  1 drivers
v0x557b773e6ab0_0 .net "inst", 31 0, v0x557b773a21d0_0;  1 drivers
v0x557b773e6b70_0 .net "inst_addr", 31 0, L_0x557b773e6fb0;  1 drivers
v0x557b773e6c60_0 .net "rom_ce", 0 0, v0x557b773e2ca0_0;  1 drivers
v0x557b773e6d00_0 .net "rst", 0 0, v0x557b773e6ef0_0;  1 drivers
S_0x557b7738a000 .scope module, "inst_rom0" "inst_rom" 3 30, 4 7 0, S_0x557b7737bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x557b773b3240_0 .net "addr", 31 0, L_0x557b773e6fb0;  alias, 1 drivers
v0x557b773a1bd0_0 .net "ce", 0 0, v0x557b773e2ca0_0;  alias, 1 drivers
v0x557b773a21d0_0 .var "inst", 31 0;
v0x557b773bd8c0 .array "inst_mem", 7 0, 31 0;
v0x557b773bd8c0_0 .array/port v0x557b773bd8c0, 0;
v0x557b773bd8c0_1 .array/port v0x557b773bd8c0, 1;
E_0x557b7733c350/0 .event edge, v0x557b773a1bd0_0, v0x557b773b3240_0, v0x557b773bd8c0_0, v0x557b773bd8c0_1;
v0x557b773bd8c0_2 .array/port v0x557b773bd8c0, 2;
v0x557b773bd8c0_3 .array/port v0x557b773bd8c0, 3;
v0x557b773bd8c0_4 .array/port v0x557b773bd8c0, 4;
v0x557b773bd8c0_5 .array/port v0x557b773bd8c0, 5;
E_0x557b7733c350/1 .event edge, v0x557b773bd8c0_2, v0x557b773bd8c0_3, v0x557b773bd8c0_4, v0x557b773bd8c0_5;
v0x557b773bd8c0_6 .array/port v0x557b773bd8c0, 6;
v0x557b773bd8c0_7 .array/port v0x557b773bd8c0, 7;
E_0x557b7733c350/2 .event edge, v0x557b773bd8c0_6, v0x557b773bd8c0_7;
E_0x557b7733c350 .event/or E_0x557b7733c350/0, E_0x557b7733c350/1, E_0x557b7733c350/2;
S_0x557b773dc730 .scope module, "openmips0" "openmips" 3 20, 5 16 0, S_0x557b7737bea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x557b773e6fb0 .functor BUFZ 32, v0x557b773e2e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557b773e4480_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e4540_0 .net "ex_aluop_i", 7 0, v0x557b773e0260_0;  1 drivers
v0x557b773e4600_0 .net "ex_alusel_i", 2 0, v0x557b773e0300_0;  1 drivers
v0x557b773e46f0_0 .net "ex_reg1_i", 31 0, v0x557b773e03a0_0;  1 drivers
v0x557b773e4800_0 .net "ex_reg2_i", 31 0, v0x557b773e0440_0;  1 drivers
v0x557b773e4960_0 .net "ex_wd_i", 4 0, v0x557b773e0530_0;  1 drivers
v0x557b773e4a70_0 .net "ex_wd_o", 4 0, v0x557b773dd270_0;  1 drivers
v0x557b773e4b30_0 .net "ex_wdata_o", 31 0, v0x557b773dd350_0;  1 drivers
v0x557b773e4bf0_0 .net "ex_wreg_i", 0 0, v0x557b773e0600_0;  1 drivers
v0x557b773e4c90_0 .net "ex_wreg_o", 0 0, v0x557b773dd4f0_0;  1 drivers
v0x557b773e4d30_0 .net "id_aluop_o", 7 0, v0x557b773de670_0;  1 drivers
v0x557b773e4e40_0 .net "id_alusel_o", 2 0, v0x557b773de770_0;  1 drivers
v0x557b773e4f50_0 .net "id_inst_i", 31 0, v0x557b773e11d0_0;  1 drivers
v0x557b773e5060_0 .net "id_pc_i", 31 0, v0x557b773e1290_0;  1 drivers
v0x557b773e5170_0 .net "id_reg1_o", 31 0, v0x557b773df360_0;  1 drivers
v0x557b773e5280_0 .net "id_reg2_o", 31 0, v0x557b773df6c0_0;  1 drivers
v0x557b773e5390_0 .net "id_wd_o", 4 0, v0x557b773df900_0;  1 drivers
v0x557b773e55b0_0 .net "id_wreg_o", 0 0, v0x557b773df9e0_0;  1 drivers
v0x557b773e56a0_0 .net "mem_wd_i", 4 0, v0x557b773ddce0_0;  1 drivers
v0x557b773e57b0_0 .net "mem_wd_o", 4 0, v0x557b773e1a50_0;  1 drivers
v0x557b773e5870_0 .net "mem_wdata_i", 31 0, v0x557b773dddd0_0;  1 drivers
v0x557b773e5980_0 .net "mem_wdata_o", 31 0, v0x557b773e1c20_0;  1 drivers
v0x557b773e5a40_0 .net "mem_wreg_i", 0 0, v0x557b773dde90_0;  1 drivers
v0x557b773e5b30_0 .net "mem_wreg_o", 0 0, v0x557b773e1de0_0;  1 drivers
v0x557b773e5bd0_0 .net "pc", 31 0, v0x557b773e2e00_0;  1 drivers
v0x557b773e5ce0_0 .net "reg1_addr", 4 0, v0x557b773df1a0_0;  1 drivers
v0x557b773e5df0_0 .net "reg1_data", 31 0, v0x557b773e36c0_0;  1 drivers
v0x557b773e5f00_0 .net "reg1_read", 0 0, v0x557b773df440_0;  1 drivers
v0x557b773e5ff0_0 .net "reg2_addr", 4 0, v0x557b773df500_0;  1 drivers
v0x557b773e6100_0 .net "reg2_data", 31 0, v0x557b773e3790_0;  1 drivers
v0x557b773e6210_0 .net "reg2_read", 0 0, v0x557b773df7a0_0;  1 drivers
v0x557b773e6300_0 .net "rom_addr_o", 31 0, L_0x557b773e6fb0;  alias, 1 drivers
v0x557b773e63c0_0 .net "rom_ce_o", 0 0, v0x557b773e2ca0_0;  alias, 1 drivers
v0x557b773e64b0_0 .net "rom_data_i", 31 0, v0x557b773a21d0_0;  alias, 1 drivers
v0x557b773e65a0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773e6640_0 .net "wb_wd_i", 4 0, v0x557b773e26e0_0;  1 drivers
v0x557b773e6750_0 .net "wb_wdata_i", 31 0, v0x557b773e27c0_0;  1 drivers
v0x557b773e6860_0 .net "wb_wreg_i", 0 0, v0x557b773e28a0_0;  1 drivers
S_0x557b773dc900 .scope module, "ex0" "ex" 5 167, 6 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 8 "aluop_i"
    .port_info 2 /INPUT 3 "alusel_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
v0x557b773a2e90_0 .net "aluop_i", 7 0, v0x557b773e0260_0;  alias, 1 drivers
v0x557b773b8430_0 .net "alusel_i", 2 0, v0x557b773e0300_0;  alias, 1 drivers
v0x557b773dcd20_0 .var "logicout", 31 0;
v0x557b773dcde0_0 .net "reg1_i", 31 0, v0x557b773e03a0_0;  alias, 1 drivers
v0x557b773dcec0_0 .net "reg2_i", 31 0, v0x557b773e0440_0;  alias, 1 drivers
v0x557b773dcff0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773dd0b0_0 .var "shiftres", 31 0;
v0x557b773dd190_0 .net "wd_i", 4 0, v0x557b773e0530_0;  alias, 1 drivers
v0x557b773dd270_0 .var "wd_o", 4 0;
v0x557b773dd350_0 .var "wdata_o", 31 0;
v0x557b773dd430_0 .net "wreg_i", 0 0, v0x557b773e0600_0;  alias, 1 drivers
v0x557b773dd4f0_0 .var "wreg_o", 0 0;
E_0x557b7733b8d0/0 .event edge, v0x557b773dd190_0, v0x557b773dd430_0, v0x557b773b8430_0, v0x557b773dcd20_0;
E_0x557b7733b8d0/1 .event edge, v0x557b773dd0b0_0;
E_0x557b7733b8d0 .event/or E_0x557b7733b8d0/0, E_0x557b7733b8d0/1;
E_0x557b7733bf40 .event edge, v0x557b773dcff0_0, v0x557b773a2e90_0, v0x557b773dcec0_0, v0x557b773dcde0_0;
E_0x557b773bf720 .event edge, v0x557b773dcff0_0, v0x557b773a2e90_0, v0x557b773dcde0_0, v0x557b773dcec0_0;
S_0x557b773dd6f0 .scope module, "ex_mem0" "ex_mem" 5 186, 7 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v0x557b773dd9d0_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773ddab0_0 .net "ex_wd", 4 0, v0x557b773dd270_0;  alias, 1 drivers
v0x557b773ddb70_0 .net "ex_wdata", 31 0, v0x557b773dd350_0;  alias, 1 drivers
v0x557b773ddc10_0 .net "ex_wreg", 0 0, v0x557b773dd4f0_0;  alias, 1 drivers
v0x557b773ddce0_0 .var "mem_wd", 4 0;
v0x557b773dddd0_0 .var "mem_wdata", 31 0;
v0x557b773dde90_0 .var "mem_wreg", 0 0;
v0x557b773ddf50_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
E_0x557b773bf840 .event posedge, v0x557b773dd9d0_0;
S_0x557b773de120 .scope module, "id0" "id" 5 95, 8 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "ex_wreg_i"
    .port_info 4 /INPUT 32 "ex_wdata_i"
    .port_info 5 /INPUT 5 "ex_wd_i"
    .port_info 6 /INPUT 1 "mem_wreg_i"
    .port_info 7 /INPUT 32 "mem_wdata_i"
    .port_info 8 /INPUT 5 "mem_wd_i"
    .port_info 9 /INPUT 32 "reg1_data_i"
    .port_info 10 /INPUT 32 "reg2_data_i"
    .port_info 11 /OUTPUT 1 "reg1_read_o"
    .port_info 12 /OUTPUT 1 "reg2_read_o"
    .port_info 13 /OUTPUT 5 "reg1_addr_o"
    .port_info 14 /OUTPUT 5 "reg2_addr_o"
    .port_info 15 /OUTPUT 8 "aluop_o"
    .port_info 16 /OUTPUT 3 "alusel_o"
    .port_info 17 /OUTPUT 32 "reg1_o"
    .port_info 18 /OUTPUT 32 "reg2_o"
    .port_info 19 /OUTPUT 5 "wd_o"
    .port_info 20 /OUTPUT 1 "wreg_o"
v0x557b773de670_0 .var "aluop_o", 7 0;
v0x557b773de770_0 .var "alusel_o", 2 0;
v0x557b773de850_0 .net "ex_wd_i", 4 0, v0x557b773dd270_0;  alias, 1 drivers
v0x557b773de970_0 .net "ex_wdata_i", 31 0, v0x557b773dd350_0;  alias, 1 drivers
v0x557b773dea80_0 .net "ex_wreg_i", 0 0, v0x557b773dd4f0_0;  alias, 1 drivers
v0x557b773debc0_0 .var "imm", 31 0;
v0x557b773deca0_0 .net "inst_i", 31 0, v0x557b773e11d0_0;  alias, 1 drivers
v0x557b773ded80_0 .var "instvalid", 0 0;
v0x557b773dee40_0 .net "mem_wd_i", 4 0, v0x557b773e1a50_0;  alias, 1 drivers
v0x557b773def20_0 .net "mem_wdata_i", 31 0, v0x557b773e1c20_0;  alias, 1 drivers
v0x557b773df000_0 .net "mem_wreg_i", 0 0, v0x557b773e1de0_0;  alias, 1 drivers
v0x557b773df0c0_0 .net "pc_i", 31 0, v0x557b773e1290_0;  alias, 1 drivers
v0x557b773df1a0_0 .var "reg1_addr_o", 4 0;
v0x557b773df280_0 .net "reg1_data_i", 31 0, v0x557b773e36c0_0;  alias, 1 drivers
v0x557b773df360_0 .var "reg1_o", 31 0;
v0x557b773df440_0 .var "reg1_read_o", 0 0;
v0x557b773df500_0 .var "reg2_addr_o", 4 0;
v0x557b773df5e0_0 .net "reg2_data_i", 31 0, v0x557b773e3790_0;  alias, 1 drivers
v0x557b773df6c0_0 .var "reg2_o", 31 0;
v0x557b773df7a0_0 .var "reg2_read_o", 0 0;
v0x557b773df860_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773df900_0 .var "wd_o", 4 0;
v0x557b773df9e0_0 .var "wreg_o", 0 0;
E_0x557b773de4d0/0 .event edge, v0x557b773dcff0_0, v0x557b773df7a0_0, v0x557b773dd4f0_0, v0x557b773dd270_0;
E_0x557b773de4d0/1 .event edge, v0x557b773df500_0, v0x557b773dd350_0, v0x557b773df000_0, v0x557b773dee40_0;
E_0x557b773de4d0/2 .event edge, v0x557b773def20_0, v0x557b773df5e0_0, v0x557b773debc0_0;
E_0x557b773de4d0 .event/or E_0x557b773de4d0/0, E_0x557b773de4d0/1, E_0x557b773de4d0/2;
E_0x557b773de570/0 .event edge, v0x557b773dcff0_0, v0x557b773df440_0, v0x557b773dd4f0_0, v0x557b773dd270_0;
E_0x557b773de570/1 .event edge, v0x557b773df1a0_0, v0x557b773dd350_0, v0x557b773df000_0, v0x557b773dee40_0;
E_0x557b773de570/2 .event edge, v0x557b773def20_0, v0x557b773df280_0, v0x557b773debc0_0;
E_0x557b773de570 .event/or E_0x557b773de570/0, E_0x557b773de570/1, E_0x557b773de570/2;
E_0x557b773de610 .event edge, v0x557b773dcff0_0, v0x557b773deca0_0;
S_0x557b773dfdf0 .scope module, "id_ex0" "id_ex" 5 145, 9 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "id_aluop"
    .port_info 3 /INPUT 3 "id_alusel"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 8 "ex_aluop"
    .port_info 9 /OUTPUT 3 "ex_alusel"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0x557b773e01a0_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e0260_0 .var "ex_aluop", 7 0;
v0x557b773e0300_0 .var "ex_alusel", 2 0;
v0x557b773e03a0_0 .var "ex_reg1", 31 0;
v0x557b773e0440_0 .var "ex_reg2", 31 0;
v0x557b773e0530_0 .var "ex_wd", 4 0;
v0x557b773e0600_0 .var "ex_wreg", 0 0;
v0x557b773e06d0_0 .net "id_aluop", 7 0, v0x557b773de670_0;  alias, 1 drivers
v0x557b773e07a0_0 .net "id_alusel", 2 0, v0x557b773de770_0;  alias, 1 drivers
v0x557b773e0870_0 .net "id_reg1", 31 0, v0x557b773df360_0;  alias, 1 drivers
v0x557b773e0940_0 .net "id_reg2", 31 0, v0x557b773df6c0_0;  alias, 1 drivers
v0x557b773e0a10_0 .net "id_wd", 4 0, v0x557b773df900_0;  alias, 1 drivers
v0x557b773e0ae0_0 .net "id_wreg", 0 0, v0x557b773df9e0_0;  alias, 1 drivers
v0x557b773e0bb0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
S_0x557b773e0e10 .scope module, "if_id0" "if_id" 5 85, 10 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0x557b773e10c0_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e11d0_0 .var "id_inst", 31 0;
v0x557b773e1290_0 .var "id_pc", 31 0;
v0x557b773e1360_0 .net "if_inst", 31 0, v0x557b773a21d0_0;  alias, 1 drivers
v0x557b773e1430_0 .net "if_pc", 31 0, v0x557b773e2e00_0;  alias, 1 drivers
v0x557b773e1520_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
S_0x557b773e16c0 .scope module, "mem0" "mem" 5 205, 11 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0x557b773e18d0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773e1990_0 .net "wd_i", 4 0, v0x557b773ddce0_0;  alias, 1 drivers
v0x557b773e1a50_0 .var "wd_o", 4 0;
v0x557b773e1b50_0 .net "wdata_i", 31 0, v0x557b773dddd0_0;  alias, 1 drivers
v0x557b773e1c20_0 .var "wdata_o", 31 0;
v0x557b773e1d10_0 .net "wreg_i", 0 0, v0x557b773dde90_0;  alias, 1 drivers
v0x557b773e1de0_0 .var "wreg_o", 0 0;
E_0x557b773e1840 .event edge, v0x557b773dcff0_0, v0x557b773ddce0_0, v0x557b773dde90_0, v0x557b773dddd0_0;
S_0x557b773e1f50 .scope module, "mem_wb0" "mem_wb" 5 220, 12 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v0x557b773e2240_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e2300_0 .net "mem_wd", 4 0, v0x557b773e1a50_0;  alias, 1 drivers
v0x557b773e2410_0 .net "mem_wdata", 31 0, v0x557b773e1c20_0;  alias, 1 drivers
v0x557b773e2500_0 .net "mem_wreg", 0 0, v0x557b773e1de0_0;  alias, 1 drivers
v0x557b773e25f0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773e26e0_0 .var "wb_wd", 4 0;
v0x557b773e27c0_0 .var "wb_wdata", 31 0;
v0x557b773e28a0_0 .var "wb_wreg", 0 0;
S_0x557b773e2ab0 .scope module, "pc_reg0" "pc_reg" 5 75, 13 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x557b773e2ca0_0 .var "ce", 0 0;
v0x557b773e2d60_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e2e00_0 .var "pc", 31 0;
v0x557b773e2ed0_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
S_0x557b773e2fe0 .scope module, "regfile1" "regfile" 5 130, 14 7 0, S_0x557b773dc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0x557b773e3440_0 .net "clk", 0 0, v0x557b773e6e50_0;  alias, 1 drivers
v0x557b773e3500_0 .net "raddr1", 4 0, v0x557b773df1a0_0;  alias, 1 drivers
v0x557b773e35c0_0 .net "raddr2", 4 0, v0x557b773df500_0;  alias, 1 drivers
v0x557b773e36c0_0 .var "rdata1", 31 0;
v0x557b773e3790_0 .var "rdata2", 31 0;
v0x557b773e3830_0 .net "re1", 0 0, v0x557b773df440_0;  alias, 1 drivers
v0x557b773e3900_0 .net "re2", 0 0, v0x557b773df7a0_0;  alias, 1 drivers
v0x557b773e39d0 .array "regs", 31 0, 31 0;
v0x557b773e3f20_0 .net "rst", 0 0, v0x557b773e6ef0_0;  alias, 1 drivers
v0x557b773e40d0_0 .net "waddr", 4 0, v0x557b773e26e0_0;  alias, 1 drivers
v0x557b773e41c0_0 .net "wdata", 31 0, v0x557b773e27c0_0;  alias, 1 drivers
v0x557b773e4290_0 .net "we", 0 0, v0x557b773e28a0_0;  alias, 1 drivers
E_0x557b773e0fe0/0 .event edge, v0x557b773dcff0_0, v0x557b773df500_0, v0x557b773e26e0_0, v0x557b773e28a0_0;
v0x557b773e39d0_0 .array/port v0x557b773e39d0, 0;
v0x557b773e39d0_1 .array/port v0x557b773e39d0, 1;
E_0x557b773e0fe0/1 .event edge, v0x557b773df7a0_0, v0x557b773e27c0_0, v0x557b773e39d0_0, v0x557b773e39d0_1;
v0x557b773e39d0_2 .array/port v0x557b773e39d0, 2;
v0x557b773e39d0_3 .array/port v0x557b773e39d0, 3;
v0x557b773e39d0_4 .array/port v0x557b773e39d0, 4;
v0x557b773e39d0_5 .array/port v0x557b773e39d0, 5;
E_0x557b773e0fe0/2 .event edge, v0x557b773e39d0_2, v0x557b773e39d0_3, v0x557b773e39d0_4, v0x557b773e39d0_5;
v0x557b773e39d0_6 .array/port v0x557b773e39d0, 6;
v0x557b773e39d0_7 .array/port v0x557b773e39d0, 7;
v0x557b773e39d0_8 .array/port v0x557b773e39d0, 8;
v0x557b773e39d0_9 .array/port v0x557b773e39d0, 9;
E_0x557b773e0fe0/3 .event edge, v0x557b773e39d0_6, v0x557b773e39d0_7, v0x557b773e39d0_8, v0x557b773e39d0_9;
v0x557b773e39d0_10 .array/port v0x557b773e39d0, 10;
v0x557b773e39d0_11 .array/port v0x557b773e39d0, 11;
v0x557b773e39d0_12 .array/port v0x557b773e39d0, 12;
v0x557b773e39d0_13 .array/port v0x557b773e39d0, 13;
E_0x557b773e0fe0/4 .event edge, v0x557b773e39d0_10, v0x557b773e39d0_11, v0x557b773e39d0_12, v0x557b773e39d0_13;
v0x557b773e39d0_14 .array/port v0x557b773e39d0, 14;
v0x557b773e39d0_15 .array/port v0x557b773e39d0, 15;
v0x557b773e39d0_16 .array/port v0x557b773e39d0, 16;
v0x557b773e39d0_17 .array/port v0x557b773e39d0, 17;
E_0x557b773e0fe0/5 .event edge, v0x557b773e39d0_14, v0x557b773e39d0_15, v0x557b773e39d0_16, v0x557b773e39d0_17;
v0x557b773e39d0_18 .array/port v0x557b773e39d0, 18;
v0x557b773e39d0_19 .array/port v0x557b773e39d0, 19;
v0x557b773e39d0_20 .array/port v0x557b773e39d0, 20;
v0x557b773e39d0_21 .array/port v0x557b773e39d0, 21;
E_0x557b773e0fe0/6 .event edge, v0x557b773e39d0_18, v0x557b773e39d0_19, v0x557b773e39d0_20, v0x557b773e39d0_21;
v0x557b773e39d0_22 .array/port v0x557b773e39d0, 22;
v0x557b773e39d0_23 .array/port v0x557b773e39d0, 23;
v0x557b773e39d0_24 .array/port v0x557b773e39d0, 24;
v0x557b773e39d0_25 .array/port v0x557b773e39d0, 25;
E_0x557b773e0fe0/7 .event edge, v0x557b773e39d0_22, v0x557b773e39d0_23, v0x557b773e39d0_24, v0x557b773e39d0_25;
v0x557b773e39d0_26 .array/port v0x557b773e39d0, 26;
v0x557b773e39d0_27 .array/port v0x557b773e39d0, 27;
v0x557b773e39d0_28 .array/port v0x557b773e39d0, 28;
v0x557b773e39d0_29 .array/port v0x557b773e39d0, 29;
E_0x557b773e0fe0/8 .event edge, v0x557b773e39d0_26, v0x557b773e39d0_27, v0x557b773e39d0_28, v0x557b773e39d0_29;
v0x557b773e39d0_30 .array/port v0x557b773e39d0, 30;
v0x557b773e39d0_31 .array/port v0x557b773e39d0, 31;
E_0x557b773e0fe0/9 .event edge, v0x557b773e39d0_30, v0x557b773e39d0_31;
E_0x557b773e0fe0 .event/or E_0x557b773e0fe0/0, E_0x557b773e0fe0/1, E_0x557b773e0fe0/2, E_0x557b773e0fe0/3, E_0x557b773e0fe0/4, E_0x557b773e0fe0/5, E_0x557b773e0fe0/6, E_0x557b773e0fe0/7, E_0x557b773e0fe0/8, E_0x557b773e0fe0/9;
E_0x557b773e32c0/0 .event edge, v0x557b773dcff0_0, v0x557b773df1a0_0, v0x557b773e26e0_0, v0x557b773e28a0_0;
E_0x557b773e32c0/1 .event edge, v0x557b773df440_0, v0x557b773e27c0_0, v0x557b773e39d0_0, v0x557b773e39d0_1;
E_0x557b773e32c0/2 .event edge, v0x557b773e39d0_2, v0x557b773e39d0_3, v0x557b773e39d0_4, v0x557b773e39d0_5;
E_0x557b773e32c0/3 .event edge, v0x557b773e39d0_6, v0x557b773e39d0_7, v0x557b773e39d0_8, v0x557b773e39d0_9;
E_0x557b773e32c0/4 .event edge, v0x557b773e39d0_10, v0x557b773e39d0_11, v0x557b773e39d0_12, v0x557b773e39d0_13;
E_0x557b773e32c0/5 .event edge, v0x557b773e39d0_14, v0x557b773e39d0_15, v0x557b773e39d0_16, v0x557b773e39d0_17;
E_0x557b773e32c0/6 .event edge, v0x557b773e39d0_18, v0x557b773e39d0_19, v0x557b773e39d0_20, v0x557b773e39d0_21;
E_0x557b773e32c0/7 .event edge, v0x557b773e39d0_22, v0x557b773e39d0_23, v0x557b773e39d0_24, v0x557b773e39d0_25;
E_0x557b773e32c0/8 .event edge, v0x557b773e39d0_26, v0x557b773e39d0_27, v0x557b773e39d0_28, v0x557b773e39d0_29;
E_0x557b773e32c0/9 .event edge, v0x557b773e39d0_30, v0x557b773e39d0_31;
E_0x557b773e32c0 .event/or E_0x557b773e32c0/0, E_0x557b773e32c0/1, E_0x557b773e32c0/2, E_0x557b773e32c0/3, E_0x557b773e32c0/4, E_0x557b773e32c0/5, E_0x557b773e32c0/6, E_0x557b773e32c0/7, E_0x557b773e32c0/8, E_0x557b773e32c0/9;
    .scope S_0x557b773e2ab0;
T_0 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e2ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e2e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557b773e2e00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x557b773e2e00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557b773e2ab0;
T_1 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e2ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773e2ca0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773e2ca0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557b773e0e10;
T_2 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e1520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e1290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e11d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x557b773e1430_0;
    %assign/vec4 v0x557b773e1290_0, 0;
    %load/vec4 v0x557b773e1360_0;
    %assign/vec4 v0x557b773e11d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557b773de120;
T_3 ;
    %wait E_0x557b773de610;
    %load/vec4 v0x557b773df860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773df1a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773df500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773debc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x557b773df1a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x557b773df500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773debc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.13;
T_3.7 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557b773ded80_0, 0, 1;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557b773ded80_0, 0, 1;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557b773ded80_0, 0, 1;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.21 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %jmp T_3.29;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.26;
T_3.22 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.32;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %jmp T_3.26;
T_3.23 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.36;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.26;
T_3.24 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.39;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.26;
T_3.25 ;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df9e0_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x557b773de670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557b773de770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557b773df440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773df7a0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x557b773debc0_0, 0;
    %load/vec4 v0x557b773deca0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x557b773df900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773ded80_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x557b773de120;
T_4 ;
    %wait E_0x557b773de570;
    %load/vec4 v0x557b773df860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773df360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557b773df440_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773dea80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773de850_0;
    %load/vec4 v0x557b773df1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x557b773de970_0;
    %assign/vec4 v0x557b773df360_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x557b773df440_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773df000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773dee40_0;
    %load/vec4 v0x557b773df1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x557b773def20_0;
    %assign/vec4 v0x557b773df360_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x557b773df440_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x557b773df280_0;
    %assign/vec4 v0x557b773df360_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x557b773df440_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x557b773debc0_0;
    %assign/vec4 v0x557b773df360_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773df360_0, 0;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557b773de120;
T_5 ;
    %wait E_0x557b773de4d0;
    %load/vec4 v0x557b773df860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773df6c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557b773df7a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773dea80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773de850_0;
    %load/vec4 v0x557b773df500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557b773de970_0;
    %assign/vec4 v0x557b773df6c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x557b773df7a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773df000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773dee40_0;
    %load/vec4 v0x557b773df500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x557b773def20_0;
    %assign/vec4 v0x557b773df6c0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x557b773df7a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x557b773df5e0_0;
    %assign/vec4 v0x557b773df6c0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x557b773df7a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x557b773debc0_0;
    %assign/vec4 v0x557b773df6c0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773df6c0_0, 0;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557b773e2fe0;
T_6 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e3f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x557b773e4290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773e40d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x557b773e41c0_0;
    %load/vec4 v0x557b773e40d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557b773e39d0, 0, 4;
    %vpi_call 14 38 "$display", "writeback %d %d", v0x557b773e40d0_0, v0x557b773e41c0_0 {0 0 0};
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557b773e2fe0;
T_7 ;
    %wait E_0x557b773e32c0;
    %load/vec4 v0x557b773e3f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e36c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557b773e3500_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e36c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557b773e3500_0;
    %load/vec4 v0x557b773e40d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773e4290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773e3830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x557b773e41c0_0;
    %assign/vec4 v0x557b773e36c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x557b773e3830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x557b773e3500_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557b773e39d0, 4;
    %assign/vec4 v0x557b773e36c0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e36c0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557b773e2fe0;
T_8 ;
    %wait E_0x557b773e0fe0;
    %load/vec4 v0x557b773e3f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e3790_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557b773e35c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e3790_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x557b773e35c0_0;
    %load/vec4 v0x557b773e40d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557b773e4290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x557b773e3900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x557b773e41c0_0;
    %assign/vec4 v0x557b773e3790_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x557b773e3900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x557b773e35c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x557b773e39d0, 4;
    %assign/vec4 v0x557b773e3790_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e3790_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557b773dfdf0;
T_9 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e0bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557b773e0260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557b773e0300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e03a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e0440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773e0530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773e0600_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557b773e06d0_0;
    %assign/vec4 v0x557b773e0260_0, 0;
    %load/vec4 v0x557b773e07a0_0;
    %assign/vec4 v0x557b773e0300_0, 0;
    %load/vec4 v0x557b773e0870_0;
    %assign/vec4 v0x557b773e03a0_0, 0;
    %load/vec4 v0x557b773e0940_0;
    %assign/vec4 v0x557b773e0440_0, 0;
    %load/vec4 v0x557b773e0a10_0;
    %assign/vec4 v0x557b773e0530_0, 0;
    %load/vec4 v0x557b773e0ae0_0;
    %assign/vec4 v0x557b773e0600_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x557b773dc900;
T_10 ;
    %wait E_0x557b773bf720;
    %load/vec4 v0x557b773dcff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dcd20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557b773a2e90_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dcd20_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x557b773dcde0_0;
    %load/vec4 v0x557b773dcec0_0;
    %and;
    %assign/vec4 v0x557b773dcd20_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x557b773dcde0_0;
    %load/vec4 v0x557b773dcec0_0;
    %or;
    %assign/vec4 v0x557b773dcd20_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x557b773dcde0_0;
    %load/vec4 v0x557b773dcec0_0;
    %xor;
    %assign/vec4 v0x557b773dcd20_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557b773dc900;
T_11 ;
    %wait E_0x557b7733bf40;
    %load/vec4 v0x557b773dcff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dd0b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x557b773a2e90_0;
    %dup/vec4;
    %pushi/vec4 124, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dd0b0_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x557b773dcec0_0;
    %load/vec4 v0x557b773dcde0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x557b773dd0b0_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x557b773dcec0_0;
    %load/vec4 v0x557b773dcde0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x557b773dd0b0_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x557b773dcec0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557b773dcde0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x557b773dcec0_0;
    %load/vec4 v0x557b773dcde0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v0x557b773dd0b0_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557b773dc900;
T_12 ;
    %wait E_0x557b7733b8d0;
    %load/vec4 v0x557b773dd190_0;
    %assign/vec4 v0x557b773dd270_0, 0;
    %load/vec4 v0x557b773dd430_0;
    %assign/vec4 v0x557b773dd4f0_0, 0;
    %load/vec4 v0x557b773b8430_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dd350_0, 0;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x557b773dcd20_0;
    %assign/vec4 v0x557b773dd350_0, 0;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x557b773dd0b0_0;
    %assign/vec4 v0x557b773dd350_0, 0;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x557b773dd6f0;
T_13 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773ddf50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773ddce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773dde90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773dddd0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557b773ddab0_0;
    %assign/vec4 v0x557b773ddce0_0, 0;
    %load/vec4 v0x557b773ddc10_0;
    %assign/vec4 v0x557b773dde90_0, 0;
    %load/vec4 v0x557b773ddb70_0;
    %assign/vec4 v0x557b773dddd0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x557b773e16c0;
T_14 ;
    %wait E_0x557b773e1840;
    %load/vec4 v0x557b773e18d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773e1a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773e1de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e1c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557b773e1990_0;
    %assign/vec4 v0x557b773e1a50_0, 0;
    %load/vec4 v0x557b773e1d10_0;
    %assign/vec4 v0x557b773e1de0_0, 0;
    %load/vec4 v0x557b773e1b50_0;
    %assign/vec4 v0x557b773e1c20_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x557b773e1f50;
T_15 ;
    %wait E_0x557b773bf840;
    %load/vec4 v0x557b773e25f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x557b773e26e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557b773e28a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773e27c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x557b773e2300_0;
    %assign/vec4 v0x557b773e26e0_0, 0;
    %load/vec4 v0x557b773e2500_0;
    %assign/vec4 v0x557b773e28a0_0, 0;
    %load/vec4 v0x557b773e2410_0;
    %assign/vec4 v0x557b773e27c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557b7738a000;
T_16 ;
    %vpi_call 4 15 "$readmemh", "inst_rom.data", v0x557b773bd8c0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x557b7738a000;
T_17 ;
    %wait E_0x557b7733c350;
    %load/vec4 v0x557b773a1bd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557b773a21d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x557b773b3240_0;
    %parti/s 17, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x557b773bd8c0, 4;
    %assign/vec4 v0x557b773a21d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557b7737bd20;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557b773e6e50_0, 0, 1;
T_18.0 ;
    %delay 10000, 0;
    %load/vec4 v0x557b773e6e50_0;
    %inv;
    %store/vec4 v0x557b773e6e50_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x557b7737bd20;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557b773e6ef0_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557b773e6ef0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
