// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "mul_I_O.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic mul_I_O::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic mul_I_O::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<15> mul_I_O::ap_ST_fsm_state1 = "1";
const sc_lv<15> mul_I_O::ap_ST_fsm_state2 = "10";
const sc_lv<15> mul_I_O::ap_ST_fsm_state3 = "100";
const sc_lv<15> mul_I_O::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<15> mul_I_O::ap_ST_fsm_pp0_stage1 = "10000";
const sc_lv<15> mul_I_O::ap_ST_fsm_pp0_stage2 = "100000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state13 = "1000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state14 = "10000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state15 = "100000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_pp1_stage0 = "1000000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state19 = "10000000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state20 = "100000000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_pp2_stage0 = "1000000000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state24 = "10000000000000";
const sc_lv<15> mul_I_O::ap_ST_fsm_state25 = "100000000000000";
const bool mul_I_O::ap_const_boolean_1 = true;
const sc_lv<32> mul_I_O::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> mul_I_O::ap_const_lv32_4 = "100";
const bool mul_I_O::ap_const_boolean_0 = false;
const sc_lv<1> mul_I_O::ap_const_lv1_0 = "0";
const sc_lv<32> mul_I_O::ap_const_lv32_9 = "1001";
const sc_lv<32> mul_I_O::ap_const_lv32_C = "1100";
const sc_lv<32> mul_I_O::ap_const_lv32_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_2 = "10";
const sc_lv<1> mul_I_O::ap_const_lv1_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_3 = "11";
const sc_lv<32> mul_I_O::ap_const_lv32_5 = "101";
const sc_lv<32> mul_I_O::ap_const_lv32_6 = "110";
const sc_lv<32> mul_I_O::ap_const_lv32_7 = "111";
const sc_lv<32> mul_I_O::ap_const_lv32_B = "1011";
const sc_lv<32> mul_I_O::ap_const_lv32_D = "1101";
const sc_lv<5> mul_I_O::ap_const_lv5_0 = "00000";
const sc_lv<32> mul_I_O::ap_const_lv32_8 = "1000";
const sc_lv<4> mul_I_O::ap_const_lv4_0 = "0000";
const sc_lv<2> mul_I_O::ap_const_lv2_0 = "00";
const sc_lv<5> mul_I_O::ap_const_lv5_8 = "1000";
const sc_lv<32> mul_I_O::ap_const_lv32_A = "1010";
const sc_lv<5> mul_I_O::ap_const_lv5_10 = "10000";
const sc_lv<5> mul_I_O::ap_const_lv5_1 = "1";
const sc_lv<4> mul_I_O::ap_const_lv4_8 = "1000";
const sc_lv<4> mul_I_O::ap_const_lv4_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_20 = "100000";
const sc_lv<32> mul_I_O::ap_const_lv32_3F = "111111";
const sc_lv<32> mul_I_O::ap_const_lv32_21 = "100001";
const sc_lv<32> mul_I_O::ap_const_lv32_E = "1110";

mul_I_O::mul_I_O(sc_module_name name) : sc_module(name), mVcdFile(0) {
    karastuba_mul_mulbkb_U1 = new karastuba_mul_mulbkb<1,5,32,32,64>("karastuba_mul_mulbkb_U1");
    karastuba_mul_mulbkb_U1->clk(ap_clk);
    karastuba_mul_mulbkb_U1->reset(ap_rst);
    karastuba_mul_mulbkb_U1->din0(grp_fu_388_p0);
    karastuba_mul_mulbkb_U1->din1(grp_fu_388_p1);
    karastuba_mul_mulbkb_U1->ce(ap_var_for_const0);
    karastuba_mul_mulbkb_U1->dout(grp_fu_388_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln106_fu_363_p2);
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_add_ln109_fu_374_p2);
    sensitive << ( i_0_reg_204 );
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_add_ln111_fu_402_p2);
    sensitive << ( mul_ln111_reg_730 );
    sensitive << ( zext_ln106_fu_398_p1 );

    SC_METHOD(thread_add_ln112_fu_420_p2);
    sensitive << ( reg_313 );
    sensitive << ( trunc_ln111_reg_745 );

    SC_METHOD(thread_add_ln119_fu_453_p2);
    sensitive << ( k_1_reg_192 );
    sensitive << ( w_digits_data_load_reg_764 );

    SC_METHOD(thread_add_ln132_fu_495_p2);
    sensitive << ( zext_ln132_fu_487_p1 );
    sensitive << ( zext_ln131_1_fu_491_p1 );

    SC_METHOD(thread_add_ln133_1_fu_518_p2);
    sensitive << ( reg_313 );
    sensitive << ( zext_ln131_2_fu_505_p1 );

    SC_METHOD(thread_add_ln146_fu_586_p2);
    sensitive << ( zext_ln146_fu_578_p1 );
    sensitive << ( zext_ln145_1_fu_582_p1 );

    SC_METHOD(thread_add_ln147_1_fu_609_p2);
    sensitive << ( reg_313 );
    sensitive << ( zext_ln145_2_fu_596_p1 );

    SC_METHOD(thread_add_ln147_fu_615_p2);
    sensitive << ( reg_309 );
    sensitive << ( add_ln147_1_fu_609_p2 );

    SC_METHOD(thread_add_ln150_fu_636_p2);
    sensitive << ( zext_ln138_reg_804 );
    sensitive << ( zext_ln150_fu_632_p1 );

    SC_METHOD(thread_add_ln152_fu_657_p2);
    sensitive << ( zext_ln152_fu_641_p1 );
    sensitive << ( mul_ln152_fu_651_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state19);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state24);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state11_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state12_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state18_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state21_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state22_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state23_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( icmp_ln106_fu_357_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state16);
    sensitive << ( icmp_ln128_fu_459_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state21);
    sensitive << ( icmp_ln142_fu_550_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state25 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_208_p4);
    sensitive << ( i_0_reg_204 );
    sensitive << ( icmp_ln106_reg_701 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln106_reg_705 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state25 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_CS_fsm_state25 );
    sensitive << ( add_ln152_fu_657_p2 );
    sensitive << ( ap_return_preg );

    SC_METHOD(thread_grp_fu_388_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_388_p00 );

    SC_METHOD(thread_grp_fu_388_p00);
    sensitive << ( reg_305 );

    SC_METHOD(thread_grp_fu_388_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_388_p10 );

    SC_METHOD(thread_grp_fu_388_p10);
    sensitive << ( reg_309 );

    SC_METHOD(thread_i_1_fu_556_p2);
    sensitive << ( i6_0_reg_274 );

    SC_METHOD(thread_i_fu_465_p2);
    sensitive << ( i2_0_reg_216 );

    SC_METHOD(thread_icmp_ln100_fu_318_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_icmp_ln103_fu_335_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_icmp_ln106_fu_357_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_icmp_ln116_fu_436_p2);
    sensitive << ( k_1_reg_192 );
    sensitive << ( ap_CS_fsm_state13 );

    SC_METHOD(thread_icmp_ln124_fu_352_p2);
    sensitive << ( v_tmp_bits_read );
    sensitive << ( icmp_ln103_fu_335_p2 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_icmp_ln128_fu_459_p2);
    sensitive << ( i2_0_reg_216 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln138_fu_545_p2);
    sensitive << ( u_tmp_bits_read );
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_icmp_ln142_fu_550_p2);
    sensitive << ( i6_0_reg_274 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_j_1_fu_481_p2);
    sensitive << ( j3_0_reg_239 );

    SC_METHOD(thread_j_2_fu_341_p2);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_j_3_fu_572_p2);
    sensitive << ( j7_0_reg_285 );

    SC_METHOD(thread_j_fu_324_p2);
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_k_fu_415_p2);
    sensitive << ( add_ln111_reg_740 );
    sensitive << ( zext_ln111_2_fu_411_p1 );

    SC_METHOD(thread_mul_ln152_fu_651_p0);
    sensitive << ( ap_CS_fsm_state25 );
    sensitive << ( mul_ln152_fu_651_p00 );

    SC_METHOD(thread_mul_ln152_fu_651_p00);
    sensitive << ( v_tmp_bits_read );

    SC_METHOD(thread_mul_ln152_fu_651_p1);
    sensitive << ( ap_CS_fsm_state25 );
    sensitive << ( mul_ln152_fu_651_p10 );

    SC_METHOD(thread_mul_ln152_fu_651_p10);
    sensitive << ( u_tmp_bits_read );

    SC_METHOD(thread_mul_ln152_fu_651_p2);
    sensitive << ( mul_ln152_fu_651_p0 );
    sensitive << ( mul_ln152_fu_651_p1 );

    SC_METHOD(thread_tmp_2_fu_603_p2);
    sensitive << ( zext_ln146_2_fu_600_p1 );
    sensitive << ( zext_ln142_fu_592_p1 );

    SC_METHOD(thread_tmp_fu_512_p2);
    sensitive << ( zext_ln132_2_fu_509_p1 );
    sensitive << ( zext_ln128_fu_501_p1 );

    SC_METHOD(thread_trunc_ln111_fu_407_p1);
    sensitive << ( add_ln111_fu_402_p2 );

    SC_METHOD(thread_u_digits_data_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln111_4_fu_369_p1 );
    sensitive << ( zext_ln131_fu_471_p1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_u_digits_data_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_v_digits_data_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( v_digits_data_addr_reg_692 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln145_fu_562_p1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_v_digits_data_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_w_digits_data_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( w_digits_data_addr_1_reg_735 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( w_digits_data_addr_3_reg_759 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( w_digits_data_addr_4_reg_828_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln100_fu_330_p1 );
    sensitive << ( zext_ln111_5_fu_394_p1 );
    sensitive << ( zext_ln118_fu_448_p1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln132_1_fu_476_p1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_w_digits_data_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( w_digits_data_addr_2_reg_783_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln146_1_fu_567_p1 );

    SC_METHOD(thread_w_digits_data_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_w_digits_data_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_w_digits_data_d0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( add_ln112_fu_420_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( add_ln119_fu_453_p2 );
    sensitive << ( add_ln147_fu_615_p2 );

    SC_METHOD(thread_w_digits_data_d1);
    sensitive << ( reg_305 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( add_ln133_1_fu_518_p2 );

    SC_METHOD(thread_w_digits_data_we0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln106_reg_701_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( icmp_ln116_reg_755 );
    sensitive << ( icmp_ln142_reg_814_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( icmp_ln100_fu_318_p2 );
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_w_digits_data_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln128_reg_769_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_xor_ln118_fu_442_p2);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_zext_ln100_fu_330_p1);
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_zext_ln106_fu_398_p1);
    sensitive << ( k_1_reg_192 );

    SC_METHOD(thread_zext_ln111_2_fu_411_p1);
    sensitive << ( reg_313 );

    SC_METHOD(thread_zext_ln111_3_fu_347_p1);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_zext_ln111_4_fu_369_p1);
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_zext_ln111_5_fu_394_p1);
    sensitive << ( add_ln109_reg_715_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln118_fu_448_p1);
    sensitive << ( xor_ln118_fu_442_p2 );

    SC_METHOD(thread_zext_ln128_fu_501_p1);
    sensitive << ( tmp_0_reg_227 );

    SC_METHOD(thread_zext_ln131_1_fu_491_p1);
    sensitive << ( w_digits_data_q0 );

    SC_METHOD(thread_zext_ln131_2_fu_505_p1);
    sensitive << ( tmp_0_reg_227 );

    SC_METHOD(thread_zext_ln131_fu_471_p1);
    sensitive << ( i2_0_reg_216 );

    SC_METHOD(thread_zext_ln132_1_fu_476_p1);
    sensitive << ( j3_0_reg_239 );

    SC_METHOD(thread_zext_ln132_2_fu_509_p1);
    sensitive << ( add_ln132_reg_794 );

    SC_METHOD(thread_zext_ln132_fu_487_p1);
    sensitive << ( u_digits_data_q0 );

    SC_METHOD(thread_zext_ln138_fu_541_p1);
    sensitive << ( w_tmp_bits_0_reg_250 );

    SC_METHOD(thread_zext_ln142_fu_592_p1);
    sensitive << ( tmp5_0_reg_262 );

    SC_METHOD(thread_zext_ln145_1_fu_582_p1);
    sensitive << ( w_digits_data_q1 );

    SC_METHOD(thread_zext_ln145_2_fu_596_p1);
    sensitive << ( tmp5_0_reg_262 );

    SC_METHOD(thread_zext_ln145_fu_562_p1);
    sensitive << ( i6_0_reg_274 );

    SC_METHOD(thread_zext_ln146_1_fu_567_p1);
    sensitive << ( j7_0_reg_285 );

    SC_METHOD(thread_zext_ln146_2_fu_600_p1);
    sensitive << ( add_ln146_reg_839 );

    SC_METHOD(thread_zext_ln146_fu_578_p1);
    sensitive << ( v_digits_data_q0 );

    SC_METHOD(thread_zext_ln150_fu_632_p1);
    sensitive << ( tmp5_0_reg_262 );

    SC_METHOD(thread_zext_ln152_fu_641_p1);
    sensitive << ( w_tmp_bits_1_reg_296 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln103_fu_335_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln124_fu_352_p2 );
    sensitive << ( icmp_ln106_fu_357_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln116_fu_436_p2 );
    sensitive << ( ap_CS_fsm_state13 );
    sensitive << ( icmp_ln128_fu_459_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_CS_fsm_state20 );
    sensitive << ( icmp_ln138_fu_545_p2 );
    sensitive << ( icmp_ln142_fu_550_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( icmp_ln100_fu_318_p2 );
    sensitive << ( ap_block_pp0_stage1_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_return_preg = "0000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "mul_I_O_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, u_tmp_bits_read, "(port)u_tmp_bits_read");
    sc_trace(mVcdFile, u_digits_data_address0, "(port)u_digits_data_address0");
    sc_trace(mVcdFile, u_digits_data_ce0, "(port)u_digits_data_ce0");
    sc_trace(mVcdFile, u_digits_data_q0, "(port)u_digits_data_q0");
    sc_trace(mVcdFile, v_tmp_bits_read, "(port)v_tmp_bits_read");
    sc_trace(mVcdFile, v_digits_data_address0, "(port)v_digits_data_address0");
    sc_trace(mVcdFile, v_digits_data_ce0, "(port)v_digits_data_ce0");
    sc_trace(mVcdFile, v_digits_data_q0, "(port)v_digits_data_q0");
    sc_trace(mVcdFile, w_digits_data_address0, "(port)w_digits_data_address0");
    sc_trace(mVcdFile, w_digits_data_ce0, "(port)w_digits_data_ce0");
    sc_trace(mVcdFile, w_digits_data_we0, "(port)w_digits_data_we0");
    sc_trace(mVcdFile, w_digits_data_d0, "(port)w_digits_data_d0");
    sc_trace(mVcdFile, w_digits_data_q0, "(port)w_digits_data_q0");
    sc_trace(mVcdFile, w_digits_data_address1, "(port)w_digits_data_address1");
    sc_trace(mVcdFile, w_digits_data_ce1, "(port)w_digits_data_ce1");
    sc_trace(mVcdFile, w_digits_data_we1, "(port)w_digits_data_we1");
    sc_trace(mVcdFile, w_digits_data_d1, "(port)w_digits_data_d1");
    sc_trace(mVcdFile, w_digits_data_q1, "(port)w_digits_data_q1");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, k_1_reg_192, "k_1_reg_192");
    sc_trace(mVcdFile, i_0_reg_204, "i_0_reg_204");
    sc_trace(mVcdFile, i2_0_reg_216, "i2_0_reg_216");
    sc_trace(mVcdFile, tmp_0_reg_227, "tmp_0_reg_227");
    sc_trace(mVcdFile, j3_0_reg_239, "j3_0_reg_239");
    sc_trace(mVcdFile, tmp5_0_reg_262, "tmp5_0_reg_262");
    sc_trace(mVcdFile, i6_0_reg_274, "i6_0_reg_274");
    sc_trace(mVcdFile, j7_0_reg_285, "j7_0_reg_285");
    sc_trace(mVcdFile, reg_305, "reg_305");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter0, "ap_block_state5_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage1_iter2, "ap_block_state11_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln106_reg_701, "icmp_ln106_reg_701");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter0, "ap_block_state16_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter1, "ap_block_state17_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage0_iter2, "ap_block_state18_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln128_reg_769, "icmp_ln128_reg_769");
    sc_trace(mVcdFile, reg_309, "reg_309");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_block_state21_pp2_stage0_iter0, "ap_block_state21_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state22_pp2_stage0_iter1, "ap_block_state22_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state23_pp2_stage0_iter2, "ap_block_state23_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln142_reg_814, "icmp_ln142_reg_814");
    sc_trace(mVcdFile, reg_313, "reg_313");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, icmp_ln106_reg_701_pp0_iter2_reg, "icmp_ln106_reg_701_pp0_iter2_reg");
    sc_trace(mVcdFile, j_fu_324_p2, "j_fu_324_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln103_fu_335_p2, "icmp_ln103_fu_335_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, j_2_fu_341_p2, "j_2_fu_341_p2");
    sc_trace(mVcdFile, j_2_reg_687, "j_2_reg_687");
    sc_trace(mVcdFile, v_digits_data_addr_reg_692, "v_digits_data_addr_reg_692");
    sc_trace(mVcdFile, icmp_ln124_fu_352_p2, "icmp_ln124_fu_352_p2");
    sc_trace(mVcdFile, icmp_ln106_fu_357_p2, "icmp_ln106_fu_357_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage0_iter2, "ap_block_state10_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln106_reg_701_pp0_iter1_reg, "icmp_ln106_reg_701_pp0_iter1_reg");
    sc_trace(mVcdFile, add_ln106_fu_363_p2, "add_ln106_fu_363_p2");
    sc_trace(mVcdFile, add_ln106_reg_705, "add_ln106_reg_705");
    sc_trace(mVcdFile, add_ln109_fu_374_p2, "add_ln109_fu_374_p2");
    sc_trace(mVcdFile, add_ln109_reg_715, "add_ln109_reg_715");
    sc_trace(mVcdFile, add_ln109_reg_715_pp0_iter1_reg, "add_ln109_reg_715_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage2_iter0, "ap_block_state6_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage2_iter2, "ap_block_state12_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, grp_fu_388_p2, "grp_fu_388_p2");
    sc_trace(mVcdFile, mul_ln111_reg_730, "mul_ln111_reg_730");
    sc_trace(mVcdFile, w_digits_data_addr_1_reg_735, "w_digits_data_addr_1_reg_735");
    sc_trace(mVcdFile, add_ln111_fu_402_p2, "add_ln111_fu_402_p2");
    sc_trace(mVcdFile, add_ln111_reg_740, "add_ln111_reg_740");
    sc_trace(mVcdFile, trunc_ln111_fu_407_p1, "trunc_ln111_fu_407_p1");
    sc_trace(mVcdFile, trunc_ln111_reg_745, "trunc_ln111_reg_745");
    sc_trace(mVcdFile, icmp_ln116_fu_436_p2, "icmp_ln116_fu_436_p2");
    sc_trace(mVcdFile, icmp_ln116_reg_755, "icmp_ln116_reg_755");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, w_digits_data_addr_3_reg_759, "w_digits_data_addr_3_reg_759");
    sc_trace(mVcdFile, w_digits_data_load_reg_764, "w_digits_data_load_reg_764");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, icmp_ln128_fu_459_p2, "icmp_ln128_fu_459_p2");
    sc_trace(mVcdFile, icmp_ln128_reg_769_pp1_iter1_reg, "icmp_ln128_reg_769_pp1_iter1_reg");
    sc_trace(mVcdFile, i_fu_465_p2, "i_fu_465_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, w_digits_data_addr_2_reg_783, "w_digits_data_addr_2_reg_783");
    sc_trace(mVcdFile, w_digits_data_addr_2_reg_783_pp1_iter1_reg, "w_digits_data_addr_2_reg_783_pp1_iter1_reg");
    sc_trace(mVcdFile, j_1_fu_481_p2, "j_1_fu_481_p2");
    sc_trace(mVcdFile, add_ln132_fu_495_p2, "add_ln132_fu_495_p2");
    sc_trace(mVcdFile, add_ln132_reg_794, "add_ln132_reg_794");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, zext_ln138_fu_541_p1, "zext_ln138_fu_541_p1");
    sc_trace(mVcdFile, zext_ln138_reg_804, "zext_ln138_reg_804");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, icmp_ln138_fu_545_p2, "icmp_ln138_fu_545_p2");
    sc_trace(mVcdFile, icmp_ln142_fu_550_p2, "icmp_ln142_fu_550_p2");
    sc_trace(mVcdFile, icmp_ln142_reg_814_pp2_iter1_reg, "icmp_ln142_reg_814_pp2_iter1_reg");
    sc_trace(mVcdFile, i_1_fu_556_p2, "i_1_fu_556_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, w_digits_data_addr_4_reg_828, "w_digits_data_addr_4_reg_828");
    sc_trace(mVcdFile, w_digits_data_addr_4_reg_828_pp2_iter1_reg, "w_digits_data_addr_4_reg_828_pp2_iter1_reg");
    sc_trace(mVcdFile, j_3_fu_572_p2, "j_3_fu_572_p2");
    sc_trace(mVcdFile, add_ln146_fu_586_p2, "add_ln146_fu_586_p2");
    sc_trace(mVcdFile, add_ln146_reg_839, "add_ln146_reg_839");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, add_ln150_fu_636_p2, "add_ln150_fu_636_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state24, "ap_CS_fsm_state24");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state16, "ap_condition_pp1_exit_iter0_state16");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state21, "ap_condition_pp2_exit_iter0_state21");
    sc_trace(mVcdFile, j_0_reg_169, "j_0_reg_169");
    sc_trace(mVcdFile, icmp_ln100_fu_318_p2, "icmp_ln100_fu_318_p2");
    sc_trace(mVcdFile, j1_0_reg_180, "j1_0_reg_180");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_208_p4, "ap_phi_mux_i_0_phi_fu_208_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, w_tmp_bits_0_reg_250, "w_tmp_bits_0_reg_250");
    sc_trace(mVcdFile, ap_CS_fsm_state19, "ap_CS_fsm_state19");
    sc_trace(mVcdFile, w_tmp_bits_1_reg_296, "w_tmp_bits_1_reg_296");
    sc_trace(mVcdFile, zext_ln100_fu_330_p1, "zext_ln100_fu_330_p1");
    sc_trace(mVcdFile, zext_ln111_3_fu_347_p1, "zext_ln111_3_fu_347_p1");
    sc_trace(mVcdFile, zext_ln111_4_fu_369_p1, "zext_ln111_4_fu_369_p1");
    sc_trace(mVcdFile, zext_ln111_5_fu_394_p1, "zext_ln111_5_fu_394_p1");
    sc_trace(mVcdFile, zext_ln118_fu_448_p1, "zext_ln118_fu_448_p1");
    sc_trace(mVcdFile, zext_ln131_fu_471_p1, "zext_ln131_fu_471_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln132_1_fu_476_p1, "zext_ln132_1_fu_476_p1");
    sc_trace(mVcdFile, zext_ln145_fu_562_p1, "zext_ln145_fu_562_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, zext_ln146_1_fu_567_p1, "zext_ln146_1_fu_567_p1");
    sc_trace(mVcdFile, add_ln112_fu_420_p2, "add_ln112_fu_420_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, add_ln119_fu_453_p2, "add_ln119_fu_453_p2");
    sc_trace(mVcdFile, add_ln147_fu_615_p2, "add_ln147_fu_615_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, grp_fu_388_p0, "grp_fu_388_p0");
    sc_trace(mVcdFile, grp_fu_388_p1, "grp_fu_388_p1");
    sc_trace(mVcdFile, zext_ln106_fu_398_p1, "zext_ln106_fu_398_p1");
    sc_trace(mVcdFile, zext_ln111_2_fu_411_p1, "zext_ln111_2_fu_411_p1");
    sc_trace(mVcdFile, k_fu_415_p2, "k_fu_415_p2");
    sc_trace(mVcdFile, xor_ln118_fu_442_p2, "xor_ln118_fu_442_p2");
    sc_trace(mVcdFile, zext_ln132_fu_487_p1, "zext_ln132_fu_487_p1");
    sc_trace(mVcdFile, zext_ln131_1_fu_491_p1, "zext_ln131_1_fu_491_p1");
    sc_trace(mVcdFile, zext_ln132_2_fu_509_p1, "zext_ln132_2_fu_509_p1");
    sc_trace(mVcdFile, zext_ln128_fu_501_p1, "zext_ln128_fu_501_p1");
    sc_trace(mVcdFile, zext_ln131_2_fu_505_p1, "zext_ln131_2_fu_505_p1");
    sc_trace(mVcdFile, add_ln133_1_fu_518_p2, "add_ln133_1_fu_518_p2");
    sc_trace(mVcdFile, tmp_fu_512_p2, "tmp_fu_512_p2");
    sc_trace(mVcdFile, zext_ln146_fu_578_p1, "zext_ln146_fu_578_p1");
    sc_trace(mVcdFile, zext_ln145_1_fu_582_p1, "zext_ln145_1_fu_582_p1");
    sc_trace(mVcdFile, zext_ln146_2_fu_600_p1, "zext_ln146_2_fu_600_p1");
    sc_trace(mVcdFile, zext_ln142_fu_592_p1, "zext_ln142_fu_592_p1");
    sc_trace(mVcdFile, zext_ln145_2_fu_596_p1, "zext_ln145_2_fu_596_p1");
    sc_trace(mVcdFile, add_ln147_1_fu_609_p2, "add_ln147_1_fu_609_p2");
    sc_trace(mVcdFile, tmp_2_fu_603_p2, "tmp_2_fu_603_p2");
    sc_trace(mVcdFile, zext_ln150_fu_632_p1, "zext_ln150_fu_632_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state25, "ap_CS_fsm_state25");
    sc_trace(mVcdFile, mul_ln152_fu_651_p0, "mul_ln152_fu_651_p0");
    sc_trace(mVcdFile, mul_ln152_fu_651_p1, "mul_ln152_fu_651_p1");
    sc_trace(mVcdFile, zext_ln152_fu_641_p1, "zext_ln152_fu_641_p1");
    sc_trace(mVcdFile, mul_ln152_fu_651_p2, "mul_ln152_fu_651_p2");
    sc_trace(mVcdFile, add_ln152_fu_657_p2, "add_ln152_fu_657_p2");
    sc_trace(mVcdFile, ap_return_preg, "ap_return_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, grp_fu_388_p00, "grp_fu_388_p00");
    sc_trace(mVcdFile, grp_fu_388_p10, "grp_fu_388_p10");
    sc_trace(mVcdFile, mul_ln152_fu_651_p00, "mul_ln152_fu_651_p00");
    sc_trace(mVcdFile, mul_ln152_fu_651_p10, "mul_ln152_fu_651_p10");
#endif

    }
}

mul_I_O::~mul_I_O() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete karastuba_mul_mulbkb_U1;
}

void mul_I_O::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void mul_I_O::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln103_fu_335_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln103_fu_335_p2.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state16.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state16.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state16.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
            ap_enable_reg_pp1_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state21.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state21.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state21.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
            ap_enable_reg_pp2_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_preg = ap_const_lv4_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
            ap_return_preg = add_ln152_fu_657_p2.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
        i2_0_reg_216 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_459_p2.read()))) {
        i2_0_reg_216 = i_fu_465_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
        i6_0_reg_274 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_550_p2.read()))) {
        i6_0_reg_274 = i_1_fu_556_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln103_fu_335_p2.read()))) {
        i_0_reg_204 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln106_reg_701.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_0_reg_204 = add_ln106_reg_705.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln100_fu_318_p2.read()))) {
        j1_0_reg_180 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        j1_0_reg_180 = j_2_reg_687.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
        j3_0_reg_239 = ap_const_lv5_8;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_459_p2.read()))) {
        j3_0_reg_239 = j_1_fu_481_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
        j7_0_reg_285 = ap_const_lv5_8;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_550_p2.read()))) {
        j7_0_reg_285 = j_3_fu_572_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln100_fu_318_p2.read()))) {
        j_0_reg_169 = j_fu_324_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_reg_169 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln103_fu_335_p2.read()))) {
        k_1_reg_192 = ap_const_lv32_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln106_reg_701_pp0_iter2_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        k_1_reg_192 = k_fu_415_p2.read().range(63, 32);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_reg_814.read()))) {
        reg_313 = w_digits_data_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_reg_769.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln106_reg_701_pp0_iter2_reg.read())))) {
        reg_313 = w_digits_data_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
        tmp5_0_reg_262 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_reg_814_pp2_iter1_reg.read()))) {
        tmp5_0_reg_262 = tmp_2_fu_603_p2.read().range(33, 32);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
        tmp_0_reg_227 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_reg_769_pp1_iter1_reg.read()))) {
        tmp_0_reg_227 = tmp_fu_512_p2.read().range(33, 32);
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state19.read())) {
        w_tmp_bits_0_reg_250 = tmp_0_reg_227.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(icmp_ln124_fu_352_p2.read(), ap_const_lv1_1))) {
        w_tmp_bits_0_reg_250 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read())) {
        w_tmp_bits_1_reg_296 = add_ln150_fu_636_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln138_fu_545_p2.read()))) {
        w_tmp_bits_1_reg_296 = zext_ln138_fu_541_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln106_reg_705 = add_ln106_fu_363_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln106_reg_701.read(), ap_const_lv1_0))) {
        add_ln109_reg_715 = add_ln109_fu_374_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        add_ln109_reg_715_pp0_iter1_reg = add_ln109_reg_715.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln106_reg_701_pp0_iter2_reg.read()))) {
        add_ln111_reg_740 = add_ln111_fu_402_p2.read();
        trunc_ln111_reg_745 = trunc_ln111_fu_407_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_reg_769.read()))) {
        add_ln132_reg_794 = add_ln132_fu_495_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_reg_814.read()))) {
        add_ln146_reg_839 = add_ln146_fu_586_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln106_reg_701 = icmp_ln106_fu_357_p2.read();
        icmp_ln106_reg_701_pp0_iter1_reg = icmp_ln106_reg_701.read();
        icmp_ln106_reg_701_pp0_iter2_reg = icmp_ln106_reg_701_pp0_iter1_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        icmp_ln116_reg_755 = icmp_ln116_fu_436_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln128_reg_769 = icmp_ln128_fu_459_p2.read();
        icmp_ln128_reg_769_pp1_iter1_reg = icmp_ln128_reg_769.read();
        w_digits_data_addr_2_reg_783_pp1_iter1_reg = w_digits_data_addr_2_reg_783.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln142_reg_814 = icmp_ln142_fu_550_p2.read();
        icmp_ln142_reg_814_pp2_iter1_reg = icmp_ln142_reg_814.read();
        w_digits_data_addr_4_reg_828_pp2_iter1_reg = w_digits_data_addr_4_reg_828.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        j_2_reg_687 = j_2_fu_341_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln106_reg_701_pp0_iter1_reg.read()))) {
        mul_ln111_reg_730 = grp_fu_388_p2.read();
        w_digits_data_addr_1_reg_735 =  (sc_lv<4>) (zext_ln111_5_fu_394_p1.read());
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln106_reg_701.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_reg_769.read())))) {
        reg_305 = u_digits_data_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln106_reg_701.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_reg_814.read())))) {
        reg_309 = v_digits_data_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln103_fu_335_p2.read()))) {
        v_digits_data_addr_reg_692 =  (sc_lv<3>) (zext_ln111_3_fu_347_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_459_p2.read()))) {
        w_digits_data_addr_2_reg_783 =  (sc_lv<4>) (zext_ln132_1_fu_476_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln116_fu_436_p2.read()))) {
        w_digits_data_addr_3_reg_759 =  (sc_lv<4>) (zext_ln118_fu_448_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_550_p2.read()))) {
        w_digits_data_addr_4_reg_828 =  (sc_lv<4>) (zext_ln146_1_fu_567_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        w_digits_data_load_reg_764 = w_digits_data_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        zext_ln138_reg_804 = zext_ln138_fu_541_p1.read();
    }
}

void mul_I_O::thread_add_ln106_fu_363_p2() {
    add_ln106_fu_363_p2 = (!ap_phi_mux_i_0_phi_fu_208_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i_0_phi_fu_208_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_add_ln109_fu_374_p2() {
    add_ln109_fu_374_p2 = (!i_0_reg_204.read().is_01() || !j1_0_reg_180.read().is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_reg_204.read()) + sc_biguint<4>(j1_0_reg_180.read()));
}

void mul_I_O::thread_add_ln111_fu_402_p2() {
    add_ln111_fu_402_p2 = (!zext_ln106_fu_398_p1.read().is_01() || !mul_ln111_reg_730.read().is_01())? sc_lv<64>(): (sc_biguint<64>(zext_ln106_fu_398_p1.read()) + sc_biguint<64>(mul_ln111_reg_730.read()));
}

void mul_I_O::thread_add_ln112_fu_420_p2() {
    add_ln112_fu_420_p2 = (!trunc_ln111_reg_745.read().is_01() || !reg_313.read().is_01())? sc_lv<32>(): (sc_biguint<32>(trunc_ln111_reg_745.read()) + sc_biguint<32>(reg_313.read()));
}

void mul_I_O::thread_add_ln119_fu_453_p2() {
    add_ln119_fu_453_p2 = (!w_digits_data_load_reg_764.read().is_01() || !k_1_reg_192.read().is_01())? sc_lv<32>(): (sc_biguint<32>(w_digits_data_load_reg_764.read()) + sc_biguint<32>(k_1_reg_192.read()));
}

void mul_I_O::thread_add_ln132_fu_495_p2() {
    add_ln132_fu_495_p2 = (!zext_ln132_fu_487_p1.read().is_01() || !zext_ln131_1_fu_491_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(zext_ln132_fu_487_p1.read()) + sc_biguint<33>(zext_ln131_1_fu_491_p1.read()));
}

void mul_I_O::thread_add_ln133_1_fu_518_p2() {
    add_ln133_1_fu_518_p2 = (!reg_313.read().is_01() || !zext_ln131_2_fu_505_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(reg_313.read()) + sc_biguint<32>(zext_ln131_2_fu_505_p1.read()));
}

void mul_I_O::thread_add_ln146_fu_586_p2() {
    add_ln146_fu_586_p2 = (!zext_ln146_fu_578_p1.read().is_01() || !zext_ln145_1_fu_582_p1.read().is_01())? sc_lv<33>(): (sc_biguint<33>(zext_ln146_fu_578_p1.read()) + sc_biguint<33>(zext_ln145_1_fu_582_p1.read()));
}

void mul_I_O::thread_add_ln147_1_fu_609_p2() {
    add_ln147_1_fu_609_p2 = (!reg_313.read().is_01() || !zext_ln145_2_fu_596_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(reg_313.read()) + sc_biguint<32>(zext_ln145_2_fu_596_p1.read()));
}

void mul_I_O::thread_add_ln147_fu_615_p2() {
    add_ln147_fu_615_p2 = (!add_ln147_1_fu_609_p2.read().is_01() || !reg_309.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln147_1_fu_609_p2.read()) + sc_biguint<32>(reg_309.read()));
}

void mul_I_O::thread_add_ln150_fu_636_p2() {
    add_ln150_fu_636_p2 = (!zext_ln138_reg_804.read().is_01() || !zext_ln150_fu_632_p1.read().is_01())? sc_lv<3>(): (sc_biguint<3>(zext_ln138_reg_804.read()) + sc_biguint<3>(zext_ln150_fu_632_p1.read()));
}

void mul_I_O::thread_add_ln152_fu_657_p2() {
    add_ln152_fu_657_p2 = (!zext_ln152_fu_641_p1.read().is_01() || !mul_ln152_fu_651_p2.read().is_01())? sc_lv<4>(): (sc_biguint<4>(zext_ln152_fu_641_p1.read()) + sc_biguint<4>(mul_ln152_fu_651_p2.read()));
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[4];
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[5];
}

void mul_I_O::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[9];
}

void mul_I_O::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[12];
}

void mul_I_O::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void mul_I_O::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[6];
}

void mul_I_O::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[7];
}

void mul_I_O::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[8];
}

void mul_I_O::thread_ap_CS_fsm_state19() {
    ap_CS_fsm_state19 = ap_CS_fsm.read()[10];
}

void mul_I_O::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void mul_I_O::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[11];
}

void mul_I_O::thread_ap_CS_fsm_state24() {
    ap_CS_fsm_state24 = ap_CS_fsm.read()[13];
}

void mul_I_O::thread_ap_CS_fsm_state25() {
    ap_CS_fsm_state25 = ap_CS_fsm.read()[14];
}

void mul_I_O::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void mul_I_O::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state10_pp0_stage0_iter2() {
    ap_block_state10_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state11_pp0_stage1_iter2() {
    ap_block_state11_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state12_pp0_stage2_iter2() {
    ap_block_state12_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state16_pp1_stage0_iter0() {
    ap_block_state16_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state17_pp1_stage0_iter1() {
    ap_block_state17_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state18_pp1_stage0_iter2() {
    ap_block_state18_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state21_pp2_stage0_iter0() {
    ap_block_state21_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state22_pp2_stage0_iter1() {
    ap_block_state22_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state23_pp2_stage0_iter2() {
    ap_block_state23_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state5_pp0_stage1_iter0() {
    ap_block_state5_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state6_pp0_stage2_iter0() {
    ap_block_state6_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln106_fu_357_p2.read())) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_condition_pp1_exit_iter0_state16() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln128_fu_459_p2.read())) {
        ap_condition_pp1_exit_iter0_state16 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state16 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_condition_pp2_exit_iter0_state21() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln142_fu_550_p2.read())) {
        ap_condition_pp2_exit_iter0_state21 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state21 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_phi_mux_i_0_phi_fu_208_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln106_reg_701.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_phi_fu_208_p4 = add_ln106_reg_705.read();
    } else {
        ap_phi_mux_i_0_phi_fu_208_p4 = i_0_reg_204.read();
    }
}

void mul_I_O::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        ap_return = add_ln152_fu_657_p2.read();
    } else {
        ap_return = ap_return_preg.read();
    }
}

void mul_I_O::thread_grp_fu_388_p0() {
    grp_fu_388_p0 =  (sc_lv<32>) (grp_fu_388_p00.read());
}

void mul_I_O::thread_grp_fu_388_p00() {
    grp_fu_388_p00 = esl_zext<64,32>(reg_305.read());
}

void mul_I_O::thread_grp_fu_388_p1() {
    grp_fu_388_p1 =  (sc_lv<32>) (grp_fu_388_p10.read());
}

void mul_I_O::thread_grp_fu_388_p10() {
    grp_fu_388_p10 = esl_zext<64,32>(reg_309.read());
}

void mul_I_O::thread_i_1_fu_556_p2() {
    i_1_fu_556_p2 = (!i6_0_reg_274.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i6_0_reg_274.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_i_fu_465_p2() {
    i_fu_465_p2 = (!i2_0_reg_216.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i2_0_reg_216.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_icmp_ln100_fu_318_p2() {
    icmp_ln100_fu_318_p2 = (!j_0_reg_169.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(j_0_reg_169.read() == ap_const_lv5_10);
}

void mul_I_O::thread_icmp_ln103_fu_335_p2() {
    icmp_ln103_fu_335_p2 = (!j1_0_reg_180.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(j1_0_reg_180.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln106_fu_357_p2() {
    icmp_ln106_fu_357_p2 = (!ap_phi_mux_i_0_phi_fu_208_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_phi_fu_208_p4.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln116_fu_436_p2() {
    icmp_ln116_fu_436_p2 = (!k_1_reg_192.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(k_1_reg_192.read() == ap_const_lv32_0);
}

void mul_I_O::thread_icmp_ln124_fu_352_p2() {
    icmp_ln124_fu_352_p2 = (!v_tmp_bits_read.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(v_tmp_bits_read.read() == ap_const_lv2_0);
}

void mul_I_O::thread_icmp_ln128_fu_459_p2() {
    icmp_ln128_fu_459_p2 = (!i2_0_reg_216.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i2_0_reg_216.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln138_fu_545_p2() {
    icmp_ln138_fu_545_p2 = (!u_tmp_bits_read.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(u_tmp_bits_read.read() == ap_const_lv2_0);
}

void mul_I_O::thread_icmp_ln142_fu_550_p2() {
    icmp_ln142_fu_550_p2 = (!i6_0_reg_274.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i6_0_reg_274.read() == ap_const_lv4_8);
}

void mul_I_O::thread_j_1_fu_481_p2() {
    j_1_fu_481_p2 = (!j3_0_reg_239.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j3_0_reg_239.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_j_2_fu_341_p2() {
    j_2_fu_341_p2 = (!j1_0_reg_180.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(j1_0_reg_180.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_j_3_fu_572_p2() {
    j_3_fu_572_p2 = (!j7_0_reg_285.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j7_0_reg_285.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_j_fu_324_p2() {
    j_fu_324_p2 = (!j_0_reg_169.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j_0_reg_169.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_k_fu_415_p2() {
    k_fu_415_p2 = (!zext_ln111_2_fu_411_p1.read().is_01() || !add_ln111_reg_740.read().is_01())? sc_lv<64>(): (sc_biguint<64>(zext_ln111_2_fu_411_p1.read()) + sc_biguint<64>(add_ln111_reg_740.read()));
}

void mul_I_O::thread_mul_ln152_fu_651_p0() {
    mul_ln152_fu_651_p0 =  (sc_lv<2>) (mul_ln152_fu_651_p00.read());
}

void mul_I_O::thread_mul_ln152_fu_651_p00() {
    mul_ln152_fu_651_p00 = esl_zext<4,2>(v_tmp_bits_read.read());
}

void mul_I_O::thread_mul_ln152_fu_651_p1() {
    mul_ln152_fu_651_p1 =  (sc_lv<2>) (mul_ln152_fu_651_p10.read());
}

void mul_I_O::thread_mul_ln152_fu_651_p10() {
    mul_ln152_fu_651_p10 = esl_zext<4,2>(u_tmp_bits_read.read());
}

void mul_I_O::thread_mul_ln152_fu_651_p2() {
    mul_ln152_fu_651_p2 = (!mul_ln152_fu_651_p0.read().is_01() || !mul_ln152_fu_651_p1.read().is_01())? sc_lv<4>(): sc_biguint<2>(mul_ln152_fu_651_p0.read()) * sc_biguint<2>(mul_ln152_fu_651_p1.read());
}

void mul_I_O::thread_tmp_2_fu_603_p2() {
    tmp_2_fu_603_p2 = (!zext_ln146_2_fu_600_p1.read().is_01() || !zext_ln142_fu_592_p1.read().is_01())? sc_lv<34>(): (sc_biguint<34>(zext_ln146_2_fu_600_p1.read()) + sc_biguint<34>(zext_ln142_fu_592_p1.read()));
}

void mul_I_O::thread_tmp_fu_512_p2() {
    tmp_fu_512_p2 = (!zext_ln132_2_fu_509_p1.read().is_01() || !zext_ln128_fu_501_p1.read().is_01())? sc_lv<34>(): (sc_biguint<34>(zext_ln132_2_fu_509_p1.read()) + sc_biguint<34>(zext_ln128_fu_501_p1.read()));
}

void mul_I_O::thread_trunc_ln111_fu_407_p1() {
    trunc_ln111_fu_407_p1 = add_ln111_fu_402_p2.read().range(32-1, 0);
}

void mul_I_O::thread_u_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        u_digits_data_address0 =  (sc_lv<3>) (zext_ln131_fu_471_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        u_digits_data_address0 =  (sc_lv<3>) (zext_ln111_4_fu_369_p1.read());
    } else {
        u_digits_data_address0 = "XXX";
    }
}

void mul_I_O::thread_u_digits_data_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())))) {
        u_digits_data_ce0 = ap_const_logic_1;
    } else {
        u_digits_data_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_v_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        v_digits_data_address0 =  (sc_lv<3>) (zext_ln145_fu_562_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        v_digits_data_address0 = v_digits_data_addr_reg_692.read();
    } else {
        v_digits_data_address0 = "XXX";
    }
}

void mul_I_O::thread_v_digits_data_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        v_digits_data_ce0 = ap_const_logic_1;
    } else {
        v_digits_data_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_address0 = w_digits_data_addr_4_reg_828_pp2_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_address0 =  (sc_lv<4>) (zext_ln132_1_fu_476_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        w_digits_data_address0 = w_digits_data_addr_3_reg_759.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        w_digits_data_address0 =  (sc_lv<4>) (zext_ln118_fu_448_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        w_digits_data_address0 = w_digits_data_addr_1_reg_735.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_address0 =  (sc_lv<4>) (zext_ln111_5_fu_394_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_address0 =  (sc_lv<4>) (zext_ln100_fu_330_p1.read());
    } else {
        w_digits_data_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void mul_I_O::thread_w_digits_data_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_address1 =  (sc_lv<4>) (zext_ln146_1_fu_567_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_address1 = w_digits_data_addr_2_reg_783_pp1_iter1_reg.read();
    } else {
        w_digits_data_address1 =  (sc_lv<4>) ("XXXX");
    }
}

void mul_I_O::thread_w_digits_data_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        w_digits_data_ce0 = ap_const_logic_1;
    } else {
        w_digits_data_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_ce1() {
    if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        w_digits_data_ce1 = ap_const_logic_1;
    } else {
        w_digits_data_ce1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_d0 = add_ln147_fu_615_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        w_digits_data_d0 = add_ln119_fu_453_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        w_digits_data_d0 = add_ln112_fu_420_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_d0 = ap_const_lv32_0;
    } else {
        w_digits_data_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void mul_I_O::thread_w_digits_data_d1() {
    w_digits_data_d1 = (!add_ln133_1_fu_518_p2.read().is_01() || !reg_305.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln133_1_fu_518_p2.read()) + sc_biguint<32>(reg_305.read()));
}

void mul_I_O::thread_w_digits_data_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln106_reg_701_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_reg_814_pp2_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln100_fu_318_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln116_reg_755.read())))) {
        w_digits_data_we0 = ap_const_logic_1;
    } else {
        w_digits_data_we0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_reg_769_pp1_iter1_reg.read()))) {
        w_digits_data_we1 = ap_const_logic_1;
    } else {
        w_digits_data_we1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_xor_ln118_fu_442_p2() {
    xor_ln118_fu_442_p2 = (j1_0_reg_180.read() ^ ap_const_lv4_8);
}

void mul_I_O::thread_zext_ln100_fu_330_p1() {
    zext_ln100_fu_330_p1 = esl_zext<64,5>(j_0_reg_169.read());
}

void mul_I_O::thread_zext_ln106_fu_398_p1() {
    zext_ln106_fu_398_p1 = esl_zext<64,32>(k_1_reg_192.read());
}

void mul_I_O::thread_zext_ln111_2_fu_411_p1() {
    zext_ln111_2_fu_411_p1 = esl_zext<64,32>(reg_313.read());
}

void mul_I_O::thread_zext_ln111_3_fu_347_p1() {
    zext_ln111_3_fu_347_p1 = esl_zext<64,4>(j1_0_reg_180.read());
}

void mul_I_O::thread_zext_ln111_4_fu_369_p1() {
    zext_ln111_4_fu_369_p1 = esl_zext<64,4>(ap_phi_mux_i_0_phi_fu_208_p4.read());
}

void mul_I_O::thread_zext_ln111_5_fu_394_p1() {
    zext_ln111_5_fu_394_p1 = esl_zext<64,4>(add_ln109_reg_715_pp0_iter1_reg.read());
}

void mul_I_O::thread_zext_ln118_fu_448_p1() {
    zext_ln118_fu_448_p1 = esl_zext<64,4>(xor_ln118_fu_442_p2.read());
}

void mul_I_O::thread_zext_ln128_fu_501_p1() {
    zext_ln128_fu_501_p1 = esl_zext<34,2>(tmp_0_reg_227.read());
}

void mul_I_O::thread_zext_ln131_1_fu_491_p1() {
    zext_ln131_1_fu_491_p1 = esl_zext<33,32>(w_digits_data_q0.read());
}

void mul_I_O::thread_zext_ln131_2_fu_505_p1() {
    zext_ln131_2_fu_505_p1 = esl_zext<32,2>(tmp_0_reg_227.read());
}

void mul_I_O::thread_zext_ln131_fu_471_p1() {
    zext_ln131_fu_471_p1 = esl_zext<64,4>(i2_0_reg_216.read());
}

void mul_I_O::thread_zext_ln132_1_fu_476_p1() {
    zext_ln132_1_fu_476_p1 = esl_zext<64,5>(j3_0_reg_239.read());
}

void mul_I_O::thread_zext_ln132_2_fu_509_p1() {
    zext_ln132_2_fu_509_p1 = esl_zext<34,33>(add_ln132_reg_794.read());
}

void mul_I_O::thread_zext_ln132_fu_487_p1() {
    zext_ln132_fu_487_p1 = esl_zext<33,32>(u_digits_data_q0.read());
}

void mul_I_O::thread_zext_ln138_fu_541_p1() {
    zext_ln138_fu_541_p1 = esl_zext<3,2>(w_tmp_bits_0_reg_250.read());
}

void mul_I_O::thread_zext_ln142_fu_592_p1() {
    zext_ln142_fu_592_p1 = esl_zext<34,2>(tmp5_0_reg_262.read());
}

void mul_I_O::thread_zext_ln145_1_fu_582_p1() {
    zext_ln145_1_fu_582_p1 = esl_zext<33,32>(w_digits_data_q1.read());
}

void mul_I_O::thread_zext_ln145_2_fu_596_p1() {
    zext_ln145_2_fu_596_p1 = esl_zext<32,2>(tmp5_0_reg_262.read());
}

void mul_I_O::thread_zext_ln145_fu_562_p1() {
    zext_ln145_fu_562_p1 = esl_zext<64,4>(i6_0_reg_274.read());
}

void mul_I_O::thread_zext_ln146_1_fu_567_p1() {
    zext_ln146_1_fu_567_p1 = esl_zext<64,5>(j7_0_reg_285.read());
}

void mul_I_O::thread_zext_ln146_2_fu_600_p1() {
    zext_ln146_2_fu_600_p1 = esl_zext<34,33>(add_ln146_reg_839.read());
}

void mul_I_O::thread_zext_ln146_fu_578_p1() {
    zext_ln146_fu_578_p1 = esl_zext<33,32>(v_digits_data_q0.read());
}

void mul_I_O::thread_zext_ln150_fu_632_p1() {
    zext_ln150_fu_632_p1 = esl_zext<3,2>(tmp5_0_reg_262.read());
}

void mul_I_O::thread_zext_ln152_fu_641_p1() {
    zext_ln152_fu_641_p1 = esl_zext<4,3>(w_tmp_bits_1_reg_296.read());
}

void mul_I_O::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln100_fu_318_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln124_fu_352_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln103_fu_335_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(icmp_ln124_fu_352_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln106_fu_357_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln106_fu_357_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln116_fu_436_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_state14;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state15;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 512 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln128_fu_459_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln128_fu_459_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state19;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state20;
            break;
        case 2048 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln138_fu_545_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state25;
            }
            break;
        case 4096 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln142_fu_550_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln142_fu_550_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state24;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state25;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<15>) ("XXXXXXXXXXXXXXX");
            break;
    }
}

}

