`timescale 1ns / 1ps
`include defines.v
/********************************************************************* 
* Module: ALU_Control_Unit.v 
* Project: RISV_Processor 
* Author:   Dalia Elnagar - daliawk@aucegypt.edu
*           Kareem A. Mohammed Talaat - kareemamr213@aucegypt.edu
*           Kirolos M. Mikhail - kirolosmorcos237@aucegypt.edu
* 
* Description: The control of the ALU (gives out ALU controls)
*
* Change history: 10/25/21 â€“ Modified file to follow code guidelines 
*                 10/29/21 - Modified to add the rest of the RV32I Instructions
* 
**********************************************************************/ 


module ALU_Control_Unit(
input [1:0] ALUOp,
input [31:0] inst, 
output reg [3:0] ALU_selection
);

    always @(*)
    begin
    case(ALUOp)
    2'b00: 
        begin
            ALU_selection = 4'b0010;
        end
    2'b01: 
        begin
            ALU_selection = ALU_SUB;
        end   
    2'b10:
        begin
        case(inst[14:12])

            3'b000:
            begin
                if(inst[30] == 1)
                    ALU_selection = ALU_SUB;
                else if(inst[30] == 0)
                    ALU_selection = ALU_ADD;
            end

            3'b001:
            begin
                ALU_selection = ALU_SLL;
            end

            3'b010:
            begin
                ALU_selection = ALU_SLT;
            end

            3'b011:
            begin
                ALU_selection = ALU_SLTU;
            end

            3'b100:
            begin
                ALU_selection = ALU_XOR;
            end

            3'b101:
            begin
                if (inst[30])
                    ALU_selection = ALU_SRA;
                else
                    ALU_selection = ALU_SRL;
            end

            3'b110:
            begin
                ALU_selection = ALU_OR;
            end

            3'b111: 
            begin
                ALU_selection = ALU_AND;
            end
        endcase     
        end
    default: ALU_selection = ALU_PASS;
    endcase          
    end

endmodule
