#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1afe5c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1add160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1afff30 .functor NOT 1, L_0x1b363d0, C4<0>, C4<0>, C4<0>;
L_0x1b35aa0 .functor XOR 5, L_0x1b36090, L_0x1b36130, C4<00000>, C4<00000>;
L_0x1b362c0 .functor XOR 5, L_0x1b35aa0, L_0x1b36220, C4<00000>, C4<00000>;
v0x1b23000_0 .net *"_ivl_10", 4 0, L_0x1b36220;  1 drivers
v0x1b23100_0 .net *"_ivl_12", 4 0, L_0x1b362c0;  1 drivers
v0x1b231e0_0 .net *"_ivl_2", 4 0, L_0x1b35ff0;  1 drivers
v0x1b232a0_0 .net *"_ivl_4", 4 0, L_0x1b36090;  1 drivers
v0x1b23380_0 .net *"_ivl_6", 4 0, L_0x1b36130;  1 drivers
v0x1b234b0_0 .net *"_ivl_8", 4 0, L_0x1b35aa0;  1 drivers
v0x1b23590_0 .var "clk", 0 0;
v0x1b23630_0 .var/2u "stats1", 159 0;
v0x1b236f0_0 .var/2u "strobe", 0 0;
v0x1b237b0_0 .net "sum_dut", 4 0, L_0x1b35c50;  1 drivers
v0x1b23870_0 .net "sum_ref", 4 0, L_0x1b23f80;  1 drivers
v0x1b23910_0 .net "tb_match", 0 0, L_0x1b363d0;  1 drivers
v0x1b239b0_0 .net "tb_mismatch", 0 0, L_0x1afff30;  1 drivers
v0x1b23a70_0 .net "x", 3 0, v0x1b20040_0;  1 drivers
v0x1b23b30_0 .net "y", 3 0, v0x1b20100_0;  1 drivers
L_0x1b35ff0 .concat [ 5 0 0 0], L_0x1b23f80;
L_0x1b36090 .concat [ 5 0 0 0], L_0x1b23f80;
L_0x1b36130 .concat [ 5 0 0 0], L_0x1b35c50;
L_0x1b36220 .concat [ 5 0 0 0], L_0x1b23f80;
L_0x1b363d0 .cmp/eeq 5, L_0x1b35ff0, L_0x1b362c0;
S_0x1ade890 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1add160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ae7540_0 .net *"_ivl_0", 4 0, L_0x1b23c70;  1 drivers
L_0x7f3983b12018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aeaa50_0 .net *"_ivl_3", 0 0, L_0x7f3983b12018;  1 drivers
v0x1ae91b0_0 .net *"_ivl_4", 4 0, L_0x1b23e00;  1 drivers
L_0x7f3983b12060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ae78e0_0 .net *"_ivl_7", 0 0, L_0x7f3983b12060;  1 drivers
v0x1b1f9d0_0 .net "sum", 4 0, L_0x1b23f80;  alias, 1 drivers
v0x1b1fb00_0 .net "x", 3 0, v0x1b20040_0;  alias, 1 drivers
v0x1b1fbe0_0 .net "y", 3 0, v0x1b20100_0;  alias, 1 drivers
L_0x1b23c70 .concat [ 4 1 0 0], v0x1b20040_0, L_0x7f3983b12018;
L_0x1b23e00 .concat [ 4 1 0 0], v0x1b20100_0, L_0x7f3983b12060;
L_0x1b23f80 .arith/sum 5, L_0x1b23c70, L_0x1b23e00;
S_0x1b1fd40 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1add160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b1ff60_0 .net "clk", 0 0, v0x1b23590_0;  1 drivers
v0x1b20040_0 .var "x", 3 0;
v0x1b20100_0 .var "y", 3 0;
E_0x1af09a0/0 .event negedge, v0x1b1ff60_0;
E_0x1af09a0/1 .event posedge, v0x1b1ff60_0;
E_0x1af09a0 .event/or E_0x1af09a0/0, E_0x1af09a0/1;
S_0x1b201e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1add160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f3983b120a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b22790_0 .net/2s *"_ivl_4", 31 0, L_0x7f3983b120a8;  1 drivers
v0x1b22890_0 .net *"_ivl_47", 0 0, L_0x1b35f00;  1 drivers
v0x1b22970_0 .net "carry", 3 0, L_0x1b35b10;  1 drivers
v0x1b22a30_0 .net "sum", 4 0, L_0x1b35c50;  alias, 1 drivers
v0x1b22b10_0 .net "x", 3 0, v0x1b20040_0;  alias, 1 drivers
v0x1b22c70_0 .net "y", 3 0, v0x1b20100_0;  alias, 1 drivers
L_0x1b24470 .part v0x1b20040_0, 0, 1;
L_0x1b24510 .part v0x1b20100_0, 0, 1;
L_0x1b345c0 .part L_0x7f3983b120a8, 0, 1;
L_0x1b34af0 .part v0x1b20040_0, 1, 1;
L_0x1b34bc0 .part v0x1b20100_0, 1, 1;
L_0x1b34c60 .part L_0x1b35b10, 0, 1;
L_0x1b35120 .part v0x1b20040_0, 2, 1;
L_0x1b351c0 .part v0x1b20100_0, 2, 1;
L_0x1b352b0 .part L_0x1b35b10, 1, 1;
L_0x1b35750 .part v0x1b20040_0, 3, 1;
L_0x1b35850 .part v0x1b20100_0, 3, 1;
L_0x1b35a00 .part L_0x1b35b10, 2, 1;
L_0x1b35b10 .concat8 [ 1 1 1 1], L_0x1b24330, L_0x1b349b0, L_0x1b34fe0, L_0x1b35610;
LS_0x1b35c50_0_0 .concat8 [ 1 1 1 1], L_0x1b24130, L_0x1b34780, L_0x1b34db0, L_0x1b35410;
LS_0x1b35c50_0_4 .concat8 [ 1 0 0 0], L_0x1b35f00;
L_0x1b35c50 .concat8 [ 4 1 0 0], LS_0x1b35c50_0_0, LS_0x1b35c50_0_4;
L_0x1b35f00 .part L_0x1b35b10, 3, 1;
S_0x1b203c0 .scope module, "fa0" "full_adder" 4 11, 4 20 0, S_0x1b201e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b24020 .functor XOR 1, L_0x1b24470, L_0x1b24510, C4<0>, C4<0>;
L_0x1b24130 .functor XOR 1, L_0x1b345c0, L_0x1b24020, C4<0>, C4<0>;
L_0x1b24220 .functor OR 1, L_0x1b24470, L_0x1b24510, C4<0>, C4<0>;
L_0x1b24330 .functor AND 1, L_0x1b345c0, L_0x1b24220, C4<1>, C4<1>;
v0x1b20650_0 .net "a", 0 0, L_0x1b24470;  1 drivers
v0x1b20730_0 .net "b", 0 0, L_0x1b24510;  1 drivers
v0x1b207f0_0 .net "cin", 0 0, L_0x1b345c0;  1 drivers
v0x1b208c0_0 .net "cout", 0 0, L_0x1b24330;  1 drivers
v0x1b20980_0 .net "s", 0 0, L_0x1b24130;  1 drivers
v0x1b20a90_0 .net "s1", 0 0, L_0x1b24020;  1 drivers
v0x1b20b50_0 .net "s2", 0 0, L_0x1b24220;  1 drivers
S_0x1b20cb0 .scope module, "fa1" "full_adder" 4 12, 4 20 0, S_0x1b201e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b346b0 .functor XOR 1, L_0x1b34af0, L_0x1b34bc0, C4<0>, C4<0>;
L_0x1b34780 .functor XOR 1, L_0x1b34c60, L_0x1b346b0, C4<0>, C4<0>;
L_0x1b348a0 .functor OR 1, L_0x1b34af0, L_0x1b34bc0, C4<0>, C4<0>;
L_0x1b349b0 .functor AND 1, L_0x1b34c60, L_0x1b348a0, C4<1>, C4<1>;
v0x1b20f60_0 .net "a", 0 0, L_0x1b34af0;  1 drivers
v0x1b21020_0 .net "b", 0 0, L_0x1b34bc0;  1 drivers
v0x1b210e0_0 .net "cin", 0 0, L_0x1b34c60;  1 drivers
v0x1b211b0_0 .net "cout", 0 0, L_0x1b349b0;  1 drivers
v0x1b21270_0 .net "s", 0 0, L_0x1b34780;  1 drivers
v0x1b21380_0 .net "s1", 0 0, L_0x1b346b0;  1 drivers
v0x1b21440_0 .net "s2", 0 0, L_0x1b348a0;  1 drivers
S_0x1b215a0 .scope module, "fa2" "full_adder" 4 13, 4 20 0, S_0x1b201e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b34d40 .functor XOR 1, L_0x1b35120, L_0x1b351c0, C4<0>, C4<0>;
L_0x1b34db0 .functor XOR 1, L_0x1b352b0, L_0x1b34d40, C4<0>, C4<0>;
L_0x1b34ed0 .functor OR 1, L_0x1b35120, L_0x1b351c0, C4<0>, C4<0>;
L_0x1b34fe0 .functor AND 1, L_0x1b352b0, L_0x1b34ed0, C4<1>, C4<1>;
v0x1b21860_0 .net "a", 0 0, L_0x1b35120;  1 drivers
v0x1b21920_0 .net "b", 0 0, L_0x1b351c0;  1 drivers
v0x1b219e0_0 .net "cin", 0 0, L_0x1b352b0;  1 drivers
v0x1b21ab0_0 .net "cout", 0 0, L_0x1b34fe0;  1 drivers
v0x1b21b70_0 .net "s", 0 0, L_0x1b34db0;  1 drivers
v0x1b21c80_0 .net "s1", 0 0, L_0x1b34d40;  1 drivers
v0x1b21d40_0 .net "s2", 0 0, L_0x1b34ed0;  1 drivers
S_0x1b21ea0 .scope module, "fa3" "full_adder" 4 14, 4 20 0, S_0x1b201e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b353a0 .functor XOR 1, L_0x1b35750, L_0x1b35850, C4<0>, C4<0>;
L_0x1b35410 .functor XOR 1, L_0x1b35a00, L_0x1b353a0, C4<0>, C4<0>;
L_0x1b35500 .functor OR 1, L_0x1b35750, L_0x1b35850, C4<0>, C4<0>;
L_0x1b35610 .functor AND 1, L_0x1b35a00, L_0x1b35500, C4<1>, C4<1>;
v0x1b22130_0 .net "a", 0 0, L_0x1b35750;  1 drivers
v0x1b22210_0 .net "b", 0 0, L_0x1b35850;  1 drivers
v0x1b222d0_0 .net "cin", 0 0, L_0x1b35a00;  1 drivers
v0x1b223a0_0 .net "cout", 0 0, L_0x1b35610;  1 drivers
v0x1b22460_0 .net "s", 0 0, L_0x1b35410;  1 drivers
v0x1b22570_0 .net "s1", 0 0, L_0x1b353a0;  1 drivers
v0x1b22630_0 .net "s2", 0 0, L_0x1b35500;  1 drivers
S_0x1b22e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1add160;
 .timescale -12 -12;
E_0x1af0da0 .event anyedge, v0x1b236f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b236f0_0;
    %nor/r;
    %assign/vec4 v0x1b236f0_0, 0;
    %wait E_0x1af0da0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b1fd40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af09a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b20100_0, 0;
    %assign/vec4 v0x1b20040_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1add160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b23590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b236f0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1add160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b23590_0;
    %inv;
    %store/vec4 v0x1b23590_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1add160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b1ff60_0, v0x1b239b0_0, v0x1b23a70_0, v0x1b23b30_0, v0x1b23870_0, v0x1b237b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1add160;
T_5 ;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1add160;
T_6 ;
    %wait E_0x1af09a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b23630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b23630_0, 4, 32;
    %load/vec4 v0x1b23910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b23630_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b23630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b23630_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b23870_0;
    %load/vec4 v0x1b23870_0;
    %load/vec4 v0x1b237b0_0;
    %xor;
    %load/vec4 v0x1b23870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b23630_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b23630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b23630_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response12/top_module.sv";
