20:19:14 INFO  : Registering command handlers for SDK TCF services
20:19:15 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
20:19:21 INFO  : XSCT server has started successfully.
20:19:21 INFO  : Successfully done setting XSCT server connection channel  
20:19:21 INFO  : Successfully done setting SDK workspace  
20:19:21 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
20:21:18 INFO  : Refreshed build settings on project pwm_led
20:23:35 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\FSBL\bootimage\BOOT.bin
20:23:35 INFO  : Creating new bif file D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\FSBL\bootimage\FSBL.bif
20:23:38 INFO  : Bootgen command execution is done.
21:24:05 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\FSBL\bootimage\BOOT.bin -w on
21:24:07 INFO  : Bootgen command execution is done.
08:37:46 INFO  : Registering command handlers for SDK TCF services
08:37:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
08:37:52 INFO  : XSCT server has started successfully.
08:38:00 INFO  : Successfully done setting XSCT server connection channel  
08:38:00 INFO  : Successfully done setting SDK workspace  
08:38:00 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
08:38:00 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
08:43:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678668166349,  Project:1678623313438
08:43:07 INFO  : Project led_ctrl_hw_platform_0's source hardware specification located at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:43:08 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
08:43:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:43:47 INFO  : 
08:43:48 INFO  : Updating hardware inferred compiler options for FSBL.
08:43:48 INFO  : Updating hardware inferred compiler options for pwm_led.
08:43:49 INFO  : Clearing existing target manager status.
08:44:54 INFO  : No changes in MSS file content so not generating sources.
08:45:26 INFO  : Invoking Bootgen: bootgen -image pwm_led.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\pwm_led\bootimage\BOOT.bin
08:45:26 INFO  : Creating new bif file D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\pwm_led\bootimage\pwm_led.bif
08:45:28 INFO  : Bootgen command execution is done.
09:00:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1678669183324,  Project:1678668166349
09:00:01 INFO  : Project led_ctrl_hw_platform_0's source hardware specification located at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:00:03 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
09:00:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:00:09 INFO  : 
09:00:10 INFO  : Updating hardware inferred compiler options for FSBL.
09:00:11 INFO  : Updating hardware inferred compiler options for pwm_led.
09:00:11 INFO  : Clearing existing target manager status.
09:00:21 INFO  : No changes in MSS file content so not generating sources.
09:00:58 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\FSBL\bootimage\BOOT.bin -w on
09:01:00 INFO  : Bootgen command execution is done.
09:01:45 INFO  : Invoking Bootgen: bootgen -image pwm_led.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\pwm_led\bootimage\BOOT.bin -w on
09:01:47 INFO  : Bootgen command execution is done.
09:34:35 INFO  : No changes in MSS file content so not generating sources.
09:36:06 INFO  : No changes in MSS file content so not generating sources.
09:37:06 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\FSBL\bootimage\BOOT.bin -w on
09:37:08 INFO  : Bootgen command execution is done.
09:37:28 INFO  : Invoking Bootgen: bootgen -image pwm_led.bif -arch zynq -o D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\pwm_led\bootimage\BOOT.bin -w on
09:37:30 INFO  : Bootgen command execution is done.
13:52:02 INFO  : Registering command handlers for SDK TCF services
13:52:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
13:52:08 INFO  : XSCT server has started successfully.
13:52:20 INFO  : Successfully done setting XSCT server connection channel  
13:52:20 INFO  : Successfully done setting SDK workspace  
13:52:20 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
13:52:20 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
13:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:59 INFO  : Registering command handlers for SDK TCF services
14:19:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
14:19:02 INFO  : XSCT server has started successfully.
14:19:02 INFO  : Successfully done setting XSCT server connection channel  
14:19:02 INFO  : Successfully done setting SDK workspace  
14:19:02 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
14:19:02 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
14:19:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679811503524,  Project:1678669183324
14:19:05 INFO  : The hardware specification for project 'led_ctrl_hw_platform_0' is different from D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
14:19:05 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
14:19:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:48 INFO  : 
14:19:49 INFO  : Updating hardware inferred compiler options for FSBL.
14:19:50 INFO  : Updating hardware inferred compiler options for pwm_led.
14:19:50 INFO  : Clearing existing target manager status.
14:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:25 INFO  : Registering command handlers for SDK TCF services
14:51:26 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
14:51:29 INFO  : XSCT server has started successfully.
14:51:31 INFO  : Successfully done setting XSCT server connection channel  
14:51:31 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
14:51:36 INFO  : Successfully done setting SDK workspace  
14:51:37 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
14:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
14:52:04 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
14:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
14:52:29 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:01:38 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:02:46 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:21:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679815234053,  Project:1679811503524
15:21:11 INFO  : Project led_ctrl_hw_platform_0's source hardware specification located at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:21:13 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
15:21:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:21:30 INFO  : 
15:21:31 INFO  : Updating hardware inferred compiler options for FSBL.
15:21:31 INFO  : Updating hardware inferred compiler options for pwm_led.
15:21:31 INFO  : Clearing existing target manager status.
15:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:21:45 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:38:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679816289984,  Project:1679815234053
15:38:53 INFO  : Project led_ctrl_hw_platform_0's source hardware specification located at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:39:29 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
15:39:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:39:35 INFO  : 
15:39:36 INFO  : Updating hardware inferred compiler options for FSBL.
15:39:37 INFO  : Updating hardware inferred compiler options for pwm_led.
15:39:37 INFO  : Clearing existing target manager status.
15:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:40:25 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:40:52 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:49:28 INFO  : 'fpga -state' command is executed.
15:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:33 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
15:49:33 INFO  : 'jtag frequency' command is executed.
15:49:33 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
15:49:33 INFO  : Context for 'APU' is selected.
15:49:33 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
15:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:33 INFO  : Context for 'APU' is selected.
15:49:33 INFO  : 'stop' command is executed.
15:49:33 INFO  : 'ps7_init' command is executed.
15:49:34 INFO  : 'ps7_post_config' command is executed.
15:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:49:34 INFO  : Memory regions updated for context APU
15:49:34 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
15:49:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:49:48 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
15:57:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1679817421733,  Project:1679816289984
15:57:59 INFO  : Project led_ctrl_hw_platform_0's source hardware specification located at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:58:05 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
15:58:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:58:13 INFO  : 
15:58:14 INFO  : Updating hardware inferred compiler options for FSBL.
15:58:14 INFO  : Updating hardware inferred compiler options for pwm_led.
15:58:14 INFO  : Clearing existing target manager status.
15:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
15:58:59 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:00:14 INFO  : Disconnected from the channel tcfchan#1.
16:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:00:16 INFO  : 'fpga -state' command is executed.
16:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:17 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
16:00:17 INFO  : 'jtag frequency' command is executed.
16:00:17 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
16:00:17 INFO  : Context for 'APU' is selected.
16:00:17 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
16:00:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:17 INFO  : Context for 'APU' is selected.
16:00:17 INFO  : 'stop' command is executed.
16:00:17 INFO  : 'ps7_init' command is executed.
16:00:17 INFO  : 'ps7_post_config' command is executed.
16:00:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:00:18 INFO  : Memory regions updated for context APU
16:00:18 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:00:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:00:48 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:49:08 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:49:21 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:50:45 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:51:04 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:53:03 INFO  : Disconnected from the channel tcfchan#2.
16:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:53:30 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:53:51 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
16:55:53 INFO  : Registering command handlers for SDK TCF services
16:55:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
16:56:04 INFO  : XSCT server has started successfully.
16:56:04 INFO  : Successfully done setting XSCT server connection channel  
16:56:04 INFO  : Successfully done setting SDK workspace  
16:56:04 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
16:56:05 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
16:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:57:38 INFO  : 'fpga -state' command is executed.
16:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:40 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
16:57:40 INFO  : 'jtag frequency' command is executed.
16:57:41 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
16:57:41 INFO  : Context for 'APU' is selected.
16:57:41 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
16:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:41 INFO  : Context for 'APU' is selected.
16:57:41 INFO  : 'stop' command is executed.
16:57:41 INFO  : 'ps7_init' command is executed.
16:57:41 INFO  : 'ps7_post_config' command is executed.
16:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:57:41 INFO  : Memory regions updated for context APU
16:57:41 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
16:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
16:57:58 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
18:18:01 INFO  : Disconnected from the channel tcfchan#1.
21:31:47 INFO  : Registering command handlers for SDK TCF services
21:31:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
21:31:53 INFO  : XSCT server has started successfully.
21:31:53 INFO  : Successfully done setting XSCT server connection channel  
21:32:02 INFO  : Successfully done setting SDK workspace  
21:32:02 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
21:32:03 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
21:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:51 INFO  : Registering command handlers for SDK TCF services
10:17:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
10:17:56 INFO  : XSCT server has started successfully.
10:18:06 INFO  : Successfully done setting XSCT server connection channel  
10:18:06 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
10:18:16 INFO  : Successfully done setting SDK workspace  
10:18:17 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
10:18:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1680310018103,  Project:1679817421733
10:18:17 INFO  : The hardware specification for project 'led_ctrl_hw_platform_0' is different from D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
10:18:17 INFO  : Copied contents of D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf into \led_ctrl_hw_platform_0\system.hdf.
10:18:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:18:48 INFO  : 
10:18:49 INFO  : Updating hardware inferred compiler options for FSBL.
10:18:50 INFO  : Updating hardware inferred compiler options for pwm_led.
10:18:50 INFO  : Clearing existing target manager status.
10:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:19:21 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:19:53 INFO  : Registering command handlers for SDK TCF services
10:19:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
10:19:56 INFO  : XSCT server has started successfully.
10:19:56 INFO  : Successfully done setting XSCT server connection channel  
10:19:56 INFO  : Successfully done setting SDK workspace  
10:19:56 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
10:19:56 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
10:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:21:17 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:21:34 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:22:17 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:24:01 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:24:05 INFO  : 'fpga -state' command is executed.
10:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
10:24:05 INFO  : 'jtag frequency' command is executed.
10:24:05 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
10:24:05 INFO  : Context for 'APU' is selected.
10:24:05 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
10:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:05 INFO  : Context for 'APU' is selected.
10:24:05 INFO  : 'stop' command is executed.
10:24:05 INFO  : 'ps7_init' command is executed.
10:24:05 INFO  : 'ps7_post_config' command is executed.
10:24:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:24:05 INFO  : Memory regions updated for context APU
10:24:05 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:36:37 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:36:41 INFO  : Disconnected from the channel tcfchan#1.
10:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:36:43 INFO  : 'fpga -state' command is executed.
10:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:43 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
10:36:43 INFO  : 'jtag frequency' command is executed.
10:36:43 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
10:36:43 INFO  : Context for 'APU' is selected.
10:36:44 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
10:36:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:44 INFO  : Context for 'APU' is selected.
10:36:44 INFO  : 'stop' command is executed.
10:36:45 INFO  : 'ps7_init' command is executed.
10:36:45 INFO  : 'ps7_post_config' command is executed.
10:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:36:45 INFO  : Memory regions updated for context APU
10:36:45 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:51:30 INFO  : Disconnected from the channel tcfchan#2.
10:52:59 INFO  : Registering command handlers for SDK TCF services
10:53:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
10:53:02 INFO  : XSCT server has started successfully.
10:53:02 INFO  : Successfully done setting XSCT server connection channel  
10:53:02 INFO  : Successfully done setting SDK workspace  
10:53:02 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
10:53:02 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
10:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:53:22 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
10:53:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
10:53:24 INFO  : 'fpga -state' command is executed.
10:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
10:53:24 INFO  : 'jtag frequency' command is executed.
10:53:24 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
10:53:24 INFO  : Context for 'APU' is selected.
10:53:24 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
10:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:24 INFO  : Context for 'APU' is selected.
10:53:24 INFO  : 'stop' command is executed.
10:53:24 INFO  : 'ps7_init' command is executed.
10:53:24 INFO  : 'ps7_post_config' command is executed.
10:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:53:25 INFO  : Memory regions updated for context APU
10:53:25 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
10:53:35 INFO  : Disconnected from the channel tcfchan#1.
18:34:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
18:34:28 INFO  : XSCT server has started successfully.
18:34:28 INFO  : Successfully done setting XSCT server connection channel  
18:34:38 INFO  : Successfully done setting SDK workspace  
18:34:41 INFO  : Registering command handlers for SDK TCF services
18:34:43 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
18:34:43 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
18:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
18:34:56 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
18:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
18:34:59 INFO  : 'fpga -state' command is executed.
18:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:59 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:34:59 INFO  : 'jtag frequency' command is executed.
18:34:59 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
18:34:59 INFO  : Context for 'APU' is selected.
18:34:59 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
18:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:59 INFO  : Context for 'APU' is selected.
18:34:59 INFO  : 'stop' command is executed.
18:35:00 INFO  : 'ps7_init' command is executed.
18:35:00 INFO  : 'ps7_post_config' command is executed.
18:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:35:00 INFO  : Memory regions updated for context APU
18:35:00 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:47:09 INFO  : Disconnected from the channel tcfchan#1.
18:47:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
18:47:30 INFO  : XSCT server has started successfully.
18:47:33 INFO  : Successfully done setting XSCT server connection channel  
18:47:33 INFO  : Successfully done setting SDK workspace  
18:47:36 INFO  : Registering command handlers for SDK TCF services
18:47:36 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
18:47:37 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
18:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
18:48:07 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
18:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
18:48:10 INFO  : 'fpga -state' command is executed.
18:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
18:48:10 INFO  : 'jtag frequency' command is executed.
18:48:10 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
18:48:10 INFO  : Context for 'APU' is selected.
18:48:11 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
18:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:11 INFO  : Context for 'APU' is selected.
18:48:11 INFO  : 'stop' command is executed.
18:48:11 INFO  : 'ps7_init' command is executed.
18:48:11 INFO  : 'ps7_post_config' command is executed.
18:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:48:11 INFO  : Memory regions updated for context APU
18:48:11 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:16:14 INFO  : Disconnected from the channel tcfchan#1.
14:21:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\temp_xsdb_launch_script.tcl
14:21:09 INFO  : XSCT server has started successfully.
14:21:28 INFO  : Successfully done setting XSCT server connection channel  
14:21:28 INFO  : Successfully done setting SDK workspace  
14:21:31 INFO  : Registering command handlers for SDK TCF services
14:21:33 INFO  : Processing command line option -hwspec D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl.hdf.
14:21:33 INFO  : Checking for hwspec changes in the project led_ctrl_hw_platform_0.
14:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
14:23:24 INFO  : FPGA configured successfully with bitstream "D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/led_ctrl.bit"
14:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0} -index 1' command is executed.
14:23:28 INFO  : 'fpga -state' command is executed.
14:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:28 INFO  : Jtag cable 'Digilent JTAG-SMT2 210251A08870' is selected.
14:23:28 INFO  : 'jtag frequency' command is executed.
14:23:28 INFO  : Sourcing of 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl' is done.
14:23:28 INFO  : Context for 'APU' is selected.
14:23:28 INFO  : Hardware design information is loaded from 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf'.
14:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:28 INFO  : Context for 'APU' is selected.
14:23:29 INFO  : 'stop' command is executed.
14:23:29 INFO  : 'ps7_init' command is executed.
14:23:29 INFO  : 'ps7_post_config' command is executed.
14:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
loadhw -hw D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/test1/test1.sdk/led_ctrl_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:23:29 INFO  : Memory regions updated for context APU
14:23:29 INFO  : Launch script is exported to file 'D:\HaoGuojun\MyProject\FPGAProject\Xilinx_Vivado\ZYNQ_Prj\test1\test1\test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:24:01 INFO  : Disconnected from the channel tcfchan#1.
