#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\va_math.vpi";
S_0000024191d6dea0 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_0000024191d66240 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
v0000024191dd5a90_0 .net "A0", 3 0, v0000024191d6c200_0;  1 drivers
v0000024191dd6a30_0 .net "B0", 3 0, v0000024191d6bd00_0;  1 drivers
v0000024191dd62b0_0 .net "N0", 3 0, L_0000024191dd6530;  1 drivers
v0000024191dd6350_0 .net "Z", 0 0, L_0000024191dd6c10;  1 drivers
v0000024191dd54f0_0 .var "clk", 0 0;
S_0000024191d7c000 .scope module, "instancia_datos" "tester" 2 33, 3 1 0, S_0000024191d6dea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor";
    .port_info 1 /OUTPUT 4 "B_valor";
P_0000024191d66d40 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v0000024191d6c200_0 .var "A_valor", 3 0;
v0000024191d6bd00_0 .var "B_valor", 3 0;
S_0000024191d7c190 .scope module, "red" "red_iterativa" 2 38, 4 5 0, S_0000024191d6dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "N";
    .port_info 3 /OUTPUT 1 "Z";
P_0000024191d66500 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v0000024191dd59f0_0 .net "A", 3 0, v0000024191d6c200_0;  alias, 1 drivers
v0000024191dd5c70_0 .net "B", 3 0, v0000024191d6bd00_0;  alias, 1 drivers
v0000024191dd6990_0 .net "N", 3 0, L_0000024191dd6530;  alias, 1 drivers
v0000024191dd60d0_0 .net "Z", 0 0, L_0000024191dd6c10;  alias, 1 drivers
L_0000024191dd6490 .part L_0000024191dd6530, 0, 1;
L_0000024191dd5b30 .part v0000024191d6c200_0, 1, 1;
L_0000024191dd5270 .part v0000024191d6bd00_0, 1, 1;
L_0000024191dd51d0 .part L_0000024191dd6530, 1, 1;
L_0000024191dd6cb0 .part v0000024191d6c200_0, 2, 1;
L_0000024191dd5310 .part v0000024191d6bd00_0, 2, 1;
L_0000024191dd6b70 .part v0000024191d6c200_0, 0, 1;
L_0000024191dd5bd0 .part v0000024191d6bd00_0, 0, 1;
L_0000024191dd6670 .part L_0000024191dd6530, 2, 1;
L_0000024191dd6710 .part v0000024191d6c200_0, 3, 1;
L_0000024191dd5d10 .part v0000024191d6bd00_0, 3, 1;
L_0000024191dd6530 .concat8 [ 1 1 1 1], L_0000024191dd79d0, L_0000024191d6b350, L_0000024191dd7c70, L_0000024191dd7a40;
L_0000024191dd6c10 .part L_0000024191dd6530, 3, 1;
S_0000024191d78ff0 .scope module, "final" "Final_DI" 4 45, 5 1 0, S_0000024191d7c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Z";
L_0000024191dd72d0 .functor NOT 1, L_0000024191dd6710, C4<0>, C4<0>, C4<0>;
L_0000024191dd7490 .functor OR 1, L_0000024191dd72d0, L_0000024191dd5d10, C4<0>, C4<0>;
L_0000024191dd73b0 .functor AND 1, L_0000024191dd72d0, L_0000024191dd5d10, C4<1>, C4<1>;
L_0000024191dd7ea0 .functor AND 1, L_0000024191dd6670, L_0000024191dd7490, C4<1>, C4<1>;
L_0000024191dd7a40 .functor OR 1, L_0000024191dd7ea0, L_0000024191dd73b0, C4<0>, C4<0>;
v0000024191d6c0c0_0 .net "A", 0 0, L_0000024191dd6710;  1 drivers
v0000024191d6cb60_0 .net "B", 0 0, L_0000024191dd5d10;  1 drivers
v0000024191d6c5c0_0 .net "Z", 0 0, L_0000024191dd7a40;  1 drivers
v0000024191d6c660_0 .net "n", 0 0, L_0000024191dd6670;  1 drivers
v0000024191d6c980_0 .net "notA", 0 0, L_0000024191dd72d0;  1 drivers
v0000024191d6c840_0 .net "s0", 0 0, L_0000024191dd73b0;  1 drivers
v0000024191d6c8e0_0 .net "s1", 0 0, L_0000024191dd7490;  1 drivers
v0000024191d6bda0_0 .net "s2", 0 0, L_0000024191dd7ea0;  1 drivers
S_0000024191d79180 .scope module, "inicial" "Inicial_DI" 4 16, 6 1 0, S_0000024191d7c190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "N";
L_0000024191dd7ce0 .functor NOT 1, L_0000024191dd6b70, C4<0>, C4<0>, C4<0>;
L_0000024191dd79d0 .functor OR 1, L_0000024191dd7ce0, L_0000024191dd5bd0, C4<0>, C4<0>;
v0000024191d6bee0_0 .net "A", 0 0, L_0000024191dd6b70;  1 drivers
v0000024191dd5810_0 .net "B", 0 0, L_0000024191dd5bd0;  1 drivers
v0000024191dd6ad0_0 .net "N", 0 0, L_0000024191dd79d0;  1 drivers
v0000024191dd68f0_0 .net "Z", 0 0, L_0000024191dd7ce0;  1 drivers
S_0000024191d75770 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 28, 4 28 0, S_0000024191d7c190;
 .timescale 0 0;
P_0000024191d66f80 .param/l "i" 0 4 28, +C4<01>;
S_0000024191d75900 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_0000024191d75770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_0000024191d6b120 .functor NOT 1, L_0000024191dd5b30, C4<0>, C4<0>, C4<0>;
L_0000024191d6b190 .functor OR 1, L_0000024191d6b120, L_0000024191dd5270, C4<0>, C4<0>;
L_0000024191d6b270 .functor AND 1, L_0000024191d6b120, L_0000024191dd5270, C4<1>, C4<1>;
L_0000024191d6b2e0 .functor AND 1, L_0000024191dd6490, L_0000024191d6b190, C4<1>, C4<1>;
L_0000024191d6b350 .functor OR 1, L_0000024191d6b2e0, L_0000024191d6b270, C4<0>, C4<0>;
v0000024191dd5ef0_0 .net "A", 0 0, L_0000024191dd5b30;  1 drivers
v0000024191dd5090_0 .net "B", 0 0, L_0000024191dd5270;  1 drivers
v0000024191dd5130_0 .net "N", 0 0, L_0000024191d6b350;  1 drivers
v0000024191dd58b0_0 .net "n", 0 0, L_0000024191dd6490;  1 drivers
v0000024191dd6170_0 .net "notA", 0 0, L_0000024191d6b120;  1 drivers
v0000024191dd6210_0 .net "s0", 0 0, L_0000024191d6b270;  1 drivers
v0000024191dd5f90_0 .net "s1", 0 0, L_0000024191d6b190;  1 drivers
v0000024191dd5950_0 .net "s2", 0 0, L_0000024191d6b2e0;  1 drivers
S_0000024191d2d060 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 28, 4 28 0, S_0000024191d7c190;
 .timescale 0 0;
P_0000024191d665c0 .param/l "i" 0 4 28, +C4<010>;
S_0000024191d2d1f0 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_0000024191d2d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_0000024191d6b430 .functor NOT 1, L_0000024191dd6cb0, C4<0>, C4<0>, C4<0>;
L_0000024191d6b510 .functor OR 1, L_0000024191d6b430, L_0000024191dd5310, C4<0>, C4<0>;
L_0000024191dd7b20 .functor AND 1, L_0000024191d6b430, L_0000024191dd5310, C4<1>, C4<1>;
L_0000024191dd7180 .functor AND 1, L_0000024191dd51d0, L_0000024191d6b510, C4<1>, C4<1>;
L_0000024191dd7c70 .functor OR 1, L_0000024191dd7180, L_0000024191dd7b20, C4<0>, C4<0>;
v0000024191dd67b0_0 .net "A", 0 0, L_0000024191dd6cb0;  1 drivers
v0000024191dd65d0_0 .net "B", 0 0, L_0000024191dd5310;  1 drivers
v0000024191dd6850_0 .net "N", 0 0, L_0000024191dd7c70;  1 drivers
v0000024191dd63f0_0 .net "n", 0 0, L_0000024191dd51d0;  1 drivers
v0000024191dd5e50_0 .net "notA", 0 0, L_0000024191d6b430;  1 drivers
v0000024191dd6030_0 .net "s0", 0 0, L_0000024191dd7b20;  1 drivers
v0000024191dd5db0_0 .net "s1", 0 0, L_0000024191d6b510;  1 drivers
v0000024191dd6e90_0 .net "s2", 0 0, L_0000024191dd7180;  1 drivers
    .scope S_0000024191d7c000;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024191d6c200_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024191d6bd00_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000024191d6c200_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000024191d6bd00_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000024191d6dea0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024191dd54f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024191dd54f0_0, 0, 1;
    %delay 10, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024191d6dea0;
T_2 ;
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$monitor", "\012 Los valores ingresados son:", "\012 A=%b B=%b Z=%b \012", v0000024191dd5a90_0, v0000024191dd6a30_0, v0000024191dd6350_0 {0 0 0};
    %delay 40, 0;
    %vpi_call 2 30 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbench2.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
