
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Tue May 14 17:06:53 2024
| Design       : AorB
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : B (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G13                                                     0.000       0.000 r       B (port)         
                                   net (fanout=1)        0.043       0.043         B                
 IOBS_152_233/DIN                  td                    2.658       2.701 r       B_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.701         B_ibuf/ntD       
 IOL_151_233/RX_DATA_DD            td                    0.111       2.812 r       B_ibuf/opit_1/OUT
                                   net (fanout=1)        0.432       3.244         nt_B             
 CLMA_146_225/Y0                   td                    0.351       3.595 f       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.400       4.995         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.122       5.117 f       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       5.117         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    3.180       8.297 f       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       8.368         F                
 N15                                                                       f       F (port)         

 Data arrival time                                                   8.368         Logic Levels: 5  
                                                                                   Logic: 6.422ns(76.745%), Route: 1.946ns(23.255%)
====================================================================================================

====================================================================================================

Startpoint  : A (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H14                                                     0.000       0.000 f       A (port)         
                                   net (fanout=1)        0.033       0.033         A                
 IOBD_152_226/DIN                  td                    2.355       2.388 f       A_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.388         A_ibuf/ntD       
 IOL_151_226/RX_DATA_DD            td                    0.093       2.481 f       A_ibuf/opit_1/OUT
                                   net (fanout=1)        0.239       2.720         nt_A             
 CLMA_146_225/Y0                   td                    0.134       2.854 r       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.150       4.004         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.105       4.109 r       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       4.109         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.465       6.574 r       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       6.645         F                
 N15                                                                       r       F (port)         

 Data arrival time                                                   6.645         Logic Levels: 5  
                                                                                   Logic: 5.152ns(77.532%), Route: 1.493ns(22.468%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : B (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G13                                                     0.000       0.000 r       B (port)         
                                   net (fanout=1)        0.043       0.043         B                
 IOBS_152_233/DIN                  td                    2.710       2.753 r       B_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.753         B_ibuf/ntD       
 IOL_151_233/RX_DATA_DD            td                    0.078       2.831 r       B_ibuf/opit_1/OUT
                                   net (fanout=1)        0.325       3.156         nt_B             
 CLMA_146_225/Y0                   td                    0.269       3.425 f       U1/N4/gateop_perm/Z
                                   net (fanout=1)        1.233       4.658         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.078       4.736 f       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       4.736         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.489       7.225 f       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       7.296         F                
 N15                                                                       f       F (port)         

 Data arrival time                                                   7.296         Logic Levels: 5  
                                                                                   Logic: 5.624ns(77.083%), Route: 1.672ns(22.917%)
====================================================================================================

====================================================================================================

Startpoint  : A (port)
Endpoint    : F (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H14                                                     0.000       0.000 f       A (port)         
                                   net (fanout=1)        0.033       0.033         A                
 IOBD_152_226/DIN                  td                    2.297       2.330 f       A_ibuf/opit_0/O  
                                   net (fanout=1)        0.000       2.330         A_ibuf/ntD       
 IOL_151_226/RX_DATA_DD            td                    0.066       2.396 f       A_ibuf/opit_1/OUT
                                   net (fanout=1)        0.219       2.615         nt_A             
 CLMA_146_225/Y0                   td                    0.114       2.729 r       U1/N4/gateop_perm/Z
                                   net (fanout=1)        0.914       3.643         U1/N4_inv_rnmt   
 IOL_151_134/DO                    td                    0.070       3.713 r       F_obuf/opit_1/O  
                                   net (fanout=1)        0.000       3.713         F_obuf/ntO       
 IOBD_152_134/PAD                  td                    2.070       5.783 r       F_obuf/opit_0/O  
                                   net (fanout=1)        0.071       5.854         F                
 N15                                                                       r       F (port)         

 Data arrival time                                                   5.854         Logic Levels: 5  
                                                                                   Logic: 4.617ns(78.869%), Route: 1.237ns(21.131%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/place_route/AorB_pnr.adf       
| Output     | D:/pdsproject/project/project1/AorB/report_timing/AorB_rtp.adf     
|            | D:/pdsproject/project/project1/AorB/report_timing/AorB.rtr         
|            | D:/pdsproject/project/project1/AorB/report_timing/rtr.db           
+----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 856 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
