# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../frequency_divider.srcs/sources_1/new/ROM_sign_clocked.vhd" \
"../../../../frequency_divider.srcs/sim_1/new/ROM_sin_tb.vhd" \

# Do not sort compile order
nosort
