#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014195582df0 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 2 3;
 .timescale -9 -12;
v00000141955fc5b0_0 .net "alu_result", 31 0, v00000141955ec050_0;  1 drivers
v00000141955fcdd0_0 .var "clk", 0 0;
v00000141955fc830_0 .net "instruction", 31 0, v00000141955ed090_0;  1 drivers
v00000141955fca10_0 .net "mem_read_data", 31 0, L_00000141955fc0b0;  1 drivers
v00000141955fb890_0 .net "pc", 31 0, v00000141955ebab0_0;  1 drivers
v00000141955fb430_0 .net "reg_t0", 31 0, L_000001419556b360;  1 drivers
v00000141955fba70_0 .net "reg_t1", 31 0, L_000001419556bc90;  1 drivers
v00000141955fb9d0_0 .net "reg_t2", 31 0, L_000001419556b910;  1 drivers
v00000141955fb1b0_0 .net "reg_t3", 31 0, L_00000141955edf20;  1 drivers
v00000141955fc8d0_0 .var "reset", 0 0;
v00000141955fc1f0_0 .net "zero", 0 0, L_00000141955fc290;  1 drivers
S_00000141955825b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 36, 2 36 0, S_0000014195582df0;
 .timescale -9 -12;
v000001419557e2c0_0 .var/i "i", 31 0;
S_000001419559baf0 .scope module, "uut" "mips_single_cycle" 2 16, 3 1 0, S_0000014195582df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "reg_t0";
    .port_info 5 /OUTPUT 32 "reg_t1";
    .port_info 6 /OUTPUT 32 "reg_t2";
    .port_info 7 /OUTPUT 32 "reg_t3";
    .port_info 8 /OUTPUT 32 "mem_read_data";
    .port_info 9 /OUTPUT 32 "alu_result";
    .port_info 10 /OUTPUT 1 "zero";
v00000141955fae60_8 .array/port v00000141955fae60, 8;
L_000001419556b360 .functor BUFZ 32, v00000141955fae60_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000141955fae60_9 .array/port v00000141955fae60, 9;
L_000001419556bc90 .functor BUFZ 32, v00000141955fae60_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000141955fae60_10 .array/port v00000141955fae60, 10;
L_000001419556b910 .functor BUFZ 32, v00000141955fae60_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000141955fae60_11 .array/port v00000141955fae60, 11;
L_00000141955edf20 .functor BUFZ 32, v00000141955fae60_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000141955edf90 .functor AND 1, v00000141955ebbf0_0, L_00000141955fc290, C4<1>, C4<1>;
v00000141955fa320_0 .net *"_ivl_13", 3 0, L_00000141955fce70;  1 drivers
v00000141955fafa0_0 .net *"_ivl_15", 25 0, L_00000141955fb7f0;  1 drivers
L_00000141955fd0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141955f91a0_0 .net/2u *"_ivl_16", 1 0, L_00000141955fd0d8;  1 drivers
v00000141955f9d80_0 .net *"_ivl_18", 31 0, L_00000141955fcfb0;  1 drivers
v00000141955f99c0_0 .net *"_ivl_20", 0 0, L_00000141955edf90;  1 drivers
L_00000141955fd120 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000141955f9380_0 .net/2u *"_ivl_22", 31 0, L_00000141955fd120;  1 drivers
v00000141955f94c0_0 .net *"_ivl_24", 31 0, L_00000141955fb4d0;  1 drivers
v00000141955faa00_0 .net *"_ivl_26", 31 0, L_00000141955fbb10;  1 drivers
v00000141955f96a0_0 .net *"_ivl_28", 29 0, L_00000141955fc650;  1 drivers
L_00000141955fd168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141955fa000_0 .net *"_ivl_30", 1 0, L_00000141955fd168;  1 drivers
v00000141955fa6e0_0 .net *"_ivl_32", 31 0, L_00000141955fb930;  1 drivers
L_00000141955fd1b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000141955f9740_0 .net/2u *"_ivl_34", 31 0, L_00000141955fd1b0;  1 drivers
v00000141955f92e0_0 .net *"_ivl_36", 31 0, L_00000141955fbd90;  1 drivers
v00000141955f9240_0 .net *"_ivl_38", 31 0, L_00000141955fbbb0;  1 drivers
v00000141955f9420_0 .net *"_ivl_49", 4 0, L_00000141955fcc90;  1 drivers
v00000141955f97e0_0 .net *"_ivl_51", 4 0, L_00000141955fcd30;  1 drivers
v00000141955f9920_0 .net "alu_ctrl", 3 0, v00000141955ec230_0;  1 drivers
v00000141955fa140_0 .net "alu_input_2", 31 0, L_00000141955fb110;  1 drivers
v00000141955faaa0_0 .net "alu_op", 1 0, v00000141955ebfb0_0;  1 drivers
v00000141955fa500_0 .net "alu_result", 31 0, v00000141955ec050_0;  alias, 1 drivers
v00000141955fa640_0 .net "alu_src", 0 0, v00000141955eceb0_0;  1 drivers
v00000141955fad20_0 .net "branch", 0 0, v00000141955ebbf0_0;  1 drivers
v00000141955fa3c0_0 .net "clk", 0 0, v00000141955fcdd0_0;  1 drivers
v00000141955f9a60_0 .net "instruction", 31 0, v00000141955ed090_0;  alias, 1 drivers
v00000141955f9b00_0 .net "jump", 0 0, v00000141955ec7d0_0;  1 drivers
v00000141955f9c40_0 .net "mem_read", 0 0, v00000141955ed130_0;  1 drivers
v00000141955f9ce0_0 .net "mem_read_data", 31 0, L_00000141955fc0b0;  alias, 1 drivers
v00000141955fa820_0 .net "mem_to_reg", 0 0, v00000141955ebc90_0;  1 drivers
v00000141955f9e20_0 .net "mem_write", 0 0, v00000141955ec9b0_0;  1 drivers
v00000141955f9ec0_0 .net "pc", 31 0, v00000141955ebab0_0;  alias, 1 drivers
v00000141955fa780_0 .net "pc_next", 31 0, L_00000141955fc6f0;  1 drivers
v00000141955f9f60_0 .net "read_data_1", 31 0, L_00000141955ee850;  1 drivers
v00000141955fadc0_0 .net "read_data_2", 31 0, L_00000141955ee700;  1 drivers
v00000141955fa0a0_0 .net "reg_dst", 0 0, v00000141955ebd30_0;  1 drivers
v00000141955fae60 .array "reg_file", 31 0, 31 0;
v00000141955faf00_0 .net "reg_t0", 31 0, L_000001419556b360;  alias, 1 drivers
v00000141955fa280_0 .net "reg_t1", 31 0, L_000001419556bc90;  alias, 1 drivers
v00000141955fa460_0 .net "reg_t2", 31 0, L_000001419556b910;  alias, 1 drivers
v00000141955fa8c0_0 .net "reg_t3", 31 0, L_00000141955edf20;  alias, 1 drivers
v00000141955fb750_0 .net "reg_write", 0 0, v00000141955ecc30_0;  1 drivers
v00000141955fc790_0 .net "reset", 0 0, v00000141955fc8d0_0;  1 drivers
v00000141955fc510_0 .net "sign_extend", 31 0, L_00000141955fb6b0;  1 drivers
v00000141955fbf70_0 .net "write_data", 31 0, L_00000141955fb390;  1 drivers
v00000141955fc3d0_0 .net "zero", 0 0, L_00000141955fc290;  alias, 1 drivers
L_00000141955fce70 .part v00000141955ebab0_0, 28, 4;
L_00000141955fb7f0 .part v00000141955ed090_0, 0, 26;
L_00000141955fcfb0 .concat [ 2 26 4 0], L_00000141955fd0d8, L_00000141955fb7f0, L_00000141955fce70;
L_00000141955fb4d0 .arith/sum 32, v00000141955ebab0_0, L_00000141955fd120;
L_00000141955fc650 .part L_00000141955fb6b0, 0, 30;
L_00000141955fbb10 .concat [ 2 30 0 0], L_00000141955fd168, L_00000141955fc650;
L_00000141955fb930 .arith/sum 32, L_00000141955fb4d0, L_00000141955fbb10;
L_00000141955fbd90 .arith/sum 32, v00000141955ebab0_0, L_00000141955fd1b0;
L_00000141955fbbb0 .functor MUXZ 32, L_00000141955fbd90, L_00000141955fb930, L_00000141955edf90, C4<>;
L_00000141955fc6f0 .functor MUXZ 32, L_00000141955fbbb0, L_00000141955fcfb0, v00000141955ec7d0_0, C4<>;
L_00000141955fb610 .part v00000141955ed090_0, 26, 6;
L_00000141955fc970 .part v00000141955ed090_0, 21, 5;
L_00000141955fbe30 .part v00000141955ed090_0, 16, 5;
L_00000141955fcc90 .part v00000141955ed090_0, 11, 5;
L_00000141955fcd30 .part v00000141955ed090_0, 16, 5;
L_00000141955fcb50 .functor MUXZ 5, L_00000141955fcd30, L_00000141955fcc90, v00000141955ebd30_0, C4<>;
L_00000141955fb110 .functor MUXZ 32, L_00000141955ee700, L_00000141955fb6b0, v00000141955eceb0_0, C4<>;
L_00000141955fcf10 .part v00000141955ed090_0, 0, 6;
L_00000141955fbed0 .part v00000141955ed090_0, 0, 16;
L_00000141955fb390 .functor MUXZ 32, v00000141955ec050_0, L_00000141955fc0b0, v00000141955ebc90_0, C4<>;
S_0000014195568a60 .scope module, "IM" "instruction_memory" 3 42, 4 1 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
v000001419557e360_0 .net "addr", 31 0, v00000141955ebab0_0;  alias, 1 drivers
v00000141955ed3b0_0 .var/i "i", 31 0;
v00000141955ed090_0 .var "instruction", 31 0;
v00000141955eca50 .array "memory", 255 0, 31 0;
v00000141955eca50_0 .array/port v00000141955eca50, 0;
v00000141955eca50_1 .array/port v00000141955eca50, 1;
v00000141955eca50_2 .array/port v00000141955eca50, 2;
E_000001419558cbb0/0 .event anyedge, v000001419557e360_0, v00000141955eca50_0, v00000141955eca50_1, v00000141955eca50_2;
v00000141955eca50_3 .array/port v00000141955eca50, 3;
v00000141955eca50_4 .array/port v00000141955eca50, 4;
v00000141955eca50_5 .array/port v00000141955eca50, 5;
v00000141955eca50_6 .array/port v00000141955eca50, 6;
E_000001419558cbb0/1 .event anyedge, v00000141955eca50_3, v00000141955eca50_4, v00000141955eca50_5, v00000141955eca50_6;
v00000141955eca50_7 .array/port v00000141955eca50, 7;
v00000141955eca50_8 .array/port v00000141955eca50, 8;
v00000141955eca50_9 .array/port v00000141955eca50, 9;
v00000141955eca50_10 .array/port v00000141955eca50, 10;
E_000001419558cbb0/2 .event anyedge, v00000141955eca50_7, v00000141955eca50_8, v00000141955eca50_9, v00000141955eca50_10;
v00000141955eca50_11 .array/port v00000141955eca50, 11;
v00000141955eca50_12 .array/port v00000141955eca50, 12;
v00000141955eca50_13 .array/port v00000141955eca50, 13;
v00000141955eca50_14 .array/port v00000141955eca50, 14;
E_000001419558cbb0/3 .event anyedge, v00000141955eca50_11, v00000141955eca50_12, v00000141955eca50_13, v00000141955eca50_14;
v00000141955eca50_15 .array/port v00000141955eca50, 15;
v00000141955eca50_16 .array/port v00000141955eca50, 16;
v00000141955eca50_17 .array/port v00000141955eca50, 17;
v00000141955eca50_18 .array/port v00000141955eca50, 18;
E_000001419558cbb0/4 .event anyedge, v00000141955eca50_15, v00000141955eca50_16, v00000141955eca50_17, v00000141955eca50_18;
v00000141955eca50_19 .array/port v00000141955eca50, 19;
v00000141955eca50_20 .array/port v00000141955eca50, 20;
v00000141955eca50_21 .array/port v00000141955eca50, 21;
v00000141955eca50_22 .array/port v00000141955eca50, 22;
E_000001419558cbb0/5 .event anyedge, v00000141955eca50_19, v00000141955eca50_20, v00000141955eca50_21, v00000141955eca50_22;
v00000141955eca50_23 .array/port v00000141955eca50, 23;
v00000141955eca50_24 .array/port v00000141955eca50, 24;
v00000141955eca50_25 .array/port v00000141955eca50, 25;
v00000141955eca50_26 .array/port v00000141955eca50, 26;
E_000001419558cbb0/6 .event anyedge, v00000141955eca50_23, v00000141955eca50_24, v00000141955eca50_25, v00000141955eca50_26;
v00000141955eca50_27 .array/port v00000141955eca50, 27;
v00000141955eca50_28 .array/port v00000141955eca50, 28;
v00000141955eca50_29 .array/port v00000141955eca50, 29;
v00000141955eca50_30 .array/port v00000141955eca50, 30;
E_000001419558cbb0/7 .event anyedge, v00000141955eca50_27, v00000141955eca50_28, v00000141955eca50_29, v00000141955eca50_30;
v00000141955eca50_31 .array/port v00000141955eca50, 31;
v00000141955eca50_32 .array/port v00000141955eca50, 32;
v00000141955eca50_33 .array/port v00000141955eca50, 33;
v00000141955eca50_34 .array/port v00000141955eca50, 34;
E_000001419558cbb0/8 .event anyedge, v00000141955eca50_31, v00000141955eca50_32, v00000141955eca50_33, v00000141955eca50_34;
v00000141955eca50_35 .array/port v00000141955eca50, 35;
v00000141955eca50_36 .array/port v00000141955eca50, 36;
v00000141955eca50_37 .array/port v00000141955eca50, 37;
v00000141955eca50_38 .array/port v00000141955eca50, 38;
E_000001419558cbb0/9 .event anyedge, v00000141955eca50_35, v00000141955eca50_36, v00000141955eca50_37, v00000141955eca50_38;
v00000141955eca50_39 .array/port v00000141955eca50, 39;
v00000141955eca50_40 .array/port v00000141955eca50, 40;
v00000141955eca50_41 .array/port v00000141955eca50, 41;
v00000141955eca50_42 .array/port v00000141955eca50, 42;
E_000001419558cbb0/10 .event anyedge, v00000141955eca50_39, v00000141955eca50_40, v00000141955eca50_41, v00000141955eca50_42;
v00000141955eca50_43 .array/port v00000141955eca50, 43;
v00000141955eca50_44 .array/port v00000141955eca50, 44;
v00000141955eca50_45 .array/port v00000141955eca50, 45;
v00000141955eca50_46 .array/port v00000141955eca50, 46;
E_000001419558cbb0/11 .event anyedge, v00000141955eca50_43, v00000141955eca50_44, v00000141955eca50_45, v00000141955eca50_46;
v00000141955eca50_47 .array/port v00000141955eca50, 47;
v00000141955eca50_48 .array/port v00000141955eca50, 48;
v00000141955eca50_49 .array/port v00000141955eca50, 49;
v00000141955eca50_50 .array/port v00000141955eca50, 50;
E_000001419558cbb0/12 .event anyedge, v00000141955eca50_47, v00000141955eca50_48, v00000141955eca50_49, v00000141955eca50_50;
v00000141955eca50_51 .array/port v00000141955eca50, 51;
v00000141955eca50_52 .array/port v00000141955eca50, 52;
v00000141955eca50_53 .array/port v00000141955eca50, 53;
v00000141955eca50_54 .array/port v00000141955eca50, 54;
E_000001419558cbb0/13 .event anyedge, v00000141955eca50_51, v00000141955eca50_52, v00000141955eca50_53, v00000141955eca50_54;
v00000141955eca50_55 .array/port v00000141955eca50, 55;
v00000141955eca50_56 .array/port v00000141955eca50, 56;
v00000141955eca50_57 .array/port v00000141955eca50, 57;
v00000141955eca50_58 .array/port v00000141955eca50, 58;
E_000001419558cbb0/14 .event anyedge, v00000141955eca50_55, v00000141955eca50_56, v00000141955eca50_57, v00000141955eca50_58;
v00000141955eca50_59 .array/port v00000141955eca50, 59;
v00000141955eca50_60 .array/port v00000141955eca50, 60;
v00000141955eca50_61 .array/port v00000141955eca50, 61;
v00000141955eca50_62 .array/port v00000141955eca50, 62;
E_000001419558cbb0/15 .event anyedge, v00000141955eca50_59, v00000141955eca50_60, v00000141955eca50_61, v00000141955eca50_62;
v00000141955eca50_63 .array/port v00000141955eca50, 63;
v00000141955eca50_64 .array/port v00000141955eca50, 64;
v00000141955eca50_65 .array/port v00000141955eca50, 65;
v00000141955eca50_66 .array/port v00000141955eca50, 66;
E_000001419558cbb0/16 .event anyedge, v00000141955eca50_63, v00000141955eca50_64, v00000141955eca50_65, v00000141955eca50_66;
v00000141955eca50_67 .array/port v00000141955eca50, 67;
v00000141955eca50_68 .array/port v00000141955eca50, 68;
v00000141955eca50_69 .array/port v00000141955eca50, 69;
v00000141955eca50_70 .array/port v00000141955eca50, 70;
E_000001419558cbb0/17 .event anyedge, v00000141955eca50_67, v00000141955eca50_68, v00000141955eca50_69, v00000141955eca50_70;
v00000141955eca50_71 .array/port v00000141955eca50, 71;
v00000141955eca50_72 .array/port v00000141955eca50, 72;
v00000141955eca50_73 .array/port v00000141955eca50, 73;
v00000141955eca50_74 .array/port v00000141955eca50, 74;
E_000001419558cbb0/18 .event anyedge, v00000141955eca50_71, v00000141955eca50_72, v00000141955eca50_73, v00000141955eca50_74;
v00000141955eca50_75 .array/port v00000141955eca50, 75;
v00000141955eca50_76 .array/port v00000141955eca50, 76;
v00000141955eca50_77 .array/port v00000141955eca50, 77;
v00000141955eca50_78 .array/port v00000141955eca50, 78;
E_000001419558cbb0/19 .event anyedge, v00000141955eca50_75, v00000141955eca50_76, v00000141955eca50_77, v00000141955eca50_78;
v00000141955eca50_79 .array/port v00000141955eca50, 79;
v00000141955eca50_80 .array/port v00000141955eca50, 80;
v00000141955eca50_81 .array/port v00000141955eca50, 81;
v00000141955eca50_82 .array/port v00000141955eca50, 82;
E_000001419558cbb0/20 .event anyedge, v00000141955eca50_79, v00000141955eca50_80, v00000141955eca50_81, v00000141955eca50_82;
v00000141955eca50_83 .array/port v00000141955eca50, 83;
v00000141955eca50_84 .array/port v00000141955eca50, 84;
v00000141955eca50_85 .array/port v00000141955eca50, 85;
v00000141955eca50_86 .array/port v00000141955eca50, 86;
E_000001419558cbb0/21 .event anyedge, v00000141955eca50_83, v00000141955eca50_84, v00000141955eca50_85, v00000141955eca50_86;
v00000141955eca50_87 .array/port v00000141955eca50, 87;
v00000141955eca50_88 .array/port v00000141955eca50, 88;
v00000141955eca50_89 .array/port v00000141955eca50, 89;
v00000141955eca50_90 .array/port v00000141955eca50, 90;
E_000001419558cbb0/22 .event anyedge, v00000141955eca50_87, v00000141955eca50_88, v00000141955eca50_89, v00000141955eca50_90;
v00000141955eca50_91 .array/port v00000141955eca50, 91;
v00000141955eca50_92 .array/port v00000141955eca50, 92;
v00000141955eca50_93 .array/port v00000141955eca50, 93;
v00000141955eca50_94 .array/port v00000141955eca50, 94;
E_000001419558cbb0/23 .event anyedge, v00000141955eca50_91, v00000141955eca50_92, v00000141955eca50_93, v00000141955eca50_94;
v00000141955eca50_95 .array/port v00000141955eca50, 95;
v00000141955eca50_96 .array/port v00000141955eca50, 96;
v00000141955eca50_97 .array/port v00000141955eca50, 97;
v00000141955eca50_98 .array/port v00000141955eca50, 98;
E_000001419558cbb0/24 .event anyedge, v00000141955eca50_95, v00000141955eca50_96, v00000141955eca50_97, v00000141955eca50_98;
v00000141955eca50_99 .array/port v00000141955eca50, 99;
v00000141955eca50_100 .array/port v00000141955eca50, 100;
v00000141955eca50_101 .array/port v00000141955eca50, 101;
v00000141955eca50_102 .array/port v00000141955eca50, 102;
E_000001419558cbb0/25 .event anyedge, v00000141955eca50_99, v00000141955eca50_100, v00000141955eca50_101, v00000141955eca50_102;
v00000141955eca50_103 .array/port v00000141955eca50, 103;
v00000141955eca50_104 .array/port v00000141955eca50, 104;
v00000141955eca50_105 .array/port v00000141955eca50, 105;
v00000141955eca50_106 .array/port v00000141955eca50, 106;
E_000001419558cbb0/26 .event anyedge, v00000141955eca50_103, v00000141955eca50_104, v00000141955eca50_105, v00000141955eca50_106;
v00000141955eca50_107 .array/port v00000141955eca50, 107;
v00000141955eca50_108 .array/port v00000141955eca50, 108;
v00000141955eca50_109 .array/port v00000141955eca50, 109;
v00000141955eca50_110 .array/port v00000141955eca50, 110;
E_000001419558cbb0/27 .event anyedge, v00000141955eca50_107, v00000141955eca50_108, v00000141955eca50_109, v00000141955eca50_110;
v00000141955eca50_111 .array/port v00000141955eca50, 111;
v00000141955eca50_112 .array/port v00000141955eca50, 112;
v00000141955eca50_113 .array/port v00000141955eca50, 113;
v00000141955eca50_114 .array/port v00000141955eca50, 114;
E_000001419558cbb0/28 .event anyedge, v00000141955eca50_111, v00000141955eca50_112, v00000141955eca50_113, v00000141955eca50_114;
v00000141955eca50_115 .array/port v00000141955eca50, 115;
v00000141955eca50_116 .array/port v00000141955eca50, 116;
v00000141955eca50_117 .array/port v00000141955eca50, 117;
v00000141955eca50_118 .array/port v00000141955eca50, 118;
E_000001419558cbb0/29 .event anyedge, v00000141955eca50_115, v00000141955eca50_116, v00000141955eca50_117, v00000141955eca50_118;
v00000141955eca50_119 .array/port v00000141955eca50, 119;
v00000141955eca50_120 .array/port v00000141955eca50, 120;
v00000141955eca50_121 .array/port v00000141955eca50, 121;
v00000141955eca50_122 .array/port v00000141955eca50, 122;
E_000001419558cbb0/30 .event anyedge, v00000141955eca50_119, v00000141955eca50_120, v00000141955eca50_121, v00000141955eca50_122;
v00000141955eca50_123 .array/port v00000141955eca50, 123;
v00000141955eca50_124 .array/port v00000141955eca50, 124;
v00000141955eca50_125 .array/port v00000141955eca50, 125;
v00000141955eca50_126 .array/port v00000141955eca50, 126;
E_000001419558cbb0/31 .event anyedge, v00000141955eca50_123, v00000141955eca50_124, v00000141955eca50_125, v00000141955eca50_126;
v00000141955eca50_127 .array/port v00000141955eca50, 127;
v00000141955eca50_128 .array/port v00000141955eca50, 128;
v00000141955eca50_129 .array/port v00000141955eca50, 129;
v00000141955eca50_130 .array/port v00000141955eca50, 130;
E_000001419558cbb0/32 .event anyedge, v00000141955eca50_127, v00000141955eca50_128, v00000141955eca50_129, v00000141955eca50_130;
v00000141955eca50_131 .array/port v00000141955eca50, 131;
v00000141955eca50_132 .array/port v00000141955eca50, 132;
v00000141955eca50_133 .array/port v00000141955eca50, 133;
v00000141955eca50_134 .array/port v00000141955eca50, 134;
E_000001419558cbb0/33 .event anyedge, v00000141955eca50_131, v00000141955eca50_132, v00000141955eca50_133, v00000141955eca50_134;
v00000141955eca50_135 .array/port v00000141955eca50, 135;
v00000141955eca50_136 .array/port v00000141955eca50, 136;
v00000141955eca50_137 .array/port v00000141955eca50, 137;
v00000141955eca50_138 .array/port v00000141955eca50, 138;
E_000001419558cbb0/34 .event anyedge, v00000141955eca50_135, v00000141955eca50_136, v00000141955eca50_137, v00000141955eca50_138;
v00000141955eca50_139 .array/port v00000141955eca50, 139;
v00000141955eca50_140 .array/port v00000141955eca50, 140;
v00000141955eca50_141 .array/port v00000141955eca50, 141;
v00000141955eca50_142 .array/port v00000141955eca50, 142;
E_000001419558cbb0/35 .event anyedge, v00000141955eca50_139, v00000141955eca50_140, v00000141955eca50_141, v00000141955eca50_142;
v00000141955eca50_143 .array/port v00000141955eca50, 143;
v00000141955eca50_144 .array/port v00000141955eca50, 144;
v00000141955eca50_145 .array/port v00000141955eca50, 145;
v00000141955eca50_146 .array/port v00000141955eca50, 146;
E_000001419558cbb0/36 .event anyedge, v00000141955eca50_143, v00000141955eca50_144, v00000141955eca50_145, v00000141955eca50_146;
v00000141955eca50_147 .array/port v00000141955eca50, 147;
v00000141955eca50_148 .array/port v00000141955eca50, 148;
v00000141955eca50_149 .array/port v00000141955eca50, 149;
v00000141955eca50_150 .array/port v00000141955eca50, 150;
E_000001419558cbb0/37 .event anyedge, v00000141955eca50_147, v00000141955eca50_148, v00000141955eca50_149, v00000141955eca50_150;
v00000141955eca50_151 .array/port v00000141955eca50, 151;
v00000141955eca50_152 .array/port v00000141955eca50, 152;
v00000141955eca50_153 .array/port v00000141955eca50, 153;
v00000141955eca50_154 .array/port v00000141955eca50, 154;
E_000001419558cbb0/38 .event anyedge, v00000141955eca50_151, v00000141955eca50_152, v00000141955eca50_153, v00000141955eca50_154;
v00000141955eca50_155 .array/port v00000141955eca50, 155;
v00000141955eca50_156 .array/port v00000141955eca50, 156;
v00000141955eca50_157 .array/port v00000141955eca50, 157;
v00000141955eca50_158 .array/port v00000141955eca50, 158;
E_000001419558cbb0/39 .event anyedge, v00000141955eca50_155, v00000141955eca50_156, v00000141955eca50_157, v00000141955eca50_158;
v00000141955eca50_159 .array/port v00000141955eca50, 159;
v00000141955eca50_160 .array/port v00000141955eca50, 160;
v00000141955eca50_161 .array/port v00000141955eca50, 161;
v00000141955eca50_162 .array/port v00000141955eca50, 162;
E_000001419558cbb0/40 .event anyedge, v00000141955eca50_159, v00000141955eca50_160, v00000141955eca50_161, v00000141955eca50_162;
v00000141955eca50_163 .array/port v00000141955eca50, 163;
v00000141955eca50_164 .array/port v00000141955eca50, 164;
v00000141955eca50_165 .array/port v00000141955eca50, 165;
v00000141955eca50_166 .array/port v00000141955eca50, 166;
E_000001419558cbb0/41 .event anyedge, v00000141955eca50_163, v00000141955eca50_164, v00000141955eca50_165, v00000141955eca50_166;
v00000141955eca50_167 .array/port v00000141955eca50, 167;
v00000141955eca50_168 .array/port v00000141955eca50, 168;
v00000141955eca50_169 .array/port v00000141955eca50, 169;
v00000141955eca50_170 .array/port v00000141955eca50, 170;
E_000001419558cbb0/42 .event anyedge, v00000141955eca50_167, v00000141955eca50_168, v00000141955eca50_169, v00000141955eca50_170;
v00000141955eca50_171 .array/port v00000141955eca50, 171;
v00000141955eca50_172 .array/port v00000141955eca50, 172;
v00000141955eca50_173 .array/port v00000141955eca50, 173;
v00000141955eca50_174 .array/port v00000141955eca50, 174;
E_000001419558cbb0/43 .event anyedge, v00000141955eca50_171, v00000141955eca50_172, v00000141955eca50_173, v00000141955eca50_174;
v00000141955eca50_175 .array/port v00000141955eca50, 175;
v00000141955eca50_176 .array/port v00000141955eca50, 176;
v00000141955eca50_177 .array/port v00000141955eca50, 177;
v00000141955eca50_178 .array/port v00000141955eca50, 178;
E_000001419558cbb0/44 .event anyedge, v00000141955eca50_175, v00000141955eca50_176, v00000141955eca50_177, v00000141955eca50_178;
v00000141955eca50_179 .array/port v00000141955eca50, 179;
v00000141955eca50_180 .array/port v00000141955eca50, 180;
v00000141955eca50_181 .array/port v00000141955eca50, 181;
v00000141955eca50_182 .array/port v00000141955eca50, 182;
E_000001419558cbb0/45 .event anyedge, v00000141955eca50_179, v00000141955eca50_180, v00000141955eca50_181, v00000141955eca50_182;
v00000141955eca50_183 .array/port v00000141955eca50, 183;
v00000141955eca50_184 .array/port v00000141955eca50, 184;
v00000141955eca50_185 .array/port v00000141955eca50, 185;
v00000141955eca50_186 .array/port v00000141955eca50, 186;
E_000001419558cbb0/46 .event anyedge, v00000141955eca50_183, v00000141955eca50_184, v00000141955eca50_185, v00000141955eca50_186;
v00000141955eca50_187 .array/port v00000141955eca50, 187;
v00000141955eca50_188 .array/port v00000141955eca50, 188;
v00000141955eca50_189 .array/port v00000141955eca50, 189;
v00000141955eca50_190 .array/port v00000141955eca50, 190;
E_000001419558cbb0/47 .event anyedge, v00000141955eca50_187, v00000141955eca50_188, v00000141955eca50_189, v00000141955eca50_190;
v00000141955eca50_191 .array/port v00000141955eca50, 191;
v00000141955eca50_192 .array/port v00000141955eca50, 192;
v00000141955eca50_193 .array/port v00000141955eca50, 193;
v00000141955eca50_194 .array/port v00000141955eca50, 194;
E_000001419558cbb0/48 .event anyedge, v00000141955eca50_191, v00000141955eca50_192, v00000141955eca50_193, v00000141955eca50_194;
v00000141955eca50_195 .array/port v00000141955eca50, 195;
v00000141955eca50_196 .array/port v00000141955eca50, 196;
v00000141955eca50_197 .array/port v00000141955eca50, 197;
v00000141955eca50_198 .array/port v00000141955eca50, 198;
E_000001419558cbb0/49 .event anyedge, v00000141955eca50_195, v00000141955eca50_196, v00000141955eca50_197, v00000141955eca50_198;
v00000141955eca50_199 .array/port v00000141955eca50, 199;
v00000141955eca50_200 .array/port v00000141955eca50, 200;
v00000141955eca50_201 .array/port v00000141955eca50, 201;
v00000141955eca50_202 .array/port v00000141955eca50, 202;
E_000001419558cbb0/50 .event anyedge, v00000141955eca50_199, v00000141955eca50_200, v00000141955eca50_201, v00000141955eca50_202;
v00000141955eca50_203 .array/port v00000141955eca50, 203;
v00000141955eca50_204 .array/port v00000141955eca50, 204;
v00000141955eca50_205 .array/port v00000141955eca50, 205;
v00000141955eca50_206 .array/port v00000141955eca50, 206;
E_000001419558cbb0/51 .event anyedge, v00000141955eca50_203, v00000141955eca50_204, v00000141955eca50_205, v00000141955eca50_206;
v00000141955eca50_207 .array/port v00000141955eca50, 207;
v00000141955eca50_208 .array/port v00000141955eca50, 208;
v00000141955eca50_209 .array/port v00000141955eca50, 209;
v00000141955eca50_210 .array/port v00000141955eca50, 210;
E_000001419558cbb0/52 .event anyedge, v00000141955eca50_207, v00000141955eca50_208, v00000141955eca50_209, v00000141955eca50_210;
v00000141955eca50_211 .array/port v00000141955eca50, 211;
v00000141955eca50_212 .array/port v00000141955eca50, 212;
v00000141955eca50_213 .array/port v00000141955eca50, 213;
v00000141955eca50_214 .array/port v00000141955eca50, 214;
E_000001419558cbb0/53 .event anyedge, v00000141955eca50_211, v00000141955eca50_212, v00000141955eca50_213, v00000141955eca50_214;
v00000141955eca50_215 .array/port v00000141955eca50, 215;
v00000141955eca50_216 .array/port v00000141955eca50, 216;
v00000141955eca50_217 .array/port v00000141955eca50, 217;
v00000141955eca50_218 .array/port v00000141955eca50, 218;
E_000001419558cbb0/54 .event anyedge, v00000141955eca50_215, v00000141955eca50_216, v00000141955eca50_217, v00000141955eca50_218;
v00000141955eca50_219 .array/port v00000141955eca50, 219;
v00000141955eca50_220 .array/port v00000141955eca50, 220;
v00000141955eca50_221 .array/port v00000141955eca50, 221;
v00000141955eca50_222 .array/port v00000141955eca50, 222;
E_000001419558cbb0/55 .event anyedge, v00000141955eca50_219, v00000141955eca50_220, v00000141955eca50_221, v00000141955eca50_222;
v00000141955eca50_223 .array/port v00000141955eca50, 223;
v00000141955eca50_224 .array/port v00000141955eca50, 224;
v00000141955eca50_225 .array/port v00000141955eca50, 225;
v00000141955eca50_226 .array/port v00000141955eca50, 226;
E_000001419558cbb0/56 .event anyedge, v00000141955eca50_223, v00000141955eca50_224, v00000141955eca50_225, v00000141955eca50_226;
v00000141955eca50_227 .array/port v00000141955eca50, 227;
v00000141955eca50_228 .array/port v00000141955eca50, 228;
v00000141955eca50_229 .array/port v00000141955eca50, 229;
v00000141955eca50_230 .array/port v00000141955eca50, 230;
E_000001419558cbb0/57 .event anyedge, v00000141955eca50_227, v00000141955eca50_228, v00000141955eca50_229, v00000141955eca50_230;
v00000141955eca50_231 .array/port v00000141955eca50, 231;
v00000141955eca50_232 .array/port v00000141955eca50, 232;
v00000141955eca50_233 .array/port v00000141955eca50, 233;
v00000141955eca50_234 .array/port v00000141955eca50, 234;
E_000001419558cbb0/58 .event anyedge, v00000141955eca50_231, v00000141955eca50_232, v00000141955eca50_233, v00000141955eca50_234;
v00000141955eca50_235 .array/port v00000141955eca50, 235;
v00000141955eca50_236 .array/port v00000141955eca50, 236;
v00000141955eca50_237 .array/port v00000141955eca50, 237;
v00000141955eca50_238 .array/port v00000141955eca50, 238;
E_000001419558cbb0/59 .event anyedge, v00000141955eca50_235, v00000141955eca50_236, v00000141955eca50_237, v00000141955eca50_238;
v00000141955eca50_239 .array/port v00000141955eca50, 239;
v00000141955eca50_240 .array/port v00000141955eca50, 240;
v00000141955eca50_241 .array/port v00000141955eca50, 241;
v00000141955eca50_242 .array/port v00000141955eca50, 242;
E_000001419558cbb0/60 .event anyedge, v00000141955eca50_239, v00000141955eca50_240, v00000141955eca50_241, v00000141955eca50_242;
v00000141955eca50_243 .array/port v00000141955eca50, 243;
v00000141955eca50_244 .array/port v00000141955eca50, 244;
v00000141955eca50_245 .array/port v00000141955eca50, 245;
v00000141955eca50_246 .array/port v00000141955eca50, 246;
E_000001419558cbb0/61 .event anyedge, v00000141955eca50_243, v00000141955eca50_244, v00000141955eca50_245, v00000141955eca50_246;
v00000141955eca50_247 .array/port v00000141955eca50, 247;
v00000141955eca50_248 .array/port v00000141955eca50, 248;
v00000141955eca50_249 .array/port v00000141955eca50, 249;
v00000141955eca50_250 .array/port v00000141955eca50, 250;
E_000001419558cbb0/62 .event anyedge, v00000141955eca50_247, v00000141955eca50_248, v00000141955eca50_249, v00000141955eca50_250;
v00000141955eca50_251 .array/port v00000141955eca50, 251;
v00000141955eca50_252 .array/port v00000141955eca50, 252;
v00000141955eca50_253 .array/port v00000141955eca50, 253;
v00000141955eca50_254 .array/port v00000141955eca50, 254;
E_000001419558cbb0/63 .event anyedge, v00000141955eca50_251, v00000141955eca50_252, v00000141955eca50_253, v00000141955eca50_254;
v00000141955eca50_255 .array/port v00000141955eca50, 255;
E_000001419558cbb0/64 .event anyedge, v00000141955eca50_255;
E_000001419558cbb0 .event/or E_000001419558cbb0/0, E_000001419558cbb0/1, E_000001419558cbb0/2, E_000001419558cbb0/3, E_000001419558cbb0/4, E_000001419558cbb0/5, E_000001419558cbb0/6, E_000001419558cbb0/7, E_000001419558cbb0/8, E_000001419558cbb0/9, E_000001419558cbb0/10, E_000001419558cbb0/11, E_000001419558cbb0/12, E_000001419558cbb0/13, E_000001419558cbb0/14, E_000001419558cbb0/15, E_000001419558cbb0/16, E_000001419558cbb0/17, E_000001419558cbb0/18, E_000001419558cbb0/19, E_000001419558cbb0/20, E_000001419558cbb0/21, E_000001419558cbb0/22, E_000001419558cbb0/23, E_000001419558cbb0/24, E_000001419558cbb0/25, E_000001419558cbb0/26, E_000001419558cbb0/27, E_000001419558cbb0/28, E_000001419558cbb0/29, E_000001419558cbb0/30, E_000001419558cbb0/31, E_000001419558cbb0/32, E_000001419558cbb0/33, E_000001419558cbb0/34, E_000001419558cbb0/35, E_000001419558cbb0/36, E_000001419558cbb0/37, E_000001419558cbb0/38, E_000001419558cbb0/39, E_000001419558cbb0/40, E_000001419558cbb0/41, E_000001419558cbb0/42, E_000001419558cbb0/43, E_000001419558cbb0/44, E_000001419558cbb0/45, E_000001419558cbb0/46, E_000001419558cbb0/47, E_000001419558cbb0/48, E_000001419558cbb0/49, E_000001419558cbb0/50, E_000001419558cbb0/51, E_000001419558cbb0/52, E_000001419558cbb0/53, E_000001419558cbb0/54, E_000001419558cbb0/55, E_000001419558cbb0/56, E_000001419558cbb0/57, E_000001419558cbb0/58, E_000001419558cbb0/59, E_000001419558cbb0/60, E_000001419558cbb0/61, E_000001419558cbb0/62, E_000001419558cbb0/63, E_000001419558cbb0/64;
S_0000014195568bf0 .scope module, "alu_ctrl_inst" "alu_control_unit" 3 86, 5 2 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
v00000141955ec230_0 .var "alu_ctrl", 3 0;
v00000141955eb830_0 .net "alu_op", 1 0, v00000141955ebfb0_0;  alias, 1 drivers
v00000141955ec370_0 .net "funct", 5 0, L_00000141955fcf10;  1 drivers
E_000001419558c8b0 .event anyedge, v00000141955eb830_0, v00000141955ec370_0;
S_0000014195566550 .scope module, "alu_inst" "alu" 3 77, 6 2 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000141955fd288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000141955ed310_0 .net/2u *"_ivl_0", 31 0, L_00000141955fd288;  1 drivers
v00000141955ecaf0_0 .net "a", 31 0, L_00000141955ee850;  alias, 1 drivers
v00000141955ecb90_0 .net "alu_ctrl", 3 0, v00000141955ec230_0;  alias, 1 drivers
v00000141955ec550_0 .net "b", 31 0, L_00000141955fb110;  alias, 1 drivers
v00000141955ec050_0 .var "result", 31 0;
v00000141955ed450_0 .net "zero", 0 0, L_00000141955fc290;  alias, 1 drivers
E_000001419558c0b0 .event anyedge, v00000141955ec230_0, v00000141955ecaf0_0, v00000141955ec550_0;
L_00000141955fc290 .cmp/eq 32, v00000141955ec050_0, L_00000141955fd288;
S_00000141955666e0 .scope module, "cu_inst" "control_unit" 3 48, 7 2 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 2 "alu_op";
v00000141955ebfb0_0 .var "alu_op", 1 0;
v00000141955eceb0_0 .var "alu_src", 0 0;
v00000141955ebbf0_0 .var "branch", 0 0;
v00000141955ec7d0_0 .var "jump", 0 0;
v00000141955ed130_0 .var "mem_read", 0 0;
v00000141955ebc90_0 .var "mem_to_reg", 0 0;
v00000141955ec9b0_0 .var "mem_write", 0 0;
v00000141955ec4b0_0 .net "opcode", 5 0, L_00000141955fb610;  1 drivers
v00000141955ebd30_0 .var "reg_dst", 0 0;
v00000141955ecc30_0 .var "reg_write", 0 0;
E_000001419558cdf0 .event anyedge, v00000141955ec4b0_0;
S_000001419553d900 .scope module, "dm_inst" "data_memory" 3 99, 8 1 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v00000141955ebe70_0 .net *"_ivl_0", 31 0, L_00000141955fc010;  1 drivers
v00000141955ec0f0_0 .net *"_ivl_3", 7 0, L_00000141955fb250;  1 drivers
v00000141955ec5f0_0 .net *"_ivl_4", 9 0, L_00000141955fb2f0;  1 drivers
L_00000141955fd2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141955eb8d0_0 .net *"_ivl_7", 1 0, L_00000141955fd2d0;  1 drivers
L_00000141955fd318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000141955eb790_0 .net/2u *"_ivl_8", 31 0, L_00000141955fd318;  1 drivers
v00000141955ec190_0 .net "addr", 31 0, v00000141955ec050_0;  alias, 1 drivers
v00000141955eba10_0 .net "clk", 0 0, v00000141955fcdd0_0;  alias, 1 drivers
v00000141955ec2d0_0 .var/i "i", 31 0;
v00000141955ec410_0 .net "mem_read", 0 0, v00000141955ed130_0;  alias, 1 drivers
v00000141955eccd0_0 .net "mem_write", 0 0, v00000141955ec9b0_0;  alias, 1 drivers
v00000141955ed270 .array "memory", 256 0, 31 0;
v00000141955ec690_0 .net "read_data", 31 0, L_00000141955fc0b0;  alias, 1 drivers
v00000141955eb5b0_0 .net "write_data", 31 0, L_00000141955ee700;  alias, 1 drivers
E_000001419558ce30 .event posedge, v00000141955eba10_0;
L_00000141955fc010 .array/port v00000141955ed270, L_00000141955fb2f0;
L_00000141955fb250 .part v00000141955ec050_0, 0, 8;
L_00000141955fb2f0 .concat [ 8 2 0 0], L_00000141955fb250, L_00000141955fd2d0;
L_00000141955fc0b0 .functor MUXZ 32, L_00000141955fd318, L_00000141955fc010, v00000141955ed130_0, C4<>;
S_000001419553da90 .scope module, "pc_inst" "pc" 3 32, 9 1 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v00000141955ecf50_0 .net "clk", 0 0, v00000141955fcdd0_0;  alias, 1 drivers
v00000141955ebab0_0 .var "pc", 31 0;
v00000141955eb970_0 .net "pc_next", 31 0, L_00000141955fc6f0;  alias, 1 drivers
v00000141955ec730_0 .net "reset", 0 0, v00000141955fc8d0_0;  alias, 1 drivers
E_000001419558c330 .event posedge, v00000141955ec730_0, v00000141955eba10_0;
S_000001419555df70 .scope module, "rf_inst" "register_file" 3 62, 10 1 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_00000141955ee850 .functor BUFZ 32, L_00000141955fbc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000141955ee700 .functor BUFZ 32, L_00000141955fbcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000141955ece10_0 .net *"_ivl_0", 31 0, L_00000141955fbc50;  1 drivers
v00000141955ecd70_0 .net *"_ivl_10", 6 0, L_00000141955fb570;  1 drivers
L_00000141955fd240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141955ec870_0 .net *"_ivl_13", 1 0, L_00000141955fd240;  1 drivers
v00000141955ec910_0 .net *"_ivl_2", 6 0, L_00000141955fc470;  1 drivers
L_00000141955fd1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141955ed1d0_0 .net *"_ivl_5", 1 0, L_00000141955fd1f8;  1 drivers
v00000141955ebb50_0 .net *"_ivl_8", 31 0, L_00000141955fbcf0;  1 drivers
v00000141955eb650_0 .net "clk", 0 0, v00000141955fcdd0_0;  alias, 1 drivers
v00000141955ebdd0_0 .var/i "i", 31 0;
v00000141955eb6f0_0 .net "read_data1", 31 0, L_00000141955ee850;  alias, 1 drivers
v00000141955ebf10_0 .net "read_data2", 31 0, L_00000141955ee700;  alias, 1 drivers
v00000141955fa5a0_0 .net "read_reg1", 4 0, L_00000141955fc970;  1 drivers
v00000141955fa1e0_0 .net "read_reg2", 4 0, L_00000141955fbe30;  1 drivers
v00000141955f9560 .array "reg_file", 31 0, 31 0;
v00000141955f9ba0_0 .net "reg_write", 0 0, v00000141955ecc30_0;  alias, 1 drivers
o00000141955ab228 .functor BUFZ 1, C4<z>; HiZ drive
v00000141955f9100_0 .net "reset", 0 0, o00000141955ab228;  0 drivers
v00000141955fab40_0 .net "write_data", 31 0, L_00000141955fb390;  alias, 1 drivers
v00000141955f9600_0 .net "write_reg", 4 0, L_00000141955fcb50;  1 drivers
L_00000141955fbc50 .array/port v00000141955f9560, L_00000141955fc470;
L_00000141955fc470 .concat [ 5 2 0 0], L_00000141955fc970, L_00000141955fd1f8;
L_00000141955fbcf0 .array/port v00000141955f9560, L_00000141955fb570;
L_00000141955fb570 .concat [ 5 2 0 0], L_00000141955fbe30, L_00000141955fd240;
S_000001419555e100 .scope module, "se_inst" "sign_extension" 3 93, 11 2 0, S_000001419559baf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /OUTPUT 32 "extended";
v00000141955f9880_0 .net *"_ivl_1", 0 0, L_00000141955fcab0;  1 drivers
v00000141955fabe0_0 .net *"_ivl_2", 15 0, L_00000141955fcbf0;  1 drivers
v00000141955fa960_0 .net "extended", 31 0, L_00000141955fb6b0;  alias, 1 drivers
v00000141955fac80_0 .net "immediate", 15 0, L_00000141955fbed0;  1 drivers
L_00000141955fcab0 .part L_00000141955fbed0, 15, 1;
LS_00000141955fcbf0_0_0 .concat [ 1 1 1 1], L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0;
LS_00000141955fcbf0_0_4 .concat [ 1 1 1 1], L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0;
LS_00000141955fcbf0_0_8 .concat [ 1 1 1 1], L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0;
LS_00000141955fcbf0_0_12 .concat [ 1 1 1 1], L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0, L_00000141955fcab0;
L_00000141955fcbf0 .concat [ 4 4 4 4], LS_00000141955fcbf0_0_0, LS_00000141955fcbf0_0_4, LS_00000141955fcbf0_0_8, LS_00000141955fcbf0_0_12;
L_00000141955fb6b0 .concat [ 16 16 0 0], L_00000141955fbed0, L_00000141955fcbf0;
    .scope S_000001419553da90;
T_0 ;
    %wait E_000001419558c330;
    %load/vec4 v00000141955ec730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000141955ebab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000141955eb970_0;
    %assign/vec4 v00000141955ebab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000014195568a60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000141955ed3b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000141955ed3b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000141955ed3b0_0;
    %store/vec4a v00000141955eca50, 4, 0;
    %load/vec4 v00000141955ed3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000141955ed3b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 537526282, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546146, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 292093954, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000014195568a60;
T_2 ;
    %wait E_000001419558cbb0;
    %load/vec4 v000001419557e360_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000141955eca50, 4;
    %store/vec4 v00000141955ed090_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000141955666e0;
T_3 ;
    %wait E_000001419558cdf0;
    %load/vec4 v00000141955ec4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955eceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955ecc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ed130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ebbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000141955ebfb0_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001419555df70;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000141955ebdd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000141955ebdd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000141955ebdd0_0;
    %store/vec4a v00000141955f9560, 4, 0;
    %load/vec4 v00000141955ebdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000141955ebdd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001419555df70;
T_5 ;
    %wait E_000001419558ce30;
    %load/vec4 v00000141955f9100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000141955ebdd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000141955ebdd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000141955ebdd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000141955f9560, 0, 4;
    %load/vec4 v00000141955ebdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000141955ebdd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000141955f9ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v00000141955f9600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000141955fab40_0;
    %load/vec4 v00000141955f9600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000141955f9560, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000014195566550;
T_6 ;
    %wait E_000001419558c0b0;
    %load/vec4 v00000141955ecb90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v00000141955ecaf0_0;
    %load/vec4 v00000141955ec550_0;
    %add;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v00000141955ecaf0_0;
    %load/vec4 v00000141955ec550_0;
    %sub;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00000141955ecaf0_0;
    %load/vec4 v00000141955ec550_0;
    %and;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00000141955ecaf0_0;
    %load/vec4 v00000141955ec550_0;
    %or;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v00000141955ecaf0_0;
    %load/vec4 v00000141955ec550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v00000141955ec050_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014195568bf0;
T_7 ;
    %wait E_000001419558c8b0;
    %load/vec4 v00000141955eb830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000141955ec370_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000141955ec230_0, 0, 4;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001419553d900;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000141955ec2d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000141955ec2d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000141955ec2d0_0;
    %store/vec4a v00000141955ed270, 4, 0;
    %load/vec4 v00000141955ec2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000141955ec2d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001419553d900;
T_9 ;
    %wait E_000001419558ce30;
    %load/vec4 v00000141955eccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000141955eb5b0_0;
    %load/vec4 v00000141955ec190_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000141955ed270, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000014195582df0;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v00000141955fcdd0_0;
    %inv;
    %store/vec4 v00000141955fcdd0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014195582df0;
T_11 ;
    %fork t_1, S_00000141955825b0;
    %jmp t_0;
    .scope S_00000141955825b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001419557e2c0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001419557e2c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001419557e2c0_0;
    %store/vec4a v00000141955eca50, 4, 0;
    %load/vec4 v000001419557e2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001419557e2c0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0000014195582df0;
t_0 %join;
    %vpi_call 2 41 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014195582df0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955fcdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000141955fc8d0_0, 0, 1;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 537526282, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546146, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 292093954, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000141955eca50, 4, 0;
    %vpi_call 2 61 "$display", "================================================" {0 0 0};
    %vpi_call 2 62 "$display", "Iniciando simula\303\247\303\243o do MIPS single-cycle" {0 0 0};
    %vpi_call 2 63 "$display", "================================================" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000141955fc8d0_0, 0, 1;
    %vpi_call 2 67 "$display", "[Tempo %0t] Reset desativado.", $time {0 0 0};
    %vpi_call 2 70 "$monitor", "[Tempo %0t] PC = 0x%h | Instru\303\247\303\243o = 0x%h | $t0 = 0x%h | $t1 = 0x%h | $t2 = 0x%h | $t3 = 0x%h | ALU Result = 0x%h | Zero = %b | Mem Read Data = 0x%h", $time, v00000141955fb890_0, v00000141955fc830_0, v00000141955fb430_0, v00000141955fba70_0, v00000141955fb9d0_0, v00000141955fb1b0_0, v00000141955fc5b0_0, v00000141955fc1f0_0, v00000141955fca10_0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 77 "$display", "\012================================================" {0 0 0};
    %vpi_call 2 78 "$display", "Resultados finais:" {0 0 0};
    %vpi_call 2 79 "$display", "================================================" {0 0 0};
    %vpi_call 2 80 "$display", "PC final: 0x%h", v00000141955fb890_0 {0 0 0};
    %vpi_call 2 81 "$display", "Conte\303\272do de registradores:" {0 0 0};
    %vpi_call 2 82 "$display", "  - Registrador $t0 (reg[8]) = 0x%h", v00000141955fb430_0 {0 0 0};
    %vpi_call 2 83 "$display", "  - Registrador $t1 (reg[9]) = 0x%h", v00000141955fba70_0 {0 0 0};
    %vpi_call 2 84 "$display", "  - Registrador $t2 (reg[10]) = 0x%h", v00000141955fb9d0_0 {0 0 0};
    %vpi_call 2 85 "$display", "  - Registrador $t3 (reg[11]) = 0x%h", v00000141955fb1b0_0 {0 0 0};
    %vpi_call 2 86 "$display", "Resultado final da ALU: 0x%h", v00000141955fc5b0_0 {0 0 0};
    %vpi_call 2 87 "$display", "Flag Zero: %b", v00000141955fc1f0_0 {0 0 0};
    %vpi_call 2 88 "$display", "Dado lido da mem\303\263ria: 0x%h", v00000141955fca10_0 {0 0 0};
    %vpi_call 2 89 "$display", "================================================" {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_mips_single_cycle.v";
    "mips_single_cycle.v";
    "instruction_memory.v";
    "alu_control_unit.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "pc.v";
    "register_file.v";
    "sign_extension.v";
