/* SPDX-License-Identifier: GPL-2.0-only */
/* Driver for the STRELA CGRA with embedded DMA
 *
 * Copyright (C) 2025 Juan Granja, CEI-UPM.
 * Copyright (C) 2025 Milos Dordevic, CEI-UPM.
 */

#ifndef _STRELA_H_
#define _STRELA_H_

#include <linux/types.h>
#include <linux/ioctl.h>

#define STRELA_CTRL_BIT_START_EXEC  (0x1U)
#define STRELA_CTRL_BIT_CLEAR_STATE (0x2U)

#define STRELA_CTRL_BIT_LOAD_CONFIG      (0x4U)
#define STRELA_CTRL_BIT_CLEAR_CONFIG     (0x8U)
#define STRELA_CTRL_BIT_CLEAR_INT_CONFIG (0x10U)
#define STRELA_CTRL_BIT_CLEAR_INT_EXEC   (0x20U)

#define STRELA_CTRL_BIT_DONE_CONFIG        (0x2U)
#define STRELA_CTRL_BIT_DONE_EXEC          (0x1U)
#define STRELA_CTRL_BIT_PENDING_INT_CONFIG (0x4U)
#define STRELA_CTRL_BIT_PENDING_INT_EXEC   (0x8U)

#define STRELA_CTRL_A (0x00U)

#define STRELA_CONF_ADDR_A (0x04U)
#define STRELA_CONF_SIZE_A (0x08U)

#define STRELA_IN0_ADDR_A (0x10U)
#define STRELA_IN0_SIZE_A (0x14U)
#define STRELA_IN1_ADDR_A (0x18U)
#define STRELA_IN1_SIZE_A (0x1CU)
#define STRELA_IN2_ADDR_A (0x20U)
#define STRELA_IN2_SIZE_A (0x24U)
#define STRELA_IN3_ADDR_A (0x28U)
#define STRELA_IN3_SIZE_A (0x2CU)

#define STRELA_OUT0_ADDR_A (0x50U)
#define STRELA_OUT0_SIZE_A (0x54U)
#define STRELA_OUT1_ADDR_A (0x58U)
#define STRELA_OUT1_SIZE_A (0x5CU)
#define STRELA_OUT2_ADDR_A (0x60U)
#define STRELA_OUT2_SIZE_A (0x64U)
#define STRELA_OUT3_ADDR_A (0x68U)
#define STRELA_OUT3_SIZE_A (0x6CU)

#define STRELA_CNTR_CONF_A  (0x90U)
#define STRELA_CNTR_EXEC_A  (0x94U)
#define STRELA_CNTR_STALL_A (0x98U)

#define STRELA_OUT_ARB_HOLD_A (0xA0U)

#define STRELA_IN0_STRIDE_A (0xA4U)
#define STRELA_IN1_STRIDE_A (0xA8U)
#define STRELA_IN2_STRIDE_A (0xACU)
#define STRELA_IN3_STRIDE_A (0xB0U)

#define STRELA_RESET_DMA_A (0xF8U)

#define STRELA_AM_OPA (0xF0U)
#define STRELA_AM_OPB (0xF4U)
#define STRELA_AM_OPR (0xF8U)

struct strela_csrs {
    u32 b;
    u32 a;

    u32 conf_offs;
    u32 conf_count;

    u32 in0_offs;
    u32 in0_count;
    u32 in0_stride;
    u32 in1_offs;
    u32 in1_count;
    u32 in1_stride;
    u32 in2_offs;
    u32 in2_count;
    u32 in2_stride;
    u32 in3_offs;
    u32 in3_count;
    u32 in3_stride;

    u32 out0_offs;
    u32 out0_count;
    u32 out1_offs;
    u32 out1_count;
    u32 out2_offs;
    u32 out2_count;
    u32 out3_offs;
    u32 out3_count;
};

struct strela_ctrl {
    struct strela_csrs csrs;
};

#define IOCTL_BASE 'W'

#define IOCTL_STRELA_CONTROL _IOW(IOCTL_BASE, 1, struct strela_ctrl)
#define IOCTL_STRELA_CONFIG  _IO(IOCTL_BASE, 2)
#define IOCTL_STRELA_EXEC    _IO(IOCTL_BASE, 3)

#define IOCTL_STRELA_ATTACH_IN_BUF  _IOW(IOCTL_BASE, 4, int)
#define IOCTL_STRELA_ATTACH_OUT_BUF _IOW(IOCTL_BASE, 5, int)
#define IOCTL_STRELA_DETACH_IN_BUF  _IO(IOCTL_BASE, 6)
#define IOCTL_STRELA_DETACH_OUT_BUF _IO(IOCTL_BASE, 7)

#endif
