name: Vigna Processor Tests

on:
  push:
    branches: [ main, develop ]
  pull_request:
    branches: [ main, develop ]

jobs:
  test:
    runs-on: ubuntu-latest
    
    steps:
    - uses: actions/checkout@v4
    
    - name: Install Icarus Verilog and RISC-V toolchain
      run: |
        sudo apt-get update
        sudo apt-get install -y iverilog gcc-riscv64-linux-gnu
    
    - name: Verify tools installation
      run: |
        iverilog -V
        vvp -V
        riscv64-linux-gnu-gcc --version
    
    - name: Run syntax checks
      run: |
        make syntax
        make enhanced_syntax
        make comprehensive_syntax
        make program_syntax
        make axi_syntax
    
    - name: Run configuration-specific syntax checks
      run: make syntax_all_configs
    
    - name: Run basic tests
      run: make quick_test
    
    - name: Run enhanced tests
      run: make enhanced_quick_test
    
    - name: Run comprehensive tests
      run: make comprehensive_quick_test
    
    - name: Run all configuration tests
      run: make test_all_configs
    
    - name: Build C programs
      run: cd programs && make all
    
    - name: Run program tests
      run: |
        make program_quick_test
        make program_test_rv32im_zicsr
        make program_test_rv32imc_zicsr
    
    - name: Test results summary
      run: |
        echo "✅ All configuration tests completed successfully!"
        echo "✅ Tested configurations:"
        echo "  - RV32I (Base only)"
        echo "  - RV32IM (Base + Multiply/Divide)"
        echo "  - RV32IC (Base + Compressed)"
        echo "  - RV32IMC (Base + Multiply + Compressed)" 
        echo "  - RV32E (Embedded)"
        echo "  - RV32IM+Zicsr (Base + Multiply + CSR)"
        echo "  - RV32IMC+Zicsr (Full featured)"